Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Aug 10 17:05:27 2023
| Host         : CD-135239 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FEB_timing_summary_routed.rpt -pb FEB_timing_summary_routed.pb -rpx FEB_timing_summary_routed.rpx -warn_on_violation
| Design       : FEB
| Device       : 7s50-fgga484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
HPDR-2     Warning           Port pin INOUT inconsistency                        17          
LUTAR-1    Warning           LUT drives async reset alert                        4           
PDRC-190   Warning           Suboptimally placed synchronized register chain     15          
TIMING-16  Warning           Large setup violation                               5           
TIMING-18  Warning           Missing input or output delay                       53          
ULMTCS-1   Warning           Control Sets use limits recommend reduction         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (58)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (58)
-------------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.244      -54.238                     62                28776        0.050        0.000                      0                28760        0.193        0.000                       0                 16111  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
HF_PLL/inst/clk_in1                                                                         {0.000 3.125}        6.250           160.000         
  Clk_560MHz_PLL_AFE_1                                                                      {0.000 0.893}        1.786           560.000         
  Clk_80MHz_PLL_AFE_1                                                                       {0.000 6.250}        12.500          80.000          
  clkfbout_PLL_AFE_1                                                                        {0.000 3.125}        6.250           160.000         
VXO_P                                                                                       {0.000 3.125}        6.250           160.000         
  Clk_100MHz_PLL_0                                                                          {0.000 5.000}        10.000          100.000         
  Clk_200MHz_PLL_0                                                                          {0.000 2.500}        5.000           200.000         
  SysClk_PLL_0                                                                              {0.000 3.125}        6.250           160.000         
  clkfbout_PLL_0                                                                            {0.000 3.125}        6.250           160.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HF_PLL/inst/clk_in1                                                                                                                                                                                                                           1.625        0.000                       0                     1  
  Clk_560MHz_PLL_AFE_1                                                                                                                                                                                                                        0.193        0.000                       0                    74  
  Clk_80MHz_PLL_AFE_1                                                                             7.318        0.000                      0                 4472        0.051        0.000                      0                 4472        5.750        0.000                       0                  2278  
  clkfbout_PLL_AFE_1                                                                                                                                                                                                                          4.658        0.000                       0                     3  
VXO_P                                                                                                                                                                                                                                         1.625        0.000                       0                     1  
  Clk_100MHz_PLL_0                                                                                0.868        0.000                      0                20984        0.050        0.000                      0                20984        3.870        0.000                       0                 12409  
  Clk_200MHz_PLL_0                                                                                2.800        0.000                      0                   16        0.187        0.000                      0                   16        0.264        0.000                       0                    21  
  SysClk_PLL_0                                                                                    1.496        0.000                      0                 2127        0.102        0.000                      0                 2127        2.271        0.000                       0                   834  
  clkfbout_PLL_0                                                                                                                                                                                                                              4.658        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.338        0.000                      0                  933        0.075        0.000                      0                  933       15.370        0.000                       0                   487  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SysClk_PLL_0                                                                                Clk_80MHz_PLL_AFE_1                                                                               1.589        0.000                      0                  316        0.054        0.000                      0                  316  
SysClk_PLL_0                                                                                Clk_100MHz_PLL_0                                                                                 -1.107      -52.994                     61                   61        0.075        0.000                      0                   61  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  Clk_100MHz_PLL_0                                                                                 31.868        0.000                      0                    8                                                                        
Clk_80MHz_PLL_AFE_1                                                                         Clk_200MHz_PLL_0                                                                                 -1.244       -1.244                      1                    1        1.404        0.000                      0                    1  
Clk_80MHz_PLL_AFE_1                                                                         SysClk_PLL_0                                                                                      0.526        0.000                      0                    4        1.887        0.000                      0                    4  
Clk_100MHz_PLL_0                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.966        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           Clk_100MHz_PLL_0                                                                            Clk_100MHz_PLL_0                                                                                  7.324        0.000                      0                  111        0.347        0.000                      0                  111  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.011        0.000                      0                  100        0.381        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  Clk_100MHz_PLL_0                                                                            
(none)                                                                                      Clk_100MHz_PLL_0                                                                            Clk_100MHz_PLL_0                                                                            
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  Clk_100MHz_PLL_0                                                                            
(none)                                                                                                                                                                                  SysClk_PLL_0                                                                                
(none)                                                                                      Clk_100MHz_PLL_0                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      Clk_100MHz_PLL_0                                                                                                                                                                        
(none)                                                                                      Clk_200MHz_PLL_0                                                                                                                                                                        
(none)                                                                                      Clk_80MHz_PLL_AFE_1                                                                                                                                                                     
(none)                                                                                      SysClk_PLL_0                                                                                                                                                                            
(none)                                                                                      clkfbout_PLL_0                                                                                                                                                                          
(none)                                                                                      clkfbout_PLL_AFE_1                                                                                                                                                                      
(none)                                                                                                                                                                                  Clk_100MHz_PLL_0                                                                            
(none)                                                                                                                                                                                  Clk_560MHz_PLL_AFE_1                                                                        
(none)                                                                                                                                                                                  Clk_80MHz_PLL_AFE_1                                                                         
(none)                                                                                                                                                                                  SysClk_PLL_0                                                                                
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HF_PLL/inst/clk_in1
  To Clock:  HF_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HF_PLL/inst/clk_in1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { HF_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clk_560MHz_PLL_AFE_1
  To Clock:  Clk_560MHz_PLL_AFE_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_560MHz_PLL_AFE_1
Waveform(ns):       { 0.000 0.893 }
Period(ns):         1.786
Sources:            { HF_PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.786       0.193      BUFGCTRL_X0Y1    HF_PLL/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         1.786       0.315      ILOGIC_X1Y78     AFE/afe0_inst/ffebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         1.786       0.315      ILOGIC_X1Y78     AFE/afe0_inst/ffebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         1.786       0.315      ILOGIC_X1Y77     AFE/afe0_inst/ffebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         1.786       0.315      ILOGIC_X1Y77     AFE/afe0_inst/ffebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         1.786       0.315      ILOGIC_X1Y98     AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         1.786       0.315      ILOGIC_X1Y98     AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         1.786       0.315      ILOGIC_X1Y97     AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         1.786       0.315      ILOGIC_X1Y97     AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         1.786       0.315      ILOGIC_X1Y96     AFE/afe0_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.786       211.574    MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  Clk_80MHz_PLL_AFE_1
  To Clock:  Clk_80MHz_PLL_AFE_1

Setup :            0  Failing Endpoints,  Worst Slack        7.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.840ns (17.086%)  route 4.076ns (82.914%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 13.830 - 12.500 ) 
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.358     1.358    AFE_DataPath_inst/Clk_80MHz
    SLICE_X54Y61         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.398     1.756 r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/Q
                         net (fo=4, routed)           0.682     2.438    AFE_DataPath_inst/p_0_in__0[1]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.232     2.670 f  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3/O
                         net (fo=25, routed)          1.953     4.623    AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.105     4.728 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3/O
                         net (fo=15, routed)          0.593     5.321    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.105     5.426 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1/O
                         net (fo=14, routed)          0.849     6.275    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1_n_0
    SLICE_X61Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330    13.830    AFE_DataPath_inst/Clk_80MHz
    SLICE_X61Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][4]/C
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.069    13.760    
    SLICE_X61Y49         FDCE (Setup_fdce_C_CE)      -0.168    13.592    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][4]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.840ns (17.086%)  route 4.076ns (82.914%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 13.830 - 12.500 ) 
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.358     1.358    AFE_DataPath_inst/Clk_80MHz
    SLICE_X54Y61         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.398     1.756 r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/Q
                         net (fo=4, routed)           0.682     2.438    AFE_DataPath_inst/p_0_in__0[1]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.232     2.670 f  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3/O
                         net (fo=25, routed)          1.953     4.623    AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.105     4.728 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3/O
                         net (fo=15, routed)          0.593     5.321    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.105     5.426 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1/O
                         net (fo=14, routed)          0.849     6.275    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1_n_0
    SLICE_X61Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330    13.830    AFE_DataPath_inst/Clk_80MHz
    SLICE_X61Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][5]/C
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.069    13.760    
    SLICE_X61Y49         FDCE (Setup_fdce_C_CE)      -0.168    13.592    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][5]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][6]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.840ns (17.086%)  route 4.076ns (82.914%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 13.830 - 12.500 ) 
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.358     1.358    AFE_DataPath_inst/Clk_80MHz
    SLICE_X54Y61         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.398     1.756 r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/Q
                         net (fo=4, routed)           0.682     2.438    AFE_DataPath_inst/p_0_in__0[1]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.232     2.670 f  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3/O
                         net (fo=25, routed)          1.953     4.623    AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.105     4.728 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3/O
                         net (fo=15, routed)          0.593     5.321    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.105     5.426 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1/O
                         net (fo=14, routed)          0.849     6.275    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1_n_0
    SLICE_X61Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330    13.830    AFE_DataPath_inst/Clk_80MHz
    SLICE_X61Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][6]/C
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.069    13.760    
    SLICE_X61Y49         FDCE (Setup_fdce_C_CE)      -0.168    13.592    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][6]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][7]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.840ns (17.086%)  route 4.076ns (82.914%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 13.830 - 12.500 ) 
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.358     1.358    AFE_DataPath_inst/Clk_80MHz
    SLICE_X54Y61         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.398     1.756 r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/Q
                         net (fo=4, routed)           0.682     2.438    AFE_DataPath_inst/p_0_in__0[1]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.232     2.670 f  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3/O
                         net (fo=25, routed)          1.953     4.623    AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.105     4.728 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3/O
                         net (fo=15, routed)          0.593     5.321    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.105     5.426 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1/O
                         net (fo=14, routed)          0.849     6.275    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1_n_0
    SLICE_X61Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330    13.830    AFE_DataPath_inst/Clk_80MHz
    SLICE_X61Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][7]/C
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.069    13.760    
    SLICE_X61Y49         FDCE (Setup_fdce_C_CE)      -0.168    13.592    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][7]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][8]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.840ns (17.086%)  route 4.076ns (82.914%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 13.830 - 12.500 ) 
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.358     1.358    AFE_DataPath_inst/Clk_80MHz
    SLICE_X54Y61         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.398     1.756 r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/Q
                         net (fo=4, routed)           0.682     2.438    AFE_DataPath_inst/p_0_in__0[1]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.232     2.670 f  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3/O
                         net (fo=25, routed)          1.953     4.623    AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.105     4.728 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3/O
                         net (fo=15, routed)          0.593     5.321    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.105     5.426 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1/O
                         net (fo=14, routed)          0.849     6.275    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1_n_0
    SLICE_X61Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330    13.830    AFE_DataPath_inst/Clk_80MHz
    SLICE_X61Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][8]/C
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.069    13.760    
    SLICE_X61Y49         FDCE (Setup_fdce_C_CE)      -0.168    13.592    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][8]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][9]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.840ns (17.086%)  route 4.076ns (82.914%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 13.830 - 12.500 ) 
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.358     1.358    AFE_DataPath_inst/Clk_80MHz
    SLICE_X54Y61         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.398     1.756 r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/Q
                         net (fo=4, routed)           0.682     2.438    AFE_DataPath_inst/p_0_in__0[1]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.232     2.670 f  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3/O
                         net (fo=25, routed)          1.953     4.623    AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.105     4.728 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3/O
                         net (fo=15, routed)          0.593     5.321    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.105     5.426 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1/O
                         net (fo=14, routed)          0.849     6.275    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1_n_0
    SLICE_X61Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330    13.830    AFE_DataPath_inst/Clk_80MHz
    SLICE_X61Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][9]/C
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.069    13.760    
    SLICE_X61Y49         FDCE (Setup_fdce_C_CE)      -0.168    13.592    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][9]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][0]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.840ns (17.096%)  route 4.073ns (82.904%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 13.830 - 12.500 ) 
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.358     1.358    AFE_DataPath_inst/Clk_80MHz
    SLICE_X54Y61         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.398     1.756 r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/Q
                         net (fo=4, routed)           0.682     2.438    AFE_DataPath_inst/p_0_in__0[1]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.232     2.670 f  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3/O
                         net (fo=25, routed)          1.953     4.623    AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.105     4.728 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3/O
                         net (fo=15, routed)          0.593     5.321    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.105     5.426 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1/O
                         net (fo=14, routed)          0.846     6.272    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1_n_0
    SLICE_X61Y47         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330    13.830    AFE_DataPath_inst/Clk_80MHz
    SLICE_X61Y47         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][0]/C
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.069    13.760    
    SLICE_X61Y47         FDCE (Setup_fdce_C_CE)      -0.168    13.592    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][0]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][1]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.840ns (17.096%)  route 4.073ns (82.904%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 13.830 - 12.500 ) 
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.358     1.358    AFE_DataPath_inst/Clk_80MHz
    SLICE_X54Y61         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.398     1.756 r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/Q
                         net (fo=4, routed)           0.682     2.438    AFE_DataPath_inst/p_0_in__0[1]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.232     2.670 f  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3/O
                         net (fo=25, routed)          1.953     4.623    AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.105     4.728 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3/O
                         net (fo=15, routed)          0.593     5.321    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.105     5.426 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1/O
                         net (fo=14, routed)          0.846     6.272    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1_n_0
    SLICE_X61Y47         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330    13.830    AFE_DataPath_inst/Clk_80MHz
    SLICE_X61Y47         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][1]/C
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.069    13.760    
    SLICE_X61Y47         FDCE (Setup_fdce_C_CE)      -0.168    13.592    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][1]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][2]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.840ns (17.096%)  route 4.073ns (82.904%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 13.830 - 12.500 ) 
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.358     1.358    AFE_DataPath_inst/Clk_80MHz
    SLICE_X54Y61         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.398     1.756 r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/Q
                         net (fo=4, routed)           0.682     2.438    AFE_DataPath_inst/p_0_in__0[1]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.232     2.670 f  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3/O
                         net (fo=25, routed)          1.953     4.623    AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.105     4.728 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3/O
                         net (fo=15, routed)          0.593     5.321    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.105     5.426 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1/O
                         net (fo=14, routed)          0.846     6.272    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1_n_0
    SLICE_X61Y47         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330    13.830    AFE_DataPath_inst/Clk_80MHz
    SLICE_X61Y47         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][2]/C
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.069    13.760    
    SLICE_X61Y47         FDCE (Setup_fdce_C_CE)      -0.168    13.592    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][2]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  7.321    

Slack (MET) :             7.321ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][3]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 0.840ns (17.096%)  route 4.073ns (82.904%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 13.830 - 12.500 ) 
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.358     1.358    AFE_DataPath_inst/Clk_80MHz
    SLICE_X54Y61         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.398     1.756 r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][0]/Q
                         net (fo=4, routed)           0.682     2.438    AFE_DataPath_inst/p_0_in__0[1]
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.232     2.670 f  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3/O
                         net (fo=25, routed)          1.953     4.623    AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_3_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I0_O)        0.105     4.728 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3/O
                         net (fo=15, routed)          0.593     5.321    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_3_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.105     5.426 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1/O
                         net (fo=14, routed)          0.846     6.272    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg[0][3][13]_i_1_n_0
    SLICE_X61Y47         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330    13.830    AFE_DataPath_inst/Clk_80MHz
    SLICE_X61Y47         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][3]/C
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.069    13.760    
    SLICE_X61Y47         FDCE (Setup_fdce_C_CE)      -0.168    13.592    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].Ped_Reg_reg[0][3][3]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  7.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.977%)  route 0.228ns (55.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.593     0.593    AFE_DataPath_inst/AFE_Pipeline_inst/Clk_80MHz
    SLICE_X59Y50         FDCE                                         r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][0]/Q
                         net (fo=7, routed)           0.228     0.961    AFE_DataPath_inst/AFE_Pipeline_inst/PipelineRdAdd[0]_1[0]
    SLICE_X59Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.006 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.006    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd[0][1]_i_1_n_0
    SLICE_X59Y48         FDCE                                         r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.865     0.865    AFE_DataPath_inst/AFE_Pipeline_inst/Clk_80MHz
    SLICE_X59Y48         FDCE                                         r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][1]/C
                         clock pessimism              0.000     0.865    
    SLICE_X59Y48         FDCE (Hold_fdce_C_D)         0.091     0.956    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Avg_reg[0][2][14]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg_reg[0][2][12]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.175%)  route 0.235ns (55.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.593     0.593    AFE_DataPath_inst/Clk_80MHz
    SLICE_X58Y50         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Avg_reg[0][2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Avg_reg[0][2][14]/Q
                         net (fo=2, routed)           0.235     0.969    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Avg_reg[0][2][14]
    SLICE_X59Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.014 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg[0][2][12]_i_1/O
                         net (fo=1, routed)           0.000     1.014    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg[0][2][12]_i_1_n_0
    SLICE_X59Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg_reg[0][2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.865     0.865    AFE_DataPath_inst/Clk_80MHz
    SLICE_X59Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg_reg[0][2][12]/C
                         clock pessimism              0.000     0.865    
    SLICE_X59Y49         FDCE (Hold_fdce_C_D)         0.092     0.957    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg_reg[0][2][12]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn_reg[1][0][13]/C
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.061%)  route 0.273ns (65.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.559     0.559    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn_reg[1][0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn_reg[1][0][13]/Q
                         net (fo=1, routed)           0.273     0.973    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X1Y10         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.862     0.862    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.608    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     0.904    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferWrtAdd_reg[1][3][3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.799%)  route 0.160ns (53.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.556     0.556    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y21         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferWrtAdd_reg[1][3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferWrtAdd_reg[1][3][3]/Q
                         net (fo=6, routed)           0.160     0.857    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y9          RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.859     0.859    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y9          RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.605    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.788    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineRdAdd_reg[1][7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.391%)  route 0.177ns (55.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.561     0.561    AFE_DataPath_inst/AFE_Pipeline_inst/Clk_80MHz
    SLICE_X57Y31         FDCE                                         r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineRdAdd_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineRdAdd_reg[1][7]/Q
                         net (fo=5, routed)           0.177     0.878    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y6          RAMB36E1                                     r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.868     0.868    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.253     0.615    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.798    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Avg_reg[0][2][12]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg_reg[0][2][10]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.777%)  route 0.259ns (58.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.593     0.593    AFE_DataPath_inst/Clk_80MHz
    SLICE_X58Y50         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Avg_reg[0][2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Avg_reg[0][2][12]/Q
                         net (fo=2, routed)           0.259     0.993    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Avg_reg[0][2][12]
    SLICE_X59Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.038 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg[0][2][10]_i_1/O
                         net (fo=1, routed)           0.000     1.038    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg[0][2][10]_i_1_n_0
    SLICE_X59Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg_reg[0][2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.865     0.865    AFE_DataPath_inst/Clk_80MHz
    SLICE_X59Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg_reg[0][2][10]/C
                         clock pessimism              0.000     0.865    
    SLICE_X59Y49         FDCE (Hold_fdce_C_D)         0.091     0.956    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].Ped_Reg_reg[0][2][10]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].WrtCrrntWdCntAd_reg[0][7][5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].BufferWrtAdd_reg[0][7][5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.901%)  route 0.269ns (59.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y50         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].WrtCrrntWdCntAd_reg[0][7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].WrtCrrntWdCntAd_reg[0][7][5]/Q
                         net (fo=1, routed)           0.269     0.971    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].WrtCrrntWdCntAd_reg[0][7][5]
    SLICE_X40Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.016 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].BufferWrtAdd[0][7][5]_i_1/O
                         net (fo=1, routed)           0.000     1.016    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].BufferWrtAdd[0][7][5]_i_1_n_0
    SLICE_X40Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].BufferWrtAdd_reg[0][7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.834     0.834    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].BufferWrtAdd_reg[0][7][5]/C
                         clock pessimism              0.000     0.834    
    SLICE_X40Y49         FDCE (Hold_fdce_C_D)         0.092     0.926    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].BufferWrtAdd_reg[0][7][5]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].BufferIn_reg[0][3][12]/C
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.964%)  route 0.305ns (65.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.566     0.566    AFE_DataPath_inst/Clk_80MHz
    SLICE_X54Y45         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].BufferIn_reg[0][3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].BufferIn_reg[0][3][12]/Q
                         net (fo=1, routed)           0.305     1.035    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X2Y16         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.875     0.875    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y16         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.641    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     0.937    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineRdAdd_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.676%)  route 0.173ns (51.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.562     0.562    AFE_DataPath_inst/AFE_Pipeline_inst/Clk_80MHz
    SLICE_X56Y32         FDCE                                         r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineRdAdd_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineRdAdd_reg[1][3]/Q
                         net (fo=4, routed)           0.173     0.899    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y6          RAMB36E1                                     r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.868     0.868    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.253     0.615    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.798    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].WrtNxtWdCntAd_reg[0][6][3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferWrtAdd_reg[0][6][3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.560     0.560    AFE_DataPath_inst/Clk_80MHz
    SLICE_X47Y35         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].WrtNxtWdCntAd_reg[0][6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].WrtNxtWdCntAd_reg[0][6][3]/Q
                         net (fo=1, routed)           0.053     0.754    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].WrtNxtWdCntAd_reg[0][6][3]
    SLICE_X46Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.799 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferWrtAdd[0][6][3]_i_1/O
                         net (fo=1, routed)           0.000     0.799    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferWrtAdd[0][6][3]_i_1_n_0
    SLICE_X46Y35         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferWrtAdd_reg[0][6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.829     0.829    AFE_DataPath_inst/Clk_80MHz
    SLICE_X46Y35         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferWrtAdd_reg[0][6][3]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X46Y35         FDCE (Hold_fdce_C_D)         0.121     0.694    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferWrtAdd_reg[0][6][3]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_80MHz_PLL_AFE_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { HF_PLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y78     AFE/afe0_inst/ffebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y98     AFE/afe0_inst/genfebit[0].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y96     AFE/afe0_inst/genfebit[1].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y92     AFE/afe0_inst/genfebit[2].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y82     AFE/afe0_inst/genfebit[3].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y70     AFE/afe0_inst/genfebit[4].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y68     AFE/afe0_inst/genfebit[5].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y64     AFE/afe0_inst/genfebit[6].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y66     AFE/afe0_inst/genfebit[7].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y28     AFE/afe1_inst/ffebit_inst/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X64Y47     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X64Y47     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X62Y72     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X62Y72     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X62Y72     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X62Y72     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X62Y74     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X62Y74     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X61Y48     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X61Y48     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X64Y47     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X64Y47     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X62Y72     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X62Y72     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X62Y72     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X62Y72     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X62Y74     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X62Y74     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X61Y48     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X61Y48     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_AFE_1
  To Clock:  clkfbout_PLL_AFE_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_AFE_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { HF_PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         6.250       4.658      BUFGCTRL_X0Y6    HF_PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  VXO_P
  To Clock:  VXO_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VXO_P
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { VXO_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_PLL_0
  To Clock:  Clk_100MHz_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 0.348ns (4.032%)  route 8.284ns (95.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.512    -0.971    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X17Y117        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y117        FDRE (Prop_fdre_C_Q)         0.348    -0.623 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=77, routed)          8.284     7.660    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_di_i[3]
    SLICE_X39Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.243     8.450    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X39Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.316     8.767    
                         clock uncertainty           -0.071     8.696    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)       -0.167     8.529    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 0.348ns (4.044%)  route 8.256ns (95.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 8.452 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.512    -0.971    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X17Y117        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y117        FDRE (Prop_fdre_C_Q)         0.348    -0.623 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=77, routed)          8.256     7.633    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_di_i[3]
    SLICE_X40Y93         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.245     8.452    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X40Y93         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.316     8.769    
                         clock uncertainty           -0.071     8.698    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)       -0.194     8.504    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.504    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 0.348ns (4.040%)  route 8.266ns (95.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.512    -0.971    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X17Y117        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y117        FDRE (Prop_fdre_C_Q)         0.348    -0.623 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=77, routed)          8.266     7.643    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_di_i[3]
    SLICE_X35Y88         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.238     8.445    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X35Y88         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.316     8.762    
                         clock uncertainty           -0.071     8.691    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)       -0.174     8.517    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 0.484ns (5.345%)  route 8.571ns (94.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.506    -0.977    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X17Y122        FDRE                                         r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.379    -0.598 r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/Q
                         net (fo=69, routed)          8.571     7.972    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_di_i[2]
    SLICE_X2Y133         LUT6 (Prop_lut6_I1_O)        0.105     8.077 r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow[2]_i_1/O
                         net (fo=1, routed)           0.000     8.077    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow[2]
    SLICE_X2Y133         FDRE                                         r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.466     8.673    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_i
    SLICE_X2Y133         FDRE                                         r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow_reg[2]/C
                         clock pessimism              0.383     9.057    
                         clock uncertainty           -0.071     8.986    
    SLICE_X2Y133         FDRE (Setup_fdre_C_D)        0.074     9.060    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow_reg[2]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.484ns (5.370%)  route 8.529ns (94.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.506    -0.977    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X17Y122        FDRE                                         r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y122        FDRE (Prop_fdre_C_Q)         0.379    -0.598 r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/Q
                         net (fo=69, routed)          8.529     7.930    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/s_di_i[2]
    SLICE_X3Y136         LUT6 (Prop_lut6_I1_O)        0.105     8.035 r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow[2]_i_1/O
                         net (fo=1, routed)           0.000     8.035    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow[2]
    SLICE_X3Y136         FDRE                                         r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.468     8.675    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/s_dclk_i
    SLICE_X3Y136         FDRE                                         r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[2]/C
                         clock pessimism              0.383     9.059    
                         clock uncertainty           -0.071     8.988    
    SLICE_X3Y136         FDRE (Setup_fdre_C_D)        0.032     9.020    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[2]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 0.348ns (4.092%)  route 8.156ns (95.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.512    -0.971    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X17Y117        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y117        FDRE (Prop_fdre_C_Q)         0.348    -0.623 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=77, routed)          8.156     7.532    ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_di_i[3]
    SLICE_X33Y92         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.244     8.451    ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X33Y92         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.316     8.768    
                         clock uncertainty           -0.071     8.697    
    SLICE_X33Y92         FDRE (Setup_fdre_C_D)       -0.167     8.530    ILA_uC/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.530    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.002ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.490ns  (logic 0.348ns (4.099%)  route 8.142ns (95.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.512    -0.971    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X17Y117        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y117        FDRE (Prop_fdre_C_Q)         0.348    -0.623 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=77, routed)          8.142     7.519    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_di_i[3]
    SLICE_X39Y89         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.242     8.449    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X39Y89         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.316     8.766    
                         clock uncertainty           -0.071     8.695    
    SLICE_X39Y89         FDRE (Setup_fdre_C_D)       -0.174     8.521    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 0.348ns (4.150%)  route 8.037ns (95.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.512    -0.971    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X17Y117        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y117        FDRE (Prop_fdre_C_Q)         0.348    -0.623 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=77, routed)          8.037     7.414    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_i[3]
    SLICE_X35Y89         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.239     8.446    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X35Y89         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.316     8.763    
                         clock uncertainty           -0.071     8.692    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)       -0.174     8.518    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.365ns  (logic 0.348ns (4.160%)  route 8.017ns (95.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.512    -0.971    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X17Y117        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y117        FDRE (Prop_fdre_C_Q)         0.348    -0.623 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=77, routed)          8.017     7.394    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/s_di_i[3]
    SLICE_X40Y89         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.243     8.450    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X40Y89         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.316     8.767    
                         clock uncertainty           -0.071     8.696    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)       -0.194     8.502    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 0.348ns (4.163%)  route 8.011ns (95.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.512    -0.971    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X17Y117        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y117        FDRE (Prop_fdre_C_Q)         0.348    -0.623 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]/Q
                         net (fo=77, routed)          8.011     7.387    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_di_i[3]
    SLICE_X31Y89         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.242     8.449    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X31Y89         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism              0.316     8.766    
                         clock uncertainty           -0.071     8.695    
    SLICE_X31Y89         FDRE (Setup_fdre_C_D)       -0.174     8.521    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.521    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  1.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.248ns (59.289%)  route 0.170ns (40.711%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.562    -0.469    ILA_uC/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X36Y98         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[0]/Q
                         net (fo=1, routed)           0.170    -0.157    ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[0]
    SLICE_X35Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.112 r  ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.112    ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[0]_i_2_n_0
    SLICE_X35Y97         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.050 r  ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[0]
    SLICE_X35Y97         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.829    -0.860    ILA_uC/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X35Y97         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]/C
                         clock pessimism              0.654    -0.206    
    SLICE_X35Y97         FDRE (Hold_fdre_C_D)         0.105    -0.101    ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.227ns (55.833%)  route 0.180ns (44.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.644    -0.386    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X32Y101        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.258 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]/Q
                         net (fo=1, routed)           0.180    -0.079    ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_88f[14]
    SLICE_X36Y100        LUT6 (Prop_lut6_I4_O)        0.099     0.020 r  ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1/O
                         net (fo=1, routed)           0.000     0.020    ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0
    SLICE_X36Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.917    -0.773    ILA_uC/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X36Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]/C
                         clock pessimism              0.650    -0.122    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.092    -0.030    ILA_uC/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][24]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.552    -0.479    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y76          FDRE                                         r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][24]/Q
                         net (fo=1, routed)           0.103    -0.211    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y15         RAMB36E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.860    -0.829    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.406    -0.424    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.269    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][25]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.552    -0.479    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y76          FDRE                                         r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.315 r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][25]/Q
                         net (fo=1, routed)           0.103    -0.211    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y15         RAMB36E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.860    -0.829    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.406    -0.424    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155    -0.269    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.554    -0.477    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y71          FDRE                                         r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][1]/Q
                         net (fo=1, routed)           0.103    -0.210    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y28         RAMB18E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.857    -0.832    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.406    -0.427    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155    -0.272    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.554    -0.477    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y71          FDRE                                         r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][2]/Q
                         net (fo=1, routed)           0.103    -0.210    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y28         RAMB18E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.857    -0.832    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.406    -0.427    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.272    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.554    -0.477    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y71          FDRE                                         r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][3]/Q
                         net (fo=1, routed)           0.103    -0.210    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y28         RAMB18E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.857    -0.832    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.406    -0.427    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.272    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][11]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.555    -0.476    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y70          FDRE                                         r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][11]/Q
                         net (fo=1, routed)           0.103    -0.208    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X0Y28         RAMB18E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.857    -0.832    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.406    -0.427    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.155    -0.272    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.555    -0.476    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y70          FDRE                                         r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][9]/Q
                         net (fo=1, routed)           0.103    -0.208    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y28         RAMB18E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.857    -0.832    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.406    -0.427    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.155    -0.272    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.555    -0.476    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y70          FDRE                                         r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=1, routed)           0.103    -0.208    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X0Y28         RAMB18E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.857    -0.832    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.406    -0.427    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.155    -0.272    ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_100MHz_PLL_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y25     DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y25     DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y28     ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X0Y28     ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y15     ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y15     ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y14     DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y14     DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y8      uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y8      uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y127    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y127    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X34Y135    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y127    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y127    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Clk_200MHz_PLL_0
  To Clock:  Clk_200MHz_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/idelayctrl_rst_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.589ns (28.271%)  route 1.494ns (71.729%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.353    -1.130    AFE/CLK
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.751 r  AFE/rst_reg_reg[8]/Q
                         net (fo=2, routed)           0.673    -0.079    AFE/rst_reg[8]
    SLICE_X57Y66         LUT5 (Prop_lut5_I3_O)        0.105     0.026 r  AFE/idelayctrl_rst_reg_i_4/O
                         net (fo=1, routed)           0.597     0.623    AFE/idelayctrl_rst_reg_i_4_n_0
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.105     0.728 r  AFE/idelayctrl_rst_reg_i_1/O
                         net (fo=1, routed)           0.225     0.953    AFE/idelayctrl_rst_reg_i_1_n_0
    SLICE_X59Y66         FDRE                                         r  AFE/idelayctrl_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.310     3.517    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/idelayctrl_rst_reg_reg/C
                         clock pessimism              0.375     3.893    
                         clock uncertainty           -0.064     3.828    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)       -0.075     3.753    AFE/idelayctrl_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          3.753    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.398ns (31.849%)  route 0.852ns (68.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.124ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.359    -1.124    AFE/CLK
    SLICE_X54Y60         FDRE                                         r  AFE/rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.398    -0.726 r  AFE/rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.852     0.125    AFE/rst_reg[0]
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.310     3.517    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[1]/C
                         clock pessimism              0.375     3.893    
                         clock uncertainty           -0.064     3.828    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)       -0.200     3.628    AFE/rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.628    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.433ns (32.828%)  route 0.886ns (67.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.353    -1.130    AFE/CLK
    SLICE_X56Y66         FDRE                                         r  AFE/rst_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.433    -0.697 r  AFE/rst_reg_reg[10]/Q
                         net (fo=2, routed)           0.886     0.189    AFE/rst_reg[10]
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.310     3.517    AFE/CLK
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[11]/C
                         clock pessimism              0.375     3.893    
                         clock uncertainty           -0.064     3.828    
    SLICE_X58Y66         FDRE (Setup_fdre_C_D)       -0.074     3.754    AFE/rst_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.348ns (35.731%)  route 0.626ns (64.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 3.451 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.067ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.416    -1.067    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.348    -0.719 r  AFE/rst_reg_reg[5]/Q
                         net (fo=2, routed)           0.626    -0.093    AFE/rst_reg[5]
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.244     3.451    AFE/CLK
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[6]/C
                         clock pessimism              0.375     3.827    
                         clock uncertainty           -0.064     3.762    
    SLICE_X57Y66         FDRE (Setup_fdre_C_D)       -0.181     3.581    AFE/rst_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.581    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.348ns (34.299%)  route 0.667ns (65.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.067ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.416    -1.067    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.348    -0.719 r  AFE/rst_reg_reg[4]/Q
                         net (fo=2, routed)           0.667    -0.053    AFE/rst_reg[4]
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.310     3.517    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[5]/C
                         clock pessimism              0.415     3.933    
                         clock uncertainty           -0.064     3.868    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)       -0.181     3.687    AFE/rst_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.687    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.379ns (35.776%)  route 0.680ns (64.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.067ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.416    -1.067    AFE/CLK
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.688 r  AFE/rst_reg_reg[11]/Q
                         net (fo=2, routed)           0.680    -0.008    AFE/rst_reg[11]
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.310     3.517    AFE/CLK
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[12]/C
                         clock pessimism              0.415     3.933    
                         clock uncertainty           -0.064     3.868    
    SLICE_X58Y66         FDRE (Setup_fdre_C_D)       -0.059     3.809    AFE/rst_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          3.809    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.379ns (35.699%)  route 0.683ns (64.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.067ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.416    -1.067    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.688 r  AFE/rst_reg_reg[2]/Q
                         net (fo=2, routed)           0.683    -0.006    AFE/rst_reg[2]
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.310     3.517    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[3]/C
                         clock pessimism              0.415     3.933    
                         clock uncertainty           -0.064     3.868    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)       -0.039     3.829    AFE/rst_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.829    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.837ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.379ns (35.753%)  route 0.681ns (64.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.067ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.416    -1.067    AFE/CLK
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.688 r  AFE/rst_reg_reg[13]/Q
                         net (fo=2, routed)           0.681    -0.007    AFE/rst_reg[13]
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.310     3.517    AFE/CLK
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[14]/C
                         clock pessimism              0.415     3.933    
                         clock uncertainty           -0.064     3.868    
    SLICE_X58Y66         FDRE (Setup_fdre_C_D)       -0.039     3.829    AFE/rst_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          3.829    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  3.837    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.379ns (40.113%)  route 0.566ns (59.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 3.517 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.067ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.416    -1.067    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.688 r  AFE/rst_reg_reg[3]/Q
                         net (fo=2, routed)           0.566    -0.122    AFE/rst_reg[3]
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.310     3.517    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[4]/C
                         clock pessimism              0.415     3.933    
                         clock uncertainty           -0.064     3.868    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)       -0.032     3.836    AFE/rst_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.836    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.379ns (41.605%)  route 0.532ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 3.451 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.130ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.353    -1.130    AFE/CLK
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.751 r  AFE/rst_reg_reg[7]/Q
                         net (fo=2, routed)           0.532    -0.219    AFE/rst_reg[7]
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.244     3.451    AFE/CLK
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[8]/C
                         clock pessimism              0.418     3.870    
                         clock uncertainty           -0.064     3.805    
    SLICE_X57Y66         FDRE (Setup_fdre_C_D)       -0.042     3.763    AFE/rst_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          3.763    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  3.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.561    -0.470    AFE/CLK
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  AFE/rst_reg_reg[9]/Q
                         net (fo=2, routed)           0.118    -0.210    AFE/rst_reg[9]
    SLICE_X56Y66         FDRE                                         r  AFE/rst_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.827    -0.862    AFE/CLK
    SLICE_X56Y66         FDRE                                         r  AFE/rst_reg_reg[10]/C
                         clock pessimism              0.406    -0.457    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.059    -0.398    AFE/rst_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.762%)  route 0.126ns (47.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.587    -0.444    AFE/CLK
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  AFE/rst_reg_reg[14]/Q
                         net (fo=2, routed)           0.126    -0.176    AFE/rst_reg[14]
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.855    -0.835    AFE/CLK
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[15]/C
                         clock pessimism              0.392    -0.444    
    SLICE_X58Y66         FDRE (Hold_fdre_C_D)         0.075    -0.369    AFE/rst_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.610%)  route 0.175ns (55.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.561    -0.470    AFE/CLK
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  AFE/rst_reg_reg[6]/Q
                         net (fo=2, routed)           0.175    -0.154    AFE/rst_reg[6]
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.827    -0.862    AFE/CLK
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[7]/C
                         clock pessimism              0.393    -0.470    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.066    -0.404    AFE/rst_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.045%)  route 0.179ns (55.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.587    -0.444    AFE/CLK
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  AFE/rst_reg_reg[12]/Q
                         net (fo=2, routed)           0.179    -0.123    AFE/rst_reg[12]
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.855    -0.835    AFE/CLK
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[13]/C
                         clock pessimism              0.392    -0.444    
    SLICE_X58Y66         FDRE (Hold_fdre_C_D)         0.070    -0.374    AFE/rst_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.548%)  route 0.207ns (59.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.587    -0.444    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  AFE/rst_reg_reg[1]/Q
                         net (fo=2, routed)           0.207    -0.096    AFE/rst_reg[1]
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.855    -0.835    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[2]/C
                         clock pessimism              0.392    -0.444    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.070    -0.374    AFE/rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.869%)  route 0.241ns (63.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.561    -0.470    AFE/CLK
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  AFE/rst_reg_reg[8]/Q
                         net (fo=2, routed)           0.241    -0.087    AFE/rst_reg[8]
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.827    -0.862    AFE/CLK
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[9]/C
                         clock pessimism              0.393    -0.470    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.072    -0.398    AFE/rst_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.723%)  route 0.243ns (63.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.561    -0.470    AFE/CLK
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  AFE/rst_reg_reg[7]/Q
                         net (fo=2, routed)           0.243    -0.086    AFE/rst_reg[7]
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.827    -0.862    AFE/CLK
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[8]/C
                         clock pessimism              0.393    -0.470    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.070    -0.400    AFE/rst_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.884%)  route 0.331ns (70.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.587    -0.444    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  AFE/rst_reg_reg[3]/Q
                         net (fo=2, routed)           0.331     0.028    AFE/rst_reg[3]
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.855    -0.835    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[4]/C
                         clock pessimism              0.392    -0.444    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.075    -0.369    AFE/rst_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.950%)  route 0.330ns (72.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.587    -0.444    AFE/CLK
    SLICE_X59Y66         FDRE                                         r  AFE/rst_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.316 r  AFE/rst_reg_reg[5]/Q
                         net (fo=2, routed)           0.330     0.014    AFE/rst_reg[5]
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.827    -0.862    AFE/CLK
    SLICE_X57Y66         FDRE                                         r  AFE/rst_reg_reg[6]/C
                         clock pessimism              0.426    -0.437    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.017    -0.420    AFE/rst_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.164ns (28.423%)  route 0.413ns (71.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.561    -0.470    AFE/CLK
    SLICE_X56Y66         FDRE                                         r  AFE/rst_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  AFE/rst_reg_reg[10]/Q
                         net (fo=2, routed)           0.413     0.107    AFE/rst_reg[10]
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.855    -0.835    AFE/CLK
    SLICE_X58Y66         FDRE                                         r  AFE/rst_reg_reg[11]/C
                         clock pessimism              0.426    -0.410    
    SLICE_X58Y66         FDRE (Hold_fdre_C_D)         0.061    -0.349    AFE/rst_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.456    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_200MHz_PLL_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  AFE/IDELAYCTRL_inst/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  AFE/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    PLL/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X59Y66     AFE/idelayctrl_rst_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X54Y60     AFE/rst_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X56Y66     AFE/rst_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X58Y66     AFE/rst_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X58Y66     AFE/rst_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X58Y66     AFE/rst_reg_reg[13]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  AFE/IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  AFE/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y66     AFE/idelayctrl_rst_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y66     AFE/idelayctrl_rst_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y60     AFE/rst_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y60     AFE/rst_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y66     AFE/rst_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y66     AFE/rst_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X58Y66     AFE/rst_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X58Y66     AFE/rst_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X58Y66     AFE/rst_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X58Y66     AFE/rst_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y66     AFE/idelayctrl_rst_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y66     AFE/idelayctrl_rst_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y60     AFE/rst_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y60     AFE/rst_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y66     AFE/rst_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y66     AFE/rst_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X58Y66     AFE/rst_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X58Y66     AFE/rst_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X58Y66     AFE/rst_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X58Y66     AFE/rst_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  SysClk_PLL_0
  To Clock:  SysClk_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        1.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.496ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/BufferRdAdd_reg[1][3][8]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.241ns (28.429%)  route 3.124ns (71.571%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 4.711 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.355    -1.128    EventBuilder_logic/SysClk
    SLICE_X40Y51         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.780 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.289     0.508    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I2_O)        0.242     0.750 r  EventBuilder_logic/BufferRdAdd[0][0][6]_i_9/O
                         net (fo=1, routed)           0.000     0.750    EventBuilder_logic/BufferRdAdd[0][0][6]_i_9_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I1_O)      0.182     0.932 r  EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_5/O
                         net (fo=1, routed)           0.000     0.932    EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_5_n_0
    SLICE_X45Y38         MUXF8 (Prop_muxf8_I1_O)      0.079     1.011 r  EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_3/O
                         net (fo=2, routed)           0.813     1.824    EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.264     2.088 r  EventBuilder_logic/BufferRdAdd[0][0][9]_i_7/O
                         net (fo=3, routed)           0.352     2.441    EventBuilder_logic/BufferRdAdd[0][0][9]_i_7_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.126     2.567 r  EventBuilder_logic/BufferRdAdd[0][0][8]_i_1/O
                         net (fo=16, routed)          0.670     3.237    EventBuilder_logic/BufferRdAdd[0][0]0_in[8]
    SLICE_X45Y33         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.254     4.711    EventBuilder_logic/SysClk
    SLICE_X45Y33         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][3][8]/C
                         clock pessimism              0.309     5.020    
                         clock uncertainty           -0.066     4.954    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)       -0.221     4.733    EventBuilder_logic/BufferRdAdd_reg[1][3][8]
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -3.237    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EventWdCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 2.327ns (50.288%)  route 2.300ns (49.711%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 4.701 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.128ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.355    -1.128    EventBuilder_logic/SysClk
    SLICE_X40Y51         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.780 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.143     0.363    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.242     0.605 r  EventBuilder_logic/SampleCount[1]_i_5/O
                         net (fo=1, routed)           0.000     0.605    EventBuilder_logic/SampleCount[1]_i_5_n_0
    SLICE_X36Y44         MUXF7 (Prop_muxf7_I0_O)      0.199     0.804 r  EventBuilder_logic/SampleCount_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     0.804    EventBuilder_logic/SampleCount_reg[1]_i_3_n_0
    SLICE_X36Y44         MUXF8 (Prop_muxf8_I0_O)      0.085     0.889 r  EventBuilder_logic/SampleCount_reg[1]_i_2/O
                         net (fo=2, routed)           0.551     1.439    EventBuilder_logic/SampleCount_reg[1]_i_2_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.264     1.703 r  EventBuilder_logic/EventWdCnt[3]_i_5/O
                         net (fo=1, routed)           0.000     1.703    EventBuilder_logic/EventWdCnt[3]_i_5_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.160 r  EventBuilder_logic/EventWdCnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.160    EventBuilder_logic/EventWdCnt_reg[3]_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.258 r  EventBuilder_logic/EventWdCnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.259    EventBuilder_logic/EventWdCnt_reg[7]_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.357 r  EventBuilder_logic/EventWdCnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.357    EventBuilder_logic/EventWdCnt_reg[11]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.617 r  EventBuilder_logic/EventWdCnt_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.606     3.223    EventBuilder_logic/in12[15]
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.276     3.499 r  EventBuilder_logic/EventWdCnt[15]_i_3/O
                         net (fo=1, routed)           0.000     3.499    EventBuilder_logic/EventWdCnt[15]_i_3_n_0
    SLICE_X32Y52         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.244     4.701    EventBuilder_logic/SysClk
    SLICE_X32Y52         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[15]/C
                         clock pessimism              0.316     5.018    
                         clock uncertainty           -0.066     4.951    
    SLICE_X32Y52         FDRE (Setup_fdre_C_D)        0.069     5.020    EventBuilder_logic/EventWdCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.020    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/BufferRdAdd_reg[1][0][6]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.250ns (27.807%)  route 3.245ns (72.193%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 4.709 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.355    -1.128    EventBuilder_logic/SysClk
    SLICE_X40Y51         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.780 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.251     0.471    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.242     0.713 r  EventBuilder_logic/BufferRdAdd[0][0][3]_i_27/O
                         net (fo=1, routed)           0.000     0.713    EventBuilder_logic/BufferRdAdd[0][0][3]_i_27_n_0
    SLICE_X43Y36         MUXF7 (Prop_muxf7_I1_O)      0.206     0.919 r  EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_12/O
                         net (fo=1, routed)           0.000     0.919    EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_12_n_0
    SLICE_X43Y36         MUXF8 (Prop_muxf8_I0_O)      0.085     1.004 r  EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_5/O
                         net (fo=5, routed)           0.934     1.938    EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_5_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.264     2.202 r  EventBuilder_logic/BufferRdAdd[0][0][6]_i_2/O
                         net (fo=1, routed)           0.346     2.548    EventBuilder_logic/BufferRdAdd[0][0][6]_i_2_n_0
    SLICE_X41Y36         LUT2 (Prop_lut2_I0_O)        0.105     2.653 r  EventBuilder_logic/BufferRdAdd[0][0][6]_i_1/O
                         net (fo=16, routed)          0.714     3.367    EventBuilder_logic/BufferRdAdd[0][0]0_in[6]
    SLICE_X43Y32         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.252     4.709    EventBuilder_logic/SysClk
    SLICE_X43Y32         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][0][6]/C
                         clock pessimism              0.309     5.018    
                         clock uncertainty           -0.066     4.952    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)       -0.059     4.893    EventBuilder_logic/BufferRdAdd_reg[1][0][6]
  -------------------------------------------------------------------
                         required time                          4.893    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/BufferRdAdd_reg[1][4][8]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.241ns (28.624%)  route 3.095ns (71.376%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 4.712 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.355    -1.128    EventBuilder_logic/SysClk
    SLICE_X40Y51         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.780 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.289     0.508    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I2_O)        0.242     0.750 r  EventBuilder_logic/BufferRdAdd[0][0][6]_i_9/O
                         net (fo=1, routed)           0.000     0.750    EventBuilder_logic/BufferRdAdd[0][0][6]_i_9_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I1_O)      0.182     0.932 r  EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_5/O
                         net (fo=1, routed)           0.000     0.932    EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_5_n_0
    SLICE_X45Y38         MUXF8 (Prop_muxf8_I1_O)      0.079     1.011 r  EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_3/O
                         net (fo=2, routed)           0.813     1.824    EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.264     2.088 r  EventBuilder_logic/BufferRdAdd[0][0][9]_i_7/O
                         net (fo=3, routed)           0.352     2.441    EventBuilder_logic/BufferRdAdd[0][0][9]_i_7_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.126     2.567 r  EventBuilder_logic/BufferRdAdd[0][0][8]_i_1/O
                         net (fo=16, routed)          0.641     3.207    EventBuilder_logic/BufferRdAdd[0][0]0_in[8]
    SLICE_X44Y35         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.255     4.712    EventBuilder_logic/SysClk
    SLICE_X44Y35         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][4][8]/C
                         clock pessimism              0.309     5.021    
                         clock uncertainty           -0.066     4.955    
    SLICE_X44Y35         FDRE (Setup_fdre_C_D)       -0.206     4.749    EventBuilder_logic/BufferRdAdd_reg[1][4][8]
  -------------------------------------------------------------------
                         required time                          4.749    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/BufferRdAdd_reg[0][7][8]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.241ns (28.536%)  route 3.108ns (71.464%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 4.715 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.355    -1.128    EventBuilder_logic/SysClk
    SLICE_X40Y51         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.780 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.289     0.508    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I2_O)        0.242     0.750 r  EventBuilder_logic/BufferRdAdd[0][0][6]_i_9/O
                         net (fo=1, routed)           0.000     0.750    EventBuilder_logic/BufferRdAdd[0][0][6]_i_9_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I1_O)      0.182     0.932 r  EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_5/O
                         net (fo=1, routed)           0.000     0.932    EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_5_n_0
    SLICE_X45Y38         MUXF8 (Prop_muxf8_I1_O)      0.079     1.011 r  EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_3/O
                         net (fo=2, routed)           0.813     1.824    EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.264     2.088 r  EventBuilder_logic/BufferRdAdd[0][0][9]_i_7/O
                         net (fo=3, routed)           0.352     2.441    EventBuilder_logic/BufferRdAdd[0][0][9]_i_7_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.126     2.567 r  EventBuilder_logic/BufferRdAdd[0][0][8]_i_1/O
                         net (fo=16, routed)          0.654     3.221    EventBuilder_logic/BufferRdAdd[0][0]0_in[8]
    SLICE_X44Y39         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.258     4.715    EventBuilder_logic/SysClk
    SLICE_X44Y39         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][7][8]/C
                         clock pessimism              0.309     5.024    
                         clock uncertainty           -0.066     4.958    
    SLICE_X44Y39         FDRE (Setup_fdre_C_D)       -0.186     4.772    EventBuilder_logic/BufferRdAdd_reg[0][7][8]
  -------------------------------------------------------------------
                         required time                          4.772    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EventWdCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 2.222ns (48.394%)  route 2.369ns (51.606%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 4.701 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.128ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.355    -1.128    EventBuilder_logic/SysClk
    SLICE_X40Y51         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.780 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.143     0.363    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.242     0.605 r  EventBuilder_logic/SampleCount[1]_i_5/O
                         net (fo=1, routed)           0.000     0.605    EventBuilder_logic/SampleCount[1]_i_5_n_0
    SLICE_X36Y44         MUXF7 (Prop_muxf7_I0_O)      0.199     0.804 r  EventBuilder_logic/SampleCount_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     0.804    EventBuilder_logic/SampleCount_reg[1]_i_3_n_0
    SLICE_X36Y44         MUXF8 (Prop_muxf8_I0_O)      0.085     0.889 r  EventBuilder_logic/SampleCount_reg[1]_i_2/O
                         net (fo=2, routed)           0.551     1.439    EventBuilder_logic/SampleCount_reg[1]_i_2_n_0
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.264     1.703 r  EventBuilder_logic/EventWdCnt[3]_i_5/O
                         net (fo=1, routed)           0.000     1.703    EventBuilder_logic/EventWdCnt[3]_i_5_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.160 r  EventBuilder_logic/EventWdCnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.160    EventBuilder_logic/EventWdCnt_reg[3]_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.258 r  EventBuilder_logic/EventWdCnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.259    EventBuilder_logic/EventWdCnt_reg[7]_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.524 r  EventBuilder_logic/EventWdCnt_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.675     3.199    EventBuilder_logic/in12[9]
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.264     3.463 r  EventBuilder_logic/EventWdCnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.463    EventBuilder_logic/EventWdCnt[9]_i_1_n_0
    SLICE_X32Y52         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.244     4.701    EventBuilder_logic/SysClk
    SLICE_X32Y52         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[9]/C
                         clock pessimism              0.316     5.018    
                         clock uncertainty           -0.066     4.951    
    SLICE_X32Y52         FDRE (Setup_fdre_C_D)        0.069     5.020    EventBuilder_logic/EventWdCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.020    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/BufferRdAdd_reg[1][3][6]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.250ns (28.015%)  route 3.212ns (71.985%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 4.711 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.355    -1.128    EventBuilder_logic/SysClk
    SLICE_X40Y51         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.780 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.251     0.471    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X43Y36         LUT6 (Prop_lut6_I2_O)        0.242     0.713 r  EventBuilder_logic/BufferRdAdd[0][0][3]_i_27/O
                         net (fo=1, routed)           0.000     0.713    EventBuilder_logic/BufferRdAdd[0][0][3]_i_27_n_0
    SLICE_X43Y36         MUXF7 (Prop_muxf7_I1_O)      0.206     0.919 r  EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_12/O
                         net (fo=1, routed)           0.000     0.919    EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_12_n_0
    SLICE_X43Y36         MUXF8 (Prop_muxf8_I0_O)      0.085     1.004 r  EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_5/O
                         net (fo=5, routed)           0.934     1.938    EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_5_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.264     2.202 r  EventBuilder_logic/BufferRdAdd[0][0][6]_i_2/O
                         net (fo=1, routed)           0.346     2.548    EventBuilder_logic/BufferRdAdd[0][0][6]_i_2_n_0
    SLICE_X41Y36         LUT2 (Prop_lut2_I0_O)        0.105     2.653 r  EventBuilder_logic/BufferRdAdd[0][0][6]_i_1/O
                         net (fo=16, routed)          0.681     3.334    EventBuilder_logic/BufferRdAdd[0][0]0_in[6]
    SLICE_X45Y33         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.254     4.711    EventBuilder_logic/SysClk
    SLICE_X45Y33         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][3][6]/C
                         clock pessimism              0.309     5.020    
                         clock uncertainty           -0.066     4.954    
    SLICE_X45Y33         FDRE (Setup_fdre_C_D)       -0.047     4.907    EventBuilder_logic/BufferRdAdd_reg[1][3][6]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/BufferRdAdd_reg[0][1][4]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.286ns (28.650%)  route 3.203ns (71.350%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 4.714 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.368    -1.116    EventBuilder_logic/SysClk
    SLICE_X39Y49         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.737 r  EventBuilder_logic/Chan_Num_reg[0]_rep/Q
                         net (fo=99, routed)          1.292     0.555    EventBuilder_logic/Chan_Num_reg[0]_rep_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.105     0.660 r  EventBuilder_logic/BufferRdAdd[0][0][3]_i_17/O
                         net (fo=1, routed)           0.000     0.660    EventBuilder_logic/BufferRdAdd[0][0][3]_i_17_n_0
    SLICE_X47Y37         MUXF7 (Prop_muxf7_I1_O)      0.182     0.842 r  EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_7/O
                         net (fo=1, routed)           0.000     0.842    EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_7_n_0
    SLICE_X47Y37         MUXF8 (Prop_muxf8_I1_O)      0.079     0.921 r  EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_2/O
                         net (fo=6, routed)           0.931     1.851    EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_2_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.274     2.125 r  EventBuilder_logic/BufferRdAdd[0][0][4]_i_2/O
                         net (fo=1, routed)           0.332     2.457    EventBuilder_logic/BufferRdAdd[0][0][4]_i_2_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.267     2.724 r  EventBuilder_logic/BufferRdAdd[0][0][4]_i_1/O
                         net (fo=16, routed)          0.649     3.373    EventBuilder_logic/BufferRdAdd[0][0]0_in[4]
    SLICE_X44Y38         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.257     4.714    EventBuilder_logic/SysClk
    SLICE_X44Y38         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][1][4]/C
                         clock pessimism              0.375     5.089    
                         clock uncertainty           -0.066     5.023    
    SLICE_X44Y38         FDRE (Setup_fdre_C_D)       -0.073     4.950    EventBuilder_logic/BufferRdAdd_reg[0][1][4]
  -------------------------------------------------------------------
                         required time                          4.950    
                         arrival time                          -3.373    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/BufferRdAdd_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.286ns (28.654%)  route 3.202ns (71.346%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 4.713 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.368    -1.116    EventBuilder_logic/SysClk
    SLICE_X39Y49         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.737 r  EventBuilder_logic/Chan_Num_reg[0]_rep/Q
                         net (fo=99, routed)          1.292     0.555    EventBuilder_logic/Chan_Num_reg[0]_rep_n_0
    SLICE_X47Y37         LUT6 (Prop_lut6_I2_O)        0.105     0.660 r  EventBuilder_logic/BufferRdAdd[0][0][3]_i_17/O
                         net (fo=1, routed)           0.000     0.660    EventBuilder_logic/BufferRdAdd[0][0][3]_i_17_n_0
    SLICE_X47Y37         MUXF7 (Prop_muxf7_I1_O)      0.182     0.842 r  EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_7/O
                         net (fo=1, routed)           0.000     0.842    EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_7_n_0
    SLICE_X47Y37         MUXF8 (Prop_muxf8_I1_O)      0.079     0.921 r  EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_2/O
                         net (fo=6, routed)           0.931     1.851    EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_2_n_0
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.274     2.125 r  EventBuilder_logic/BufferRdAdd[0][0][4]_i_2/O
                         net (fo=1, routed)           0.332     2.457    EventBuilder_logic/BufferRdAdd[0][0][4]_i_2_n_0
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.267     2.724 r  EventBuilder_logic/BufferRdAdd[0][0][4]_i_1/O
                         net (fo=16, routed)          0.648     3.372    EventBuilder_logic/BufferRdAdd[0][0]0_in[4]
    SLICE_X43Y38         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.256     4.713    EventBuilder_logic/SysClk
    SLICE_X43Y38         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][0][4]/C
                         clock pessimism              0.375     5.088    
                         clock uncertainty           -0.066     5.022    
    SLICE_X43Y38         FDRE (Setup_fdre_C_D)       -0.072     4.950    EventBuilder_logic/BufferRdAdd_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                          4.950    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/BufferRdAdd_reg[1][7][8]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.241ns (28.724%)  route 3.079ns (71.276%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 4.714 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.128ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.355    -1.128    EventBuilder_logic/SysClk
    SLICE_X40Y51         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.348    -0.780 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.289     0.508    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I2_O)        0.242     0.750 r  EventBuilder_logic/BufferRdAdd[0][0][6]_i_9/O
                         net (fo=1, routed)           0.000     0.750    EventBuilder_logic/BufferRdAdd[0][0][6]_i_9_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I1_O)      0.182     0.932 r  EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_5/O
                         net (fo=1, routed)           0.000     0.932    EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_5_n_0
    SLICE_X45Y38         MUXF8 (Prop_muxf8_I1_O)      0.079     1.011 r  EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_3/O
                         net (fo=2, routed)           0.813     1.824    EventBuilder_logic/BufferRdAdd_reg[0][0][6]_i_3_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.264     2.088 r  EventBuilder_logic/BufferRdAdd[0][0][9]_i_7/O
                         net (fo=3, routed)           0.352     2.441    EventBuilder_logic/BufferRdAdd[0][0][9]_i_7_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I0_O)        0.126     2.567 r  EventBuilder_logic/BufferRdAdd[0][0][8]_i_1/O
                         net (fo=16, routed)          0.626     3.192    EventBuilder_logic/BufferRdAdd[0][0]0_in[8]
    SLICE_X41Y39         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.257     4.714    EventBuilder_logic/SysClk
    SLICE_X41Y39         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][7][8]/C
                         clock pessimism              0.309     5.023    
                         clock uncertainty           -0.066     4.957    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)       -0.186     4.771    EventBuilder_logic/BufferRdAdd_reg[1][7][8]
  -------------------------------------------------------------------
                         required time                          4.771    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  1.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 EventBuilder_logic/EvBuffWdWritten_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EvBuffWdWritten_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.906%)  route 0.119ns (25.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.564    -0.467    EventBuilder_logic/SysClk
    SLICE_X37Y49         FDRE                                         r  EventBuilder_logic/EvBuffWdWritten_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  EventBuilder_logic/EvBuffWdWritten_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.207    EventBuilder_logic/EvBuffWdWritten_reg_n_0_[11]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.047 r  EventBuilder_logic/EvBuffWdWritten_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.047    EventBuilder_logic/EvBuffWdWritten_reg[11]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.007 r  EventBuilder_logic/EvBuffWdWritten_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.007    EventBuilder_logic/in13[12]
    SLICE_X37Y50         FDRE                                         r  EventBuilder_logic/EvBuffWdWritten_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.830    -0.859    EventBuilder_logic/SysClk
    SLICE_X37Y50         FDRE                                         r  EventBuilder_logic/EvBuffWdWritten_reg[12]/C
                         clock pessimism              0.659    -0.200    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105    -0.095    EventBuilder_logic/EvBuffWdWritten_reg[12]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 EventBuilder_logic/EvBuffWdWritten_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EvBuffWdWritten_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.475%)  route 0.119ns (24.525%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.564    -0.467    EventBuilder_logic/SysClk
    SLICE_X37Y49         FDRE                                         r  EventBuilder_logic/EvBuffWdWritten_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  EventBuilder_logic/EvBuffWdWritten_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.207    EventBuilder_logic/EvBuffWdWritten_reg_n_0_[11]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.047 r  EventBuilder_logic/EvBuffWdWritten_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.047    EventBuilder_logic/EvBuffWdWritten_reg[11]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.018 r  EventBuilder_logic/EvBuffWdWritten_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.000     0.018    EventBuilder_logic/in13[14]
    SLICE_X37Y50         FDRE                                         r  EventBuilder_logic/EvBuffWdWritten_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.830    -0.859    EventBuilder_logic/SysClk
    SLICE_X37Y50         FDRE                                         r  EventBuilder_logic/EvBuffWdWritten_reg[14]/C
                         clock pessimism              0.659    -0.200    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105    -0.095    EventBuilder_logic/EvBuffWdWritten_reg[14]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 EventBuilder_logic/FSM_sequential_prev_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/AFE_Num_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.415%)  route 0.298ns (61.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.562    -0.469    EventBuilder_logic/SysClk
    SLICE_X41Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]/Q
                         net (fo=85, routed)          0.298    -0.029    EventBuilder_logic/prev_state[1]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.016 r  EventBuilder_logic/AFE_Num[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     0.016    EventBuilder_logic/AFE_Num[0]_rep_i_1__0_n_0
    SLICE_X39Y49         FDRE                                         r  EventBuilder_logic/AFE_Num_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.833    -0.857    EventBuilder_logic/SysClk
    SLICE_X39Y49         FDRE                                         r  EventBuilder_logic/AFE_Num_reg[0]_rep__0/C
                         clock pessimism              0.659    -0.198    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.091    -0.107    EventBuilder_logic/AFE_Num_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.558    -0.473    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X32Y62         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064    -0.268    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X32Y62         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.825    -0.864    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X32Y62         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.392    -0.473    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.075    -0.398    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.553    -0.478    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X32Y69         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064    -0.273    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X32Y69         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.819    -0.870    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X32Y69         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.393    -0.478    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.075    -0.403    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[0][7][1]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.441%)  route 0.487ns (77.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.563    -0.468    EventBuilder_logic/SysClk
    SLICE_X44Y41         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  EventBuilder_logic/BufferRdAdd_reg[0][7][1]/Q
                         net (fo=2, routed)           0.487     0.161    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X1Y21         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.873    -0.816    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y21         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.659    -0.157    
    RAMB18_X1Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.026    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 EventBuilder_logic/EvBuffWdWritten_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EvBuffWdWritten_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.677%)  route 0.119ns (23.323%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.564    -0.467    EventBuilder_logic/SysClk
    SLICE_X37Y49         FDRE                                         r  EventBuilder_logic/EvBuffWdWritten_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  EventBuilder_logic/EvBuffWdWritten_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.207    EventBuilder_logic/EvBuffWdWritten_reg_n_0_[11]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.047 r  EventBuilder_logic/EvBuffWdWritten_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.047    EventBuilder_logic/EvBuffWdWritten_reg[11]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.043 r  EventBuilder_logic/EvBuffWdWritten_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.000     0.043    EventBuilder_logic/in13[13]
    SLICE_X37Y50         FDRE                                         r  EventBuilder_logic/EvBuffWdWritten_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.830    -0.859    EventBuilder_logic/SysClk
    SLICE_X37Y50         FDRE                                         r  EventBuilder_logic/EvBuffWdWritten_reg[13]/C
                         clock pessimism              0.659    -0.200    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105    -0.095    EventBuilder_logic/EvBuffWdWritten_reg[13]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 EventBuilder_logic/EvBuffWdWritten_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EvBuffWdWritten_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.677%)  route 0.119ns (23.323%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.564    -0.467    EventBuilder_logic/SysClk
    SLICE_X37Y49         FDRE                                         r  EventBuilder_logic/EvBuffWdWritten_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  EventBuilder_logic/EvBuffWdWritten_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.207    EventBuilder_logic/EvBuffWdWritten_reg_n_0_[11]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.047 r  EventBuilder_logic/EvBuffWdWritten_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.047    EventBuilder_logic/EvBuffWdWritten_reg[11]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.043 r  EventBuilder_logic/EvBuffWdWritten_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.000     0.043    EventBuilder_logic/in13[15]
    SLICE_X37Y50         FDRE                                         r  EventBuilder_logic/EvBuffWdWritten_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.830    -0.859    EventBuilder_logic/SysClk
    SLICE_X37Y50         FDRE                                         r  EventBuilder_logic/EvBuffWdWritten_reg[15]/C
                         clock pessimism              0.659    -0.200    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105    -0.095    EventBuilder_logic/EvBuffWdWritten_reg[15]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.927%)  route 0.076ns (35.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.557    -0.474    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y64         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.076    -0.256    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X31Y64         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.824    -0.865    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y64         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.392    -0.474    
    SLICE_X31Y64         FDRE (Hold_fdre_C_D)         0.076    -0.398    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Trigger_logic/TrigReq_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Trigger_logic/TrigReqD_reg/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (63.962%)  route 0.079ns (36.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.559    -0.472    Trigger_logic/SysClk
    SLICE_X43Y61         FDCE                                         r  Trigger_logic/TrigReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  Trigger_logic/TrigReq_reg/Q
                         net (fo=36, routed)          0.079    -0.251    Trigger_logic/TrigReq
    SLICE_X43Y61         FDCE                                         r  Trigger_logic/TrigReqD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.829    -0.861    Trigger_logic/SysClk
    SLICE_X43Y61         FDCE                                         r  Trigger_logic/TrigReqD_reg/C
                         clock pessimism              0.390    -0.472    
    SLICE_X43Y61         FDCE (Hold_fdce_C_D)         0.075    -0.397    Trigger_logic/TrigReqD_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk_PLL_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { PLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y19     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y18     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y20     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X2Y16     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y13     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X2Y18     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y17     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y21     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y10     AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y12     AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X34Y71     EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X34Y71     EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X30Y62     EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X30Y62     EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X39Y79     RDDL_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X39Y79     RDDL_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X39Y79     RDDL_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X39Y79     RDDL_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X41Y76     WRDL_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X41Y76     WRDL_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X34Y71     EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X34Y71     EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X30Y62     EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X30Y62     EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X39Y79     RDDL_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X39Y79     RDDL_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X39Y79     RDDL_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X39Y79     RDDL_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X41Y76     WRDL_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X41Y76     WRDL_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_0
  To Clock:  clkfbout_PLL_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         6.250       4.658      BUFGCTRL_X0Y7    PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 0.694ns (10.892%)  route 5.677ns (89.108%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105     5.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.502     8.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I2_O)        0.105     8.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.660     9.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X4Y117         FDRE (Setup_fdre_C_R)       -0.352    35.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         35.605    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                 26.338    

Slack (MET) :             26.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 0.694ns (10.892%)  route 5.677ns (89.108%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105     5.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.502     8.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I2_O)        0.105     8.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.660     9.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X4Y117         FDRE (Setup_fdre_C_R)       -0.352    35.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         35.605    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                 26.338    

Slack (MET) :             26.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 0.694ns (10.892%)  route 5.677ns (89.108%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105     5.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.502     8.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I2_O)        0.105     8.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.660     9.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X4Y117         FDRE (Setup_fdre_C_R)       -0.352    35.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         35.605    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                 26.338    

Slack (MET) :             26.338ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 0.694ns (10.892%)  route 5.677ns (89.108%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105     5.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.502     8.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I2_O)        0.105     8.607 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.660     9.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X4Y117         FDRE (Setup_fdre_C_R)       -0.352    35.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         35.605    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                 26.338    

Slack (MET) :             26.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.799ns (12.774%)  route 5.456ns (87.226%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105     5.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.218     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.105     8.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.348     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.105     8.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     9.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.211    35.994    
                         clock uncertainty           -0.035    35.958    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.352    35.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.606    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 26.456    

Slack (MET) :             26.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.799ns (12.774%)  route 5.456ns (87.226%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105     5.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.218     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.105     8.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.348     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.105     8.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     9.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.211    35.994    
                         clock uncertainty           -0.035    35.958    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.352    35.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.606    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 26.456    

Slack (MET) :             26.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.799ns (12.774%)  route 5.456ns (87.226%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105     5.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.218     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.105     8.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.348     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.105     8.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     9.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.211    35.994    
                         clock uncertainty           -0.035    35.958    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.352    35.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.606    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 26.456    

Slack (MET) :             26.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.799ns (12.774%)  route 5.456ns (87.226%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105     5.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.218     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.105     8.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.348     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.105     8.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     9.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.211    35.994    
                         clock uncertainty           -0.035    35.958    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.352    35.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.606    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 26.456    

Slack (MET) :             26.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.799ns (12.774%)  route 5.456ns (87.226%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105     5.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.218     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.105     8.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.348     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.105     8.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     9.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.211    35.994    
                         clock uncertainty           -0.035    35.958    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.352    35.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.606    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 26.456    

Slack (MET) :             26.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.799ns (12.774%)  route 5.456ns (87.226%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 35.783 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.729     4.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.105     5.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.218     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.105     8.323 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.348     8.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.105     8.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     9.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465    35.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.211    35.994    
                         clock uncertainty           -0.035    35.958    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.352    35.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.606    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 26.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.640     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y117        FDCE (Prop_fdce_C_Q)         0.141     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.278     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.912     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.351     1.386    
    SLICE_X14Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.640     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y117        FDCE (Prop_fdce_C_Q)         0.141     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.278     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.912     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.351     1.386    
    SLICE_X14Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.640     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y117        FDCE (Prop_fdce_C_Q)         0.141     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.278     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.912     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.351     1.386    
    SLICE_X14Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.640     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y117        FDCE (Prop_fdce_C_Q)         0.141     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.278     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.912     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.351     1.386    
    SLICE_X14Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.640     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y117        FDCE (Prop_fdce_C_Q)         0.141     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.278     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.912     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.351     1.386    
    SLICE_X14Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.640     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y117        FDCE (Prop_fdce_C_Q)         0.141     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.278     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.912     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.351     1.386    
    SLICE_X14Y117        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.640     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y117        FDCE (Prop_fdce_C_Q)         0.141     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.278     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X14Y117        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.912     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.351     1.386    
    SLICE_X14Y117        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.640     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y117        FDCE (Prop_fdce_C_Q)         0.141     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.278     1.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X14Y117        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.912     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.351     1.386    
    SLICE_X14Y117        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.938%)  route 0.287ns (67.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.640     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y117        FDCE (Prop_fdce_C_Q)         0.141     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.912     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.351     1.386    
    SLICE_X14Y117        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.938%)  route 0.287ns (67.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.640     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y117        FDCE (Prop_fdce_C_Q)         0.141     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287     1.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.912     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.351     1.386    
    SLICE_X14Y117        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y47   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y49   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X14Y117  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SysClk_PLL_0
  To Clock:  Clk_80MHz_PLL_AFE_1

Setup :            0  Failing Endpoints,  Worst Slack        1.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].ADCSmplCntr_reg[1][0][2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.871ns  (logic 0.484ns (7.044%)  route 6.387ns (92.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 13.754 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          6.387    11.886    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X49Y30         LUT5 (Prop_lut5_I0_O)        0.105    11.991 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].ADCSmplCntr[1][0][2]_i_1/O
                         net (fo=1, routed)           0.000    11.991    AFE_DataPath_inst/ADCSmplCntr[1][0][2]
    SLICE_X49Y30         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].ADCSmplCntr_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.254    13.754    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y30         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].ADCSmplCntr_reg[1][0][2]/C
                         clock pessimism              0.000    13.754    
                         clock uncertainty           -0.205    13.549    
    SLICE_X49Y30         FDCE (Setup_fdce_C_D)        0.032    13.581    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].ADCSmplCntr_reg[1][0][2]
  -------------------------------------------------------------------
                         required time                         13.581    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.620ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].ADCSmplCntr_reg[1][3][2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.843ns  (logic 0.484ns (7.073%)  route 6.359ns (92.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 13.757 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          6.359    11.859    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X53Y33         LUT5 (Prop_lut5_I0_O)        0.105    11.964 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].ADCSmplCntr[1][3][2]_i_1/O
                         net (fo=1, routed)           0.000    11.964    AFE_DataPath_inst/ADCSmplCntr[1][3][2]
    SLICE_X53Y33         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].ADCSmplCntr_reg[1][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.257    13.757    AFE_DataPath_inst/Clk_80MHz
    SLICE_X53Y33         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].ADCSmplCntr_reg[1][3][2]/C
                         clock pessimism              0.000    13.757    
                         clock uncertainty           -0.205    13.552    
    SLICE_X53Y33         FDCE (Setup_fdce_C_D)        0.032    13.584    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].ADCSmplCntr_reg[1][3][2]
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn_reg[1][0][14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.841ns  (logic 0.484ns (7.075%)  route 6.357ns (92.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 13.755 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          6.357    11.857    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X48Y31         LUT5 (Prop_lut5_I2_O)        0.105    11.962 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn[1][0][14]_i_1/O
                         net (fo=1, routed)           0.000    11.962    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn[1][0][14]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn_reg[1][0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.255    13.755    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn_reg[1][0][14]/C
                         clock pessimism              0.000    13.755    
                         clock uncertainty           -0.205    13.550    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)        0.033    13.583    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn_reg[1][0][14]
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.819ns  (logic 0.484ns (7.098%)  route 6.335ns (92.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 13.748 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          6.335    11.835    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X47Y28         LUT5 (Prop_lut5_I2_O)        0.105    11.940 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn[1][4][14]_i_1/O
                         net (fo=1, routed)           0.000    11.940    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn[1][4][14]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.248    13.748    AFE_DataPath_inst/Clk_80MHz
    SLICE_X47Y28         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][14]/C
                         clock pessimism              0.000    13.748    
                         clock uncertainty           -0.205    13.543    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)        0.032    13.575    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][14]
  -------------------------------------------------------------------
                         required time                         13.575    
                         arrival time                         -11.940    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].ADCSmplCntr_reg[1][5][2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.795ns  (logic 0.484ns (7.123%)  route 6.311ns (92.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 13.758 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          6.311    11.811    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X43Y41         LUT5 (Prop_lut5_I0_O)        0.105    11.916 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].ADCSmplCntr[1][5][2]_i_1/O
                         net (fo=1, routed)           0.000    11.916    AFE_DataPath_inst/ADCSmplCntr[1][5][2]
    SLICE_X43Y41         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].ADCSmplCntr_reg[1][5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.258    13.758    AFE_DataPath_inst/Clk_80MHz
    SLICE_X43Y41         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].ADCSmplCntr_reg[1][5][2]/C
                         clock pessimism              0.000    13.758    
                         clock uncertainty           -0.205    13.553    
    SLICE_X43Y41         FDCE (Setup_fdce_C_D)        0.032    13.585    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].ADCSmplCntr_reg[1][5][2]
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ControllerNo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn_reg[1][3][14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.743ns  (logic 0.538ns (7.979%)  route 6.205ns (92.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 13.751 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.125ns = ( 5.125 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.358     5.125    AFE_DataPath_inst/SysClk
    SLICE_X52Y58         FDCE                                         r  AFE_DataPath_inst/ControllerNo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.433     5.558 r  AFE_DataPath_inst/ControllerNo_reg[3]/Q
                         net (fo=17, routed)          6.205    11.763    AFE_DataPath_inst/ControllerNo[3]
    SLICE_X49Y27         LUT5 (Prop_lut5_I0_O)        0.105    11.868 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn[1][3][14]_i_1/O
                         net (fo=1, routed)           0.000    11.868    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn[1][3][14]_i_1_n_0
    SLICE_X49Y27         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn_reg[1][3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.251    13.751    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y27         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn_reg[1][3][14]/C
                         clock pessimism              0.000    13.751    
                         clock uncertainty           -0.205    13.546    
    SLICE_X49Y27         FDRE (Setup_fdre_C_D)        0.032    13.578    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn_reg[1][3][14]
  -------------------------------------------------------------------
                         required time                         13.578    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn_reg[1][1][14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.745ns  (logic 0.484ns (7.175%)  route 6.261ns (92.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 13.755 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          6.261    11.761    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X50Y31         LUT5 (Prop_lut5_I2_O)        0.105    11.866 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn[1][1][14]_i_1/O
                         net (fo=1, routed)           0.000    11.866    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn[1][1][14]_i_1_n_0
    SLICE_X50Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn_reg[1][1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.255    13.755    AFE_DataPath_inst/Clk_80MHz
    SLICE_X50Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn_reg[1][1][14]/C
                         clock pessimism              0.000    13.755    
                         clock uncertainty           -0.205    13.550    
    SLICE_X50Y31         FDRE (Setup_fdre_C_D)        0.076    13.626    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn_reg[1][1][14]
  -------------------------------------------------------------------
                         required time                         13.626    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].ADCSmplCntr_reg[1][6][2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.505ns  (logic 0.484ns (7.440%)  route 6.021ns (92.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 13.759 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          6.021    11.521    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.105    11.626 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].ADCSmplCntr[1][6][2]_i_1/O
                         net (fo=1, routed)           0.000    11.626    AFE_DataPath_inst/ADCSmplCntr[1][6][2]
    SLICE_X45Y40         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].ADCSmplCntr_reg[1][6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.259    13.759    AFE_DataPath_inst/Clk_80MHz
    SLICE_X45Y40         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].ADCSmplCntr_reg[1][6][2]/C
                         clock pessimism              0.000    13.759    
                         clock uncertainty           -0.205    13.554    
    SLICE_X45Y40         FDCE (Setup_fdce_C_D)        0.032    13.586    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].ADCSmplCntr_reg[1][6][2]
  -------------------------------------------------------------------
                         required time                         13.586    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].ADCSmplCntr_reg[1][4][2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.490ns  (logic 0.484ns (7.458%)  route 6.006ns (92.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 13.757 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          6.006    11.506    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.105    11.611 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].ADCSmplCntr[1][4][2]_i_1/O
                         net (fo=1, routed)           0.000    11.611    AFE_DataPath_inst/ADCSmplCntr[1][4][2]
    SLICE_X48Y34         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].ADCSmplCntr_reg[1][4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.257    13.757    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y34         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].ADCSmplCntr_reg[1][4][2]/C
                         clock pessimism              0.000    13.757    
                         clock uncertainty           -0.205    13.552    
    SLICE_X48Y34         FDCE (Setup_fdce_C_D)        0.032    13.584    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].ADCSmplCntr_reg[1][4][2]
  -------------------------------------------------------------------
                         required time                         13.584    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].BufferIn_reg[0][4][12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.495ns  (logic 0.484ns (7.451%)  route 6.011ns (92.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 13.763 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[0]/Q
                         net (fo=35, routed)          6.011    11.511    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][13][0]
    SLICE_X51Y43         LUT6 (Prop_lut6_I1_O)        0.105    11.616 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].BufferIn[0][4][12]_i_1/O
                         net (fo=1, routed)           0.000    11.616    AFE_DataPath_inst/AFE_Pipeline_inst_n_57
    SLICE_X51Y43         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].BufferIn_reg[0][4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.263    13.763    AFE_DataPath_inst/Clk_80MHz
    SLICE_X51Y43         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].BufferIn_reg[0][4][12]/C
                         clock pessimism              0.000    13.763    
                         clock uncertainty           -0.205    13.558    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)        0.032    13.590    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].BufferIn_reg[0][4][12]
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  1.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].ADCSmplGate_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.794ns (23.452%)  route 2.592ns (76.548%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.245    -1.548    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.304    -1.244 r  AFE_DataPath_inst/ADCSmplCntReg_reg[1]/Q
                         net (fo=37, routed)          0.934    -0.310    AFE_DataPath_inst/ADCSmplCntReg[1]
    SLICE_X46Y56         LUT6 (Prop_lut6_I0_O)        0.084    -0.226 r  AFE_DataPath_inst/Gen_Two_AFEs[0].ADCSmplGate[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.226    AFE_DataPath_inst/Gen_Two_AFEs[0].ADCSmplGate[0]_i_6_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.322     0.096 f  AFE_DataPath_inst/Gen_Two_AFEs[0].ADCSmplGate_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           1.658     1.754    AFE_DataPath_inst/eqOp0_out
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.084     1.838 r  AFE_DataPath_inst/Gen_Two_AFEs[0].ADCSmplGate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    AFE_DataPath_inst/Gen_Two_AFEs[0].ADCSmplGate[0]_i_1_n_0
    SLICE_X49Y56         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].ADCSmplGate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.359     1.359    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y56         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].ADCSmplGate_reg[0]/C
                         clock pessimism              0.000     1.359    
                         clock uncertainty            0.205     1.564    
    SLICE_X49Y56         FDCE (Hold_fdce_C_D)         0.220     1.784    AFE_DataPath_inst/Gen_Two_AFEs[0].ADCSmplGate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.431ns (12.477%)  route 3.023ns (87.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.246    -1.547    AFE_DataPath_inst/SysClk
    SLICE_X46Y56         FDCE                                         r  AFE_DataPath_inst/BeamOffLength_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.347    -1.200 r  AFE_DataPath_inst/BeamOffLength_reg[2]/Q
                         net (fo=3, routed)           3.023     1.824    AFE_DataPath_inst/BeamOffLength[2]
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.084     1.908 r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.908    AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth[0][2]_i_1_n_0
    SLICE_X46Y57         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.355     1.355    AFE_DataPath_inst/Clk_80MHz
    SLICE_X46Y57         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][2]/C
                         clock pessimism              0.000     1.355    
                         clock uncertainty            0.205     1.560    
    SLICE_X46Y57         FDCE (Hold_fdce_C_D)         0.275     1.835    AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.388ns (11.189%)  route 3.080ns (88.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.248    -1.545    AFE_DataPath_inst/SysClk
    SLICE_X48Y59         FDCE                                         r  AFE_DataPath_inst/BeamOffLength_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDCE (Prop_fdce_C_Q)         0.304    -1.241 r  AFE_DataPath_inst/BeamOffLength_reg[11]/Q
                         net (fo=3, routed)           3.080     1.839    AFE_DataPath_inst/BeamOffLength[11]
    SLICE_X50Y59         LUT6 (Prop_lut6_I4_O)        0.084     1.923 r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth[0][11]_i_2/O
                         net (fo=1, routed)           0.000     1.923    AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth[0][11]_i_2_n_0
    SLICE_X50Y59         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.358     1.358    AFE_DataPath_inst/Clk_80MHz
    SLICE_X50Y59         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][11]/C
                         clock pessimism              0.000     1.358    
                         clock uncertainty            0.205     1.563    
    SLICE_X50Y59         FDCE (Hold_fdce_C_D)         0.275     1.838    AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/PipelineSet_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtAdd_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.431ns (12.558%)  route 3.001ns (87.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    -1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.249    -1.544    AFE_DataPath_inst/SysClk
    SLICE_X54Y58         FDPE                                         r  AFE_DataPath_inst/PipelineSet_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDPE (Prop_fdpe_C_Q)         0.347    -1.197 r  AFE_DataPath_inst/PipelineSet_reg[2]/Q
                         net (fo=3, routed)           3.001     1.804    AFE_DataPath_inst/AFE_Pipeline_inst/PipelineSet[2]
    SLICE_X55Y34         LUT6 (Prop_lut6_I0_O)        0.084     1.888 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtAdd[1][2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtAdd[1][2]_i_1_n_0
    SLICE_X55Y34         FDCE                                         r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtAdd_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.368     1.368    AFE_DataPath_inst/AFE_Pipeline_inst/Clk_80MHz
    SLICE_X55Y34         FDCE                                         r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtAdd_reg[1][2]/C
                         clock pessimism              0.000     1.368    
                         clock uncertainty            0.205     1.573    
    SLICE_X55Y34         FDCE (Hold_fdce_C_D)         0.222     1.795    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtAdd_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].ADCSmplCntr_reg[0][3][2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.388ns (11.094%)  route 3.109ns (88.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.245    -1.548    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.304    -1.244 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          3.109     1.866    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X50Y56         LUT5 (Prop_lut5_I0_O)        0.084     1.950 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].ADCSmplCntr[0][3][2]_i_1/O
                         net (fo=1, routed)           0.000     1.950    AFE_DataPath_inst/ADCSmplCntr[0][3][2]
    SLICE_X50Y56         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].ADCSmplCntr_reg[0][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.359     1.359    AFE_DataPath_inst/Clk_80MHz
    SLICE_X50Y56         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].ADCSmplCntr_reg[0][3][2]/C
                         clock pessimism              0.000     1.359    
                         clock uncertainty            0.205     1.564    
    SLICE_X50Y56         FDCE (Hold_fdce_C_D)         0.273     1.837    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].ADCSmplCntr_reg[0][3][2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].ADCSmplCntr_reg[0][7][2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.388ns (11.258%)  route 3.058ns (88.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.245    -1.548    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.304    -1.244 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          3.058     1.815    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.084     1.899 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].ADCSmplCntr[0][7][2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    AFE_DataPath_inst/ADCSmplCntr[0][7][2]
    SLICE_X47Y54         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].ADCSmplCntr_reg[0][7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.356     1.356    AFE_DataPath_inst/Clk_80MHz
    SLICE_X47Y54         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].ADCSmplCntr_reg[0][7][2]/C
                         clock pessimism              0.000     1.356    
                         clock uncertainty            0.205     1.561    
    SLICE_X47Y54         FDCE (Hold_fdce_C_D)         0.222     1.783    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].ADCSmplCntr_reg[0][7][2]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.388ns (11.090%)  route 3.111ns (88.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.245    -1.548    AFE_DataPath_inst/SysClk
    SLICE_X45Y58         FDCE                                         r  AFE_DataPath_inst/BeamOffLength_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.304    -1.244 r  AFE_DataPath_inst/BeamOffLength_reg[1]/Q
                         net (fo=3, routed)           3.111     1.867    AFE_DataPath_inst/BeamOffLength[1]
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.084     1.951 r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.951    AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth[0][1]_i_1_n_0
    SLICE_X46Y57         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.355     1.355    AFE_DataPath_inst/Clk_80MHz
    SLICE_X46Y57         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][1]/C
                         clock pessimism              0.000     1.355    
                         clock uncertainty            0.205     1.560    
    SLICE_X46Y57         FDCE (Hold_fdce_C_D)         0.271     1.831    AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/PipelineSet_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtAdd_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.431ns (12.250%)  route 3.087ns (87.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    -1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.249    -1.544    AFE_DataPath_inst/SysClk
    SLICE_X54Y58         FDCE                                         r  AFE_DataPath_inst/PipelineSet_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.347    -1.197 r  AFE_DataPath_inst/PipelineSet_reg[7]/Q
                         net (fo=3, routed)           3.087     1.891    AFE_DataPath_inst/AFE_Pipeline_inst/PipelineSet[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I0_O)        0.084     1.975 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtAdd[1][7]_i_1/O
                         net (fo=1, routed)           0.000     1.975    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtAdd[1][7]_i_1_n_0
    SLICE_X56Y34         FDCE                                         r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtAdd_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.368     1.368    AFE_DataPath_inst/AFE_Pipeline_inst/Clk_80MHz
    SLICE_X56Y34         FDCE                                         r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtAdd_reg[1][7]/C
                         clock pessimism              0.000     1.368    
                         clock uncertainty            0.205     1.573    
    SLICE_X56Y34         FDCE (Hold_fdce_C_D)         0.275     1.848    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].PipelineWrtAdd_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/ControllerNo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.431ns (12.388%)  route 3.048ns (87.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.248    -1.545    AFE_DataPath_inst/SysClk
    SLICE_X52Y58         FDCE                                         r  AFE_DataPath_inst/ControllerNo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.347    -1.198 r  AFE_DataPath_inst/ControllerNo_reg[2]/Q
                         net (fo=17, routed)          3.048     1.850    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][13]_0[2]
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.084     1.934 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn[0][0][13]_i_1/O
                         net (fo=1, routed)           0.000     1.934    AFE_DataPath_inst/AFE_Pipeline_inst_n_0
    SLICE_X49Y49         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.374     1.374    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y49         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][13]/C
                         clock pessimism              0.000     1.374    
                         clock uncertainty            0.205     1.579    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.222     1.801    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][13]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].ADCSmplCntr_reg[1][2][0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.388ns (11.167%)  route 3.086ns (88.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.245    -1.548    AFE_DataPath_inst/SysClk
    SLICE_X47Y58         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.304    -1.244 r  AFE_DataPath_inst/ADCSmplCntReg_reg[0]/Q
                         net (fo=35, routed)          3.086     1.843    AFE_DataPath_inst/ADCSmplCntReg[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.084     1.927 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].ADCSmplCntr[1][2][0]_i_1/O
                         net (fo=1, routed)           0.000     1.927    AFE_DataPath_inst/ADCSmplCntr[1][2][0]
    SLICE_X39Y40         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].ADCSmplCntr_reg[1][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.366     1.366    AFE_DataPath_inst/Clk_80MHz
    SLICE_X39Y40         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].ADCSmplCntr_reg[1][2][0]/C
                         clock pessimism              0.000     1.366    
                         clock uncertainty            0.205     1.571    
    SLICE_X39Y40         FDCE (Hold_fdce_C_D)         0.220     1.791    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].ADCSmplCntr_reg[1][2][0]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  SysClk_PLL_0
  To Clock:  Clk_100MHz_PLL_0

Setup :           61  Failing Endpoints,  Worst Slack       -1.107ns,  Total Violation      -52.994ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.107ns  (required time - arrival time)
  Source:                 WRDL_reg[0]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.823ns  (logic 0.484ns (26.547%)  route 1.339ns (73.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.148ns = ( 17.602 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.335    17.602    SysClk
    SLICE_X37Y75         FDCE                                         r  WRDL_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.379    17.981 r  WRDL_reg[0]_replica_2/Q
                         net (fo=5, routed)           0.786    18.767    OneWire/WRDL[0]_repN_2_alias
    SLICE_X37Y77         LUT6 (Prop_lut6_I4_O)        0.105    18.872 r  OneWire/OneWWrtByte[7]_i_1_comp_1/O
                         net (fo=8, routed)           0.553    19.425    OneWire/OneWWrtByte[7]_i_1_n_0
    SLICE_X39Y77         FDCE                                         r  OneWire/OneWWrtByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.232    18.439    OneWire/clock
    SLICE_X39Y77         FDCE                                         r  OneWire/OneWWrtByte_reg[0]/C
                         clock pessimism              0.238    18.677    
                         clock uncertainty           -0.191    18.486    
    SLICE_X39Y77         FDCE (Setup_fdce_C_CE)      -0.168    18.318    OneWire/OneWWrtByte_reg[0]
  -------------------------------------------------------------------
                         required time                         18.318    
                         arrival time                         -19.425    
  -------------------------------------------------------------------
                         slack                                 -1.107    

Slack (VIOLATED) :        -1.107ns  (required time - arrival time)
  Source:                 WRDL_reg[0]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.823ns  (logic 0.484ns (26.547%)  route 1.339ns (73.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.148ns = ( 17.602 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.335    17.602    SysClk
    SLICE_X37Y75         FDCE                                         r  WRDL_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.379    17.981 r  WRDL_reg[0]_replica_2/Q
                         net (fo=5, routed)           0.786    18.767    OneWire/WRDL[0]_repN_2_alias
    SLICE_X37Y77         LUT6 (Prop_lut6_I4_O)        0.105    18.872 r  OneWire/OneWWrtByte[7]_i_1_comp_1/O
                         net (fo=8, routed)           0.553    19.425    OneWire/OneWWrtByte[7]_i_1_n_0
    SLICE_X39Y77         FDCE                                         r  OneWire/OneWWrtByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.232    18.439    OneWire/clock
    SLICE_X39Y77         FDCE                                         r  OneWire/OneWWrtByte_reg[1]/C
                         clock pessimism              0.238    18.677    
                         clock uncertainty           -0.191    18.486    
    SLICE_X39Y77         FDCE (Setup_fdce_C_CE)      -0.168    18.318    OneWire/OneWWrtByte_reg[1]
  -------------------------------------------------------------------
                         required time                         18.318    
                         arrival time                         -19.425    
  -------------------------------------------------------------------
                         slack                                 -1.107    

Slack (VIOLATED) :        -1.107ns  (required time - arrival time)
  Source:                 WRDL_reg[0]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.823ns  (logic 0.484ns (26.547%)  route 1.339ns (73.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.148ns = ( 17.602 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.335    17.602    SysClk
    SLICE_X37Y75         FDCE                                         r  WRDL_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.379    17.981 r  WRDL_reg[0]_replica_2/Q
                         net (fo=5, routed)           0.786    18.767    OneWire/WRDL[0]_repN_2_alias
    SLICE_X37Y77         LUT6 (Prop_lut6_I4_O)        0.105    18.872 r  OneWire/OneWWrtByte[7]_i_1_comp_1/O
                         net (fo=8, routed)           0.553    19.425    OneWire/OneWWrtByte[7]_i_1_n_0
    SLICE_X39Y77         FDCE                                         r  OneWire/OneWWrtByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.232    18.439    OneWire/clock
    SLICE_X39Y77         FDCE                                         r  OneWire/OneWWrtByte_reg[3]/C
                         clock pessimism              0.238    18.677    
                         clock uncertainty           -0.191    18.486    
    SLICE_X39Y77         FDCE (Setup_fdce_C_CE)      -0.168    18.318    OneWire/OneWWrtByte_reg[3]
  -------------------------------------------------------------------
                         required time                         18.318    
                         arrival time                         -19.425    
  -------------------------------------------------------------------
                         slack                                 -1.107    

Slack (VIOLATED) :        -1.107ns  (required time - arrival time)
  Source:                 WRDL_reg[0]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.823ns  (logic 0.484ns (26.547%)  route 1.339ns (73.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.148ns = ( 17.602 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.335    17.602    SysClk
    SLICE_X37Y75         FDCE                                         r  WRDL_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.379    17.981 r  WRDL_reg[0]_replica_2/Q
                         net (fo=5, routed)           0.786    18.767    OneWire/WRDL[0]_repN_2_alias
    SLICE_X37Y77         LUT6 (Prop_lut6_I4_O)        0.105    18.872 r  OneWire/OneWWrtByte[7]_i_1_comp_1/O
                         net (fo=8, routed)           0.553    19.425    OneWire/OneWWrtByte[7]_i_1_n_0
    SLICE_X39Y77         FDCE                                         r  OneWire/OneWWrtByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.232    18.439    OneWire/clock
    SLICE_X39Y77         FDCE                                         r  OneWire/OneWWrtByte_reg[5]/C
                         clock pessimism              0.238    18.677    
                         clock uncertainty           -0.191    18.486    
    SLICE_X39Y77         FDCE (Setup_fdce_C_CE)      -0.168    18.318    OneWire/OneWWrtByte_reg[5]
  -------------------------------------------------------------------
                         required time                         18.318    
                         arrival time                         -19.425    
  -------------------------------------------------------------------
                         slack                                 -1.107    

Slack (VIOLATED) :        -0.988ns  (required time - arrival time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.844ns  (logic 0.484ns (26.246%)  route 1.360ns (73.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.146ns = ( 17.604 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.337    17.604    SysClk
    SLICE_X41Y76         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.379    17.983 r  WRDL_reg[1]/Q
                         net (fo=16, routed)          0.974    18.956    ILA_uC/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[35]
    SLICE_X42Y78         LUT2 (Prop_lut2_I0_O)        0.105    19.061 r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M_i_1/O
                         net (fo=2, routed)           0.387    19.448    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[1]
    SLICE_X41Y78         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.233    18.440    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X41Y78         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.238    18.678    
                         clock uncertainty           -0.191    18.487    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)       -0.027    18.460    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                         -19.448    
  -------------------------------------------------------------------
                         slack                                 -0.988    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 WRDL_reg[0]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWireCmdReg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.709ns  (logic 0.484ns (28.324%)  route 1.225ns (71.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.148ns = ( 17.602 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.335    17.602    SysClk
    SLICE_X37Y75         FDCE                                         r  WRDL_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.379    17.981 r  WRDL_reg[0]_replica_2/Q
                         net (fo=5, routed)           0.848    18.828    OneWire/WRDL[0]_repN_2_alias
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.105    18.933 r  OneWire/OneWireCmdReg[7]_i_1_comp/O
                         net (fo=8, routed)           0.377    19.311    OneWire/OneWWrtByte1
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.232    18.439    OneWire/clock
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[0]/C
                         clock pessimism              0.238    18.677    
                         clock uncertainty           -0.191    18.486    
    SLICE_X38Y77         FDCE (Setup_fdce_C_CE)      -0.136    18.350    OneWire/OneWireCmdReg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                         -19.311    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 WRDL_reg[0]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWireCmdReg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.709ns  (logic 0.484ns (28.324%)  route 1.225ns (71.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.148ns = ( 17.602 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.335    17.602    SysClk
    SLICE_X37Y75         FDCE                                         r  WRDL_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.379    17.981 r  WRDL_reg[0]_replica_2/Q
                         net (fo=5, routed)           0.848    18.828    OneWire/WRDL[0]_repN_2_alias
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.105    18.933 r  OneWire/OneWireCmdReg[7]_i_1_comp/O
                         net (fo=8, routed)           0.377    19.311    OneWire/OneWWrtByte1
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.232    18.439    OneWire/clock
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[1]/C
                         clock pessimism              0.238    18.677    
                         clock uncertainty           -0.191    18.486    
    SLICE_X38Y77         FDCE (Setup_fdce_C_CE)      -0.136    18.350    OneWire/OneWireCmdReg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                         -19.311    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 WRDL_reg[0]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWireCmdReg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.709ns  (logic 0.484ns (28.324%)  route 1.225ns (71.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.148ns = ( 17.602 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.335    17.602    SysClk
    SLICE_X37Y75         FDCE                                         r  WRDL_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.379    17.981 r  WRDL_reg[0]_replica_2/Q
                         net (fo=5, routed)           0.848    18.828    OneWire/WRDL[0]_repN_2_alias
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.105    18.933 r  OneWire/OneWireCmdReg[7]_i_1_comp/O
                         net (fo=8, routed)           0.377    19.311    OneWire/OneWWrtByte1
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.232    18.439    OneWire/clock
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[2]/C
                         clock pessimism              0.238    18.677    
                         clock uncertainty           -0.191    18.486    
    SLICE_X38Y77         FDCE (Setup_fdce_C_CE)      -0.136    18.350    OneWire/OneWireCmdReg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                         -19.311    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 WRDL_reg[0]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWireCmdReg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.709ns  (logic 0.484ns (28.324%)  route 1.225ns (71.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.148ns = ( 17.602 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.335    17.602    SysClk
    SLICE_X37Y75         FDCE                                         r  WRDL_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.379    17.981 r  WRDL_reg[0]_replica_2/Q
                         net (fo=5, routed)           0.848    18.828    OneWire/WRDL[0]_repN_2_alias
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.105    18.933 r  OneWire/OneWireCmdReg[7]_i_1_comp/O
                         net (fo=8, routed)           0.377    19.311    OneWire/OneWWrtByte1
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.232    18.439    OneWire/clock
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[3]/C
                         clock pessimism              0.238    18.677    
                         clock uncertainty           -0.191    18.486    
    SLICE_X38Y77         FDCE (Setup_fdce_C_CE)      -0.136    18.350    OneWire/OneWireCmdReg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                         -19.311    
  -------------------------------------------------------------------
                         slack                                 -0.960    

Slack (VIOLATED) :        -0.960ns  (required time - arrival time)
  Source:                 WRDL_reg[0]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWireCmdReg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.709ns  (logic 0.484ns (28.324%)  route 1.225ns (71.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.148ns = ( 17.602 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.335    17.602    SysClk
    SLICE_X37Y75         FDCE                                         r  WRDL_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.379    17.981 r  WRDL_reg[0]_replica_2/Q
                         net (fo=5, routed)           0.848    18.828    OneWire/WRDL[0]_repN_2_alias
    SLICE_X39Y76         LUT6 (Prop_lut6_I4_O)        0.105    18.933 r  OneWire/OneWireCmdReg[7]_i_1_comp/O
                         net (fo=8, routed)           0.377    19.311    OneWire/OneWWrtByte1
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.232    18.439    OneWire/clock
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[4]/C
                         clock pessimism              0.238    18.677    
                         clock uncertainty           -0.191    18.486    
    SLICE_X38Y77         FDCE (Setup_fdce_C_CE)      -0.136    18.350    OneWire/OneWireCmdReg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.350    
                         arrival time                         -19.311    
  -------------------------------------------------------------------
                         slack                                 -0.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RDDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.415%)  route 0.550ns (79.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.552    -0.479    SysClk
    SLICE_X39Y79         FDCE                                         r  RDDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.141    -0.338 r  RDDL_reg[1]/Q
                         net (fo=2, routed)           0.550     0.212    ILA_uC/U0/ila_core_inst/TRIGGER_I[37]
    SLICE_X34Y76         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.813    -0.876    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y76         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK
                         clock pessimism              0.707    -0.169    
                         clock uncertainty            0.191     0.022    
    SLICE_X34Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.137    ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 WRDL_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.186ns (27.468%)  route 0.491ns (72.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.548    -0.483    SysClk
    SLICE_X37Y75         FDCE                                         r  WRDL_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  WRDL_reg[1]_replica/Q
                         net (fo=7, routed)           0.491     0.150    OneWire/WRDL[1]_repN_alias
    SLICE_X39Y77         LUT6 (Prop_lut6_I4_O)        0.045     0.195 r  OneWire/OneWWrtByte[5]_i_1_comp_1/O
                         net (fo=1, routed)           0.000     0.195    OneWire/p_2_in[5]
    SLICE_X39Y77         FDCE                                         r  OneWire/OneWWrtByte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.816    -0.873    OneWire/clock
    SLICE_X39Y77         FDCE                                         r  OneWire/OneWWrtByte_reg[5]/C
                         clock pessimism              0.707    -0.166    
                         clock uncertainty            0.191     0.025    
    SLICE_X39Y77         FDCE (Hold_fdce_C_D)         0.092     0.117    OneWire/OneWWrtByte_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 WRDL_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtReq_reg/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.231ns (33.809%)  route 0.452ns (66.191%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549    -0.482    SysClk
    SLICE_X40Y76         FDCE                                         r  WRDL_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.341 r  WRDL_reg[0]_replica_1/Q
                         net (fo=10, routed)          0.267    -0.074    OneWire/WRDL[0]_repN_1_alias
    SLICE_X42Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.029 r  OneWire/TempCtrl[3]_i_2_replica_comp_7/O
                         net (fo=1, routed)           0.185     0.157    OneWire/TempCtrl[3]_i_2_n_0_repN_13
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  OneWire/OneWWrtReq_i_1_comp_1/O
                         net (fo=1, routed)           0.000     0.202    OneWire/OneWWrtReq_i_1_n_0
    SLICE_X39Y76         FDCE                                         r  OneWire/OneWWrtReq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.814    -0.875    OneWire/clock
    SLICE_X39Y76         FDCE                                         r  OneWire/OneWWrtReq_reg/C
                         clock pessimism              0.707    -0.168    
                         clock uncertainty            0.191     0.023    
    SLICE_X39Y76         FDCE (Hold_fdce_C_D)         0.092     0.115    OneWire/OneWWrtReq_reg
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.141ns (20.365%)  route 0.551ns (79.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549    -0.482    SysClk
    SLICE_X41Y76         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.341 r  WRDL_reg[0]/Q
                         net (fo=9, routed)           0.551     0.211    ILA_uC/U0/ila_core_inst/TRIGGER_I[34]
    SLICE_X34Y76         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.813    -0.876    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X34Y76         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.707    -0.169    
                         clock uncertainty            0.191     0.022    
    SLICE_X34Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.116    ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWireCmdReg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.775%)  route 0.399ns (68.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549    -0.482    SysClk
    SLICE_X41Y76         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.341 f  WRDL_reg[1]/Q
                         net (fo=16, routed)          0.257    -0.083    OneWire/WRDL[1]
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.045    -0.038 r  OneWire/OneWireCmdReg[7]_i_1_comp/O
                         net (fo=8, routed)           0.142     0.104    OneWire/OneWWrtByte1
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.816    -0.873    OneWire/clock
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[0]/C
                         clock pessimism              0.707    -0.166    
                         clock uncertainty            0.191     0.025    
    SLICE_X38Y77         FDCE (Hold_fdce_C_CE)       -0.016     0.009    OneWire/OneWireCmdReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWireCmdReg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.775%)  route 0.399ns (68.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549    -0.482    SysClk
    SLICE_X41Y76         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.341 f  WRDL_reg[1]/Q
                         net (fo=16, routed)          0.257    -0.083    OneWire/WRDL[1]
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.045    -0.038 r  OneWire/OneWireCmdReg[7]_i_1_comp/O
                         net (fo=8, routed)           0.142     0.104    OneWire/OneWWrtByte1
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.816    -0.873    OneWire/clock
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[1]/C
                         clock pessimism              0.707    -0.166    
                         clock uncertainty            0.191     0.025    
    SLICE_X38Y77         FDCE (Hold_fdce_C_CE)       -0.016     0.009    OneWire/OneWireCmdReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWireCmdReg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.775%)  route 0.399ns (68.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549    -0.482    SysClk
    SLICE_X41Y76         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.341 f  WRDL_reg[1]/Q
                         net (fo=16, routed)          0.257    -0.083    OneWire/WRDL[1]
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.045    -0.038 r  OneWire/OneWireCmdReg[7]_i_1_comp/O
                         net (fo=8, routed)           0.142     0.104    OneWire/OneWWrtByte1
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.816    -0.873    OneWire/clock
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[2]/C
                         clock pessimism              0.707    -0.166    
                         clock uncertainty            0.191     0.025    
    SLICE_X38Y77         FDCE (Hold_fdce_C_CE)       -0.016     0.009    OneWire/OneWireCmdReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWireCmdReg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.775%)  route 0.399ns (68.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549    -0.482    SysClk
    SLICE_X41Y76         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.341 f  WRDL_reg[1]/Q
                         net (fo=16, routed)          0.257    -0.083    OneWire/WRDL[1]
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.045    -0.038 r  OneWire/OneWireCmdReg[7]_i_1_comp/O
                         net (fo=8, routed)           0.142     0.104    OneWire/OneWWrtByte1
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.816    -0.873    OneWire/clock
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[3]/C
                         clock pessimism              0.707    -0.166    
                         clock uncertainty            0.191     0.025    
    SLICE_X38Y77         FDCE (Hold_fdce_C_CE)       -0.016     0.009    OneWire/OneWireCmdReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWireCmdReg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.775%)  route 0.399ns (68.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549    -0.482    SysClk
    SLICE_X41Y76         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.341 f  WRDL_reg[1]/Q
                         net (fo=16, routed)          0.257    -0.083    OneWire/WRDL[1]
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.045    -0.038 r  OneWire/OneWireCmdReg[7]_i_1_comp/O
                         net (fo=8, routed)           0.142     0.104    OneWire/OneWWrtByte1
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.816    -0.873    OneWire/clock
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[4]/C
                         clock pessimism              0.707    -0.166    
                         clock uncertainty            0.191     0.025    
    SLICE_X38Y77         FDCE (Hold_fdce_C_CE)       -0.016     0.009    OneWire/OneWireCmdReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWireCmdReg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.775%)  route 0.399ns (68.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549    -0.482    SysClk
    SLICE_X41Y76         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.141    -0.341 f  WRDL_reg[1]/Q
                         net (fo=16, routed)          0.257    -0.083    OneWire/WRDL[1]
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.045    -0.038 r  OneWire/OneWireCmdReg[7]_i_1_comp/O
                         net (fo=8, routed)           0.142     0.104    OneWire/OneWWrtByte1
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.816    -0.873    OneWire/clock
    SLICE_X38Y77         FDCE                                         r  OneWire/OneWireCmdReg_reg[5]/C
                         clock pessimism              0.707    -0.166    
                         clock uncertainty            0.191     0.025    
    SLICE_X38Y77         FDCE (Hold_fdce_C_CE)       -0.016     0.009    OneWire/OneWireCmdReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  Clk_100MHz_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack       31.868ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.965ns  (logic 0.348ns (36.049%)  route 0.617ns (63.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X13Y117        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.617     0.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X12Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y117        FDCE (Setup_fdce_C_D)       -0.167    32.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.833    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                 31.868    

Slack (MET) :             32.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.816ns  (logic 0.433ns (53.093%)  route 0.383ns (46.907%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X6Y125         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.383     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X5Y126         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y126         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                 32.109    

Slack (MET) :             32.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.848ns  (logic 0.379ns (44.715%)  route 0.469ns (55.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X13Y117        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.469     0.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X12Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X12Y117        FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                 32.123    

Slack (MET) :             32.133ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.665ns  (logic 0.398ns (59.851%)  route 0.267ns (40.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X6Y123         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.267     0.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X7Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y125         FDCE (Setup_fdce_C_D)       -0.202    32.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.798    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                 32.133    

Slack (MET) :             32.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.789ns  (logic 0.433ns (54.885%)  route 0.356ns (45.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X10Y116        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.356     0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X9Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X9Y117         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                 32.136    

Slack (MET) :             32.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.748ns  (logic 0.379ns (50.664%)  route 0.369ns (49.336%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X13Y117        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.369     0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X11Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                 32.177    

Slack (MET) :             32.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.693ns  (logic 0.433ns (62.471%)  route 0.260ns (37.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X6Y123         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.260     0.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X7Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y125         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                 32.234    

Slack (MET) :             32.244ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.683ns  (logic 0.433ns (63.441%)  route 0.250ns (36.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X6Y124         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.250     0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X7Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X7Y125         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                 32.244    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_80MHz_PLL_AFE_1
  To Clock:  Clk_200MHz_PLL_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.244ns,  Total Violation       -1.244ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.244ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].SerdesRst_reg[0]_replica/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE/rst_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Clk_200MHz_PLL_0 rise@15.000ns - Clk_80MHz_PLL_AFE_1 rise@12.500ns)
  Data Path Delay:        0.632ns  (logic 0.379ns (59.927%)  route 0.253ns (40.073%))
  Logic Levels:           0  
  Clock Path Skew:        -2.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 13.455 - 15.000 ) 
    Source Clock Delay      (SCD):    1.358ns = ( 13.858 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389    13.889    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    10.998 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    12.419    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.358    13.858    AFE_DataPath_inst/Clk_80MHz
    SLICE_X55Y61         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].SerdesRst_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDPE (Prop_fdpe_C_Q)         0.379    14.237 r  AFE_DataPath_inst/Gen_Two_AFEs[0].SerdesRst_reg[0]_replica/Q
                         net (fo=1, routed)           0.253    14.491    AFE/SerdesRst[1]_repN_alias
    SLICE_X54Y60         FDRE                                         r  AFE/rst_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                     15.000    15.000 r  
    P15                                               0.000    15.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    15.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    16.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    10.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    12.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.248    13.455    AFE/CLK
    SLICE_X54Y60         FDRE                                         r  AFE/rst_reg_reg[0]/C
                         clock pessimism              0.000    13.455    
                         clock uncertainty           -0.204    13.251    
    SLICE_X54Y60         FDRE (Setup_fdre_C_D)       -0.004    13.247    AFE/rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                         -14.491    
  -------------------------------------------------------------------
                         slack                                 -1.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.404ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].SerdesRst_reg[0]_replica/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE/rst_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X55Y61         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].SerdesRst_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  AFE_DataPath_inst/Gen_Two_AFEs[0].SerdesRst_reg[0]_replica/Q
                         net (fo=1, routed)           0.108     0.811    AFE/SerdesRst[1]_repN_alias
    SLICE_X54Y60         FDRE                                         r  AFE/rst_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.832    -0.857    AFE/CLK
    SLICE_X54Y60         FDRE                                         r  AFE/rst_reg_reg[0]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.204    -0.653    
    SLICE_X54Y60         FDRE (Hold_fdre_C_D)         0.060    -0.593    AFE/rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  1.404    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_80MHz_PLL_AFE_1
  To Clock:  SysClk_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.887ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].startEVB_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.300ns (48.860%)  route 1.361ns (51.140%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -2.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 4.701 - 6.250 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.370     1.370    AFE_DataPath_inst/Clk_80MHz
    SLICE_X45Y48         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].startEVB_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDCE (Prop_fdce_C_Q)         0.348     1.718 f  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].startEVB_reg[1][1]/Q
                         net (fo=1, routed)           0.601     2.318    EventBuilder_logic/startEVB[1][1]
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.239     2.557 f  EventBuilder_logic/FSM_sequential_prev_state[1]_i_9/O
                         net (fo=1, routed)           0.000     2.557    EventBuilder_logic/FSM_sequential_prev_state[1]_i_9_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.178     2.735 f  EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.396     3.132    EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_6_n_0
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.252     3.384 f  EventBuilder_logic/FSM_sequential_prev_state[1]_i_4/O
                         net (fo=2, routed)           0.364     3.747    EventBuilder_logic/Event_Builder10_out
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.105     3.852 r  EventBuilder_logic/FSM_sequential_prev_state[0]_i_2/O
                         net (fo=1, routed)           0.000     3.852    EventBuilder_logic/FSM_sequential_prev_state[0]_i_2_n_0
    SLICE_X39Y51         MUXF7 (Prop_muxf7_I0_O)      0.178     4.030 r  EventBuilder_logic/FSM_sequential_prev_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.030    EventBuilder_logic/Event_Builder[0]
    SLICE_X39Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.244     4.701    EventBuilder_logic/SysClk
    SLICE_X39Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[0]/C
                         clock pessimism              0.000     4.701    
                         clock uncertainty           -0.204     4.497    
    SLICE_X39Y51         FDCE (Setup_fdce_C_D)        0.060     4.557    EventBuilder_logic/FSM_sequential_prev_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.557    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].startEVB_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 1.300ns (51.384%)  route 1.230ns (48.616%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=2)
  Clock Path Skew:        -2.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 4.702 - 6.250 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.370     1.370    AFE_DataPath_inst/Clk_80MHz
    SLICE_X45Y48         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].startEVB_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDCE (Prop_fdce_C_Q)         0.348     1.718 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].startEVB_reg[1][1]/Q
                         net (fo=1, routed)           0.601     2.318    EventBuilder_logic/startEVB[1][1]
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.239     2.557 r  EventBuilder_logic/FSM_sequential_prev_state[1]_i_9/O
                         net (fo=1, routed)           0.000     2.557    EventBuilder_logic/FSM_sequential_prev_state[1]_i_9_n_0
    SLICE_X44Y48         MUXF7 (Prop_muxf7_I0_O)      0.178     2.735 r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.396     3.132    EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_6_n_0
    SLICE_X42Y51         LUT5 (Prop_lut5_I4_O)        0.252     3.384 r  EventBuilder_logic/FSM_sequential_prev_state[1]_i_4/O
                         net (fo=2, routed)           0.233     3.617    EventBuilder_logic/Event_Builder10_out
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.105     3.722 r  EventBuilder_logic/FSM_sequential_prev_state[1]_i_2/O
                         net (fo=1, routed)           0.000     3.722    EventBuilder_logic/FSM_sequential_prev_state[1]_i_2_n_0
    SLICE_X41Y51         MUXF7 (Prop_muxf7_I0_O)      0.178     3.900 r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.900    EventBuilder_logic/Event_Builder[1]
    SLICE_X41Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.245     4.702    EventBuilder_logic/SysClk
    SLICE_X41Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]/C
                         clock pessimism              0.000     4.702    
                         clock uncertainty           -0.204     4.498    
    SLICE_X41Y51         FDCE (Setup_fdce_C_D)        0.060     4.558    EventBuilder_logic/FSM_sequential_prev_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.558    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][5]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 1.201ns (48.864%)  route 1.257ns (51.136%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 4.701 - 6.250 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.355     1.355    AFE_DataPath_inst/Clk_80MHz
    SLICE_X43Y53         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.348     1.703 r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][5]/Q
                         net (fo=3, routed)           0.532     2.236    EventBuilder_logic/MaskReg[1][5]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.242     2.478 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_30/O
                         net (fo=1, routed)           0.000     2.478    EventBuilder_logic/FSM_sequential_prev_state[3]_i_30_n_0
    SLICE_X42Y53         MUXF7 (Prop_muxf7_I0_O)      0.173     2.651 r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     2.651    EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_18_n_0
    SLICE_X42Y53         MUXF8 (Prop_muxf8_I1_O)      0.074     2.725 r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_8/O
                         net (fo=2, routed)           0.474     3.198    EventBuilder_logic/Event_Builder3
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.259     3.457 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_4/O
                         net (fo=3, routed)           0.251     3.708    EventBuilder_logic/Event_Builder12_out
    SLICE_X38Y51         LUT6 (Prop_lut6_I1_O)        0.105     3.813 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_1/O
                         net (fo=1, routed)           0.000     3.813    EventBuilder_logic/Event_Builder[3]
    SLICE_X38Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.244     4.701    EventBuilder_logic/SysClk
    SLICE_X38Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]/C
                         clock pessimism              0.000     4.701    
                         clock uncertainty           -0.204     4.497    
    SLICE_X38Y51         FDCE (Setup_fdce_C_D)        0.072     4.569    EventBuilder_logic/FSM_sequential_prev_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.569    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][5]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.201ns (48.944%)  route 1.253ns (51.056%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 4.701 - 6.250 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.355     1.355    AFE_DataPath_inst/Clk_80MHz
    SLICE_X43Y53         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.348     1.703 f  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][5]/Q
                         net (fo=3, routed)           0.532     2.236    EventBuilder_logic/MaskReg[1][5]
    SLICE_X42Y53         LUT6 (Prop_lut6_I0_O)        0.242     2.478 f  EventBuilder_logic/FSM_sequential_prev_state[3]_i_30/O
                         net (fo=1, routed)           0.000     2.478    EventBuilder_logic/FSM_sequential_prev_state[3]_i_30_n_0
    SLICE_X42Y53         MUXF7 (Prop_muxf7_I0_O)      0.173     2.651 f  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_18/O
                         net (fo=1, routed)           0.000     2.651    EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_18_n_0
    SLICE_X42Y53         MUXF8 (Prop_muxf8_I1_O)      0.074     2.725 f  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_8/O
                         net (fo=2, routed)           0.474     3.198    EventBuilder_logic/Event_Builder3
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.259     3.457 f  EventBuilder_logic/FSM_sequential_prev_state[3]_i_4/O
                         net (fo=3, routed)           0.247     3.704    EventBuilder_logic/Event_Builder12_out
    SLICE_X38Y51         LUT6 (Prop_lut6_I0_O)        0.105     3.809 r  EventBuilder_logic/FSM_sequential_prev_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.809    EventBuilder_logic/Event_Builder[2]
    SLICE_X38Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.244     4.701    EventBuilder_logic/SysClk
    SLICE_X38Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[2]/C
                         clock pessimism              0.000     4.701    
                         clock uncertainty           -0.204     4.497    
    SLICE_X38Y51         FDCE (Setup_fdce_C_D)        0.076     4.573    EventBuilder_logic/FSM_sequential_prev_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.573    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  0.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.887ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].startEVB_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.465ns (59.870%)  route 0.312ns (40.130%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=2)
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X43Y51         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].startEVB_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].startEVB_reg[0][6]/Q
                         net (fo=1, routed)           0.086     0.789    EventBuilder_logic/startEVB[0][6]
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.834 r  EventBuilder_logic/FSM_sequential_prev_state[1]_i_8/O
                         net (fo=1, routed)           0.000     0.834    EventBuilder_logic/FSM_sequential_prev_state[1]_i_8_n_0
    SLICE_X42Y51         MUXF7 (Prop_muxf7_I1_O)      0.064     0.898 r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.123     1.021    EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_5_n_0
    SLICE_X42Y51         LUT5 (Prop_lut5_I2_O)        0.108     1.129 r  EventBuilder_logic/FSM_sequential_prev_state[1]_i_4/O
                         net (fo=2, routed)           0.102     1.231    EventBuilder_logic/Event_Builder10_out
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.045     1.276 r  EventBuilder_logic/FSM_sequential_prev_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.276    EventBuilder_logic/FSM_sequential_prev_state[1]_i_2_n_0
    SLICE_X41Y51         MUXF7 (Prop_muxf7_I0_O)      0.062     1.338 r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.338    EventBuilder_logic/Event_Builder[1]
    SLICE_X41Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.832    -0.858    EventBuilder_logic/SysClk
    SLICE_X41Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.204    -0.654    
    SLICE_X41Y51         FDCE (Hold_fdce_C_D)         0.105    -0.549    EventBuilder_logic/FSM_sequential_prev_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.951ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].startEVB_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.465ns (55.397%)  route 0.374ns (44.603%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X43Y51         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].startEVB_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     0.703 f  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].startEVB_reg[0][6]/Q
                         net (fo=1, routed)           0.086     0.789    EventBuilder_logic/startEVB[0][6]
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.834 f  EventBuilder_logic/FSM_sequential_prev_state[1]_i_8/O
                         net (fo=1, routed)           0.000     0.834    EventBuilder_logic/FSM_sequential_prev_state[1]_i_8_n_0
    SLICE_X42Y51         MUXF7 (Prop_muxf7_I1_O)      0.064     0.898 f  EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.123     1.021    EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_5_n_0
    SLICE_X42Y51         LUT5 (Prop_lut5_I2_O)        0.108     1.129 f  EventBuilder_logic/FSM_sequential_prev_state[1]_i_4/O
                         net (fo=2, routed)           0.165     1.294    EventBuilder_logic/Event_Builder10_out
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.339 r  EventBuilder_logic/FSM_sequential_prev_state[0]_i_2/O
                         net (fo=1, routed)           0.000     1.339    EventBuilder_logic/FSM_sequential_prev_state[0]_i_2_n_0
    SLICE_X39Y51         MUXF7 (Prop_muxf7_I0_O)      0.062     1.401 r  EventBuilder_logic/FSM_sequential_prev_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.401    EventBuilder_logic/Event_Builder[0]
    SLICE_X39Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.830    -0.859    EventBuilder_logic/SysClk
    SLICE_X39Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[0]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.204    -0.655    
    SLICE_X39Y51         FDCE (Hold_fdce_C_D)         0.105    -0.550    EventBuilder_logic/FSM_sequential_prev_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.441ns (50.264%)  route 0.436ns (49.736%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.561     0.561    AFE_DataPath_inst/Clk_80MHz
    SLICE_X43Y53         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.702 f  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][2]/Q
                         net (fo=3, routed)           0.079     0.780    EventBuilder_logic/MaskReg[1][2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.825 f  EventBuilder_logic/FSM_sequential_prev_state[3]_i_29/O
                         net (fo=1, routed)           0.000     0.825    EventBuilder_logic/FSM_sequential_prev_state[3]_i_29_n_0
    SLICE_X42Y53         MUXF7 (Prop_muxf7_I1_O)      0.075     0.900 f  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     0.900    EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17_n_0
    SLICE_X42Y53         MUXF8 (Prop_muxf8_I0_O)      0.022     0.922 f  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_8/O
                         net (fo=2, routed)           0.236     1.158    EventBuilder_logic/Event_Builder3
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.113     1.271 f  EventBuilder_logic/FSM_sequential_prev_state[3]_i_4/O
                         net (fo=3, routed)           0.122     1.393    EventBuilder_logic/Event_Builder12_out
    SLICE_X38Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.438 r  EventBuilder_logic/FSM_sequential_prev_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.438    EventBuilder_logic/Event_Builder[2]
    SLICE_X38Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.830    -0.859    EventBuilder_logic/SysClk
    SLICE_X38Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[2]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.204    -0.655    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.121    -0.534    EventBuilder_logic/FSM_sequential_prev_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.975ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.441ns (50.150%)  route 0.438ns (49.850%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.561     0.561    AFE_DataPath_inst/Clk_80MHz
    SLICE_X43Y53         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.702 r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][2]/Q
                         net (fo=3, routed)           0.079     0.780    EventBuilder_logic/MaskReg[1][2]
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.825 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_29/O
                         net (fo=1, routed)           0.000     0.825    EventBuilder_logic/FSM_sequential_prev_state[3]_i_29_n_0
    SLICE_X42Y53         MUXF7 (Prop_muxf7_I1_O)      0.075     0.900 r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     0.900    EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17_n_0
    SLICE_X42Y53         MUXF8 (Prop_muxf8_I0_O)      0.022     0.922 r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_8/O
                         net (fo=2, routed)           0.236     1.158    EventBuilder_logic/Event_Builder3
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.113     1.271 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_4/O
                         net (fo=3, routed)           0.124     1.395    EventBuilder_logic/Event_Builder12_out
    SLICE_X38Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.440 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.440    EventBuilder_logic/Event_Builder[3]
    SLICE_X38Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.830    -0.859    EventBuilder_logic/SysClk
    SLICE_X38Y51         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.204    -0.655    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.120    -0.535    EventBuilder_logic/FSM_sequential_prev_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  1.975    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_PLL_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.966ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.966ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.001ns  (logic 0.379ns (37.864%)  route 0.622ns (62.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X7Y125         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.622     1.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X6Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y125         FDCE (Setup_fdce_C_D)       -0.033     9.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                  8.966    

Slack (MET) :             8.996ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.975ns  (logic 0.379ns (38.879%)  route 0.596ns (61.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.596     0.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X10Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y116        FDCE (Setup_fdce_C_D)       -0.029     9.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  8.996    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.814ns  (logic 0.348ns (42.763%)  route 0.466ns (57.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X7Y124         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.466     0.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y124         FDCE (Setup_fdce_C_D)       -0.166     9.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  9.020    

Slack (MET) :             9.109ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.725ns  (logic 0.348ns (47.985%)  route 0.377ns (52.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.377     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X10Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y116        FDCE (Setup_fdce_C_D)       -0.166     9.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  9.109    

Slack (MET) :             9.111ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.723ns  (logic 0.348ns (48.122%)  route 0.375ns (51.878%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X7Y125         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.375     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y125         FDCE (Setup_fdce_C_D)       -0.166     9.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.834    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  9.111    

Slack (MET) :             9.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.847ns  (logic 0.379ns (44.768%)  route 0.468ns (55.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.468     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X10Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y116        FDCE (Setup_fdce_C_D)       -0.033     9.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  9.120    

Slack (MET) :             9.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.800ns  (logic 0.433ns (54.108%)  route 0.367ns (45.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X12Y117        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.367     0.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X13Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y117        FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  9.125    

Slack (MET) :             9.209ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X7Y124         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.379     0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X6Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y124         FDCE (Setup_fdce_C_D)       -0.033     9.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  9.209    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_100MHz_PLL_0
  To Clock:  Clk_100MHz_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        7.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.379ns (16.996%)  route 1.851ns (83.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 8.664 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.851     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y126         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.457     8.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y126         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.383     9.048    
                         clock uncertainty           -0.071     8.977    
    SLICE_X4Y126         FDCE (Recov_fdce_C_CLR)     -0.331     8.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -1.321    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.379ns (16.996%)  route 1.851ns (83.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 8.664 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.851     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y126         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.457     8.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y126         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.383     9.048    
                         clock uncertainty           -0.071     8.977    
    SLICE_X4Y126         FDCE (Recov_fdce_C_CLR)     -0.331     8.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          8.646    
                         arrival time                          -1.321    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.379ns (17.197%)  route 1.825ns (82.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.825     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X4Y127         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.459     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X4Y127         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.383     9.050    
                         clock uncertainty           -0.071     8.979    
    SLICE_X4Y127         FDCE (Recov_fdce_C_CLR)     -0.331     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -1.295    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.379ns (17.226%)  route 1.821ns (82.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.821     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y127         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.459     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y127         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.383     9.050    
                         clock uncertainty           -0.071     8.979    
    SLICE_X5Y127         FDCE (Recov_fdce_C_CLR)     -0.331     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.379ns (17.226%)  route 1.821ns (82.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.821     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y127         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.459     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y127         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.383     9.050    
                         clock uncertainty           -0.071     8.979    
    SLICE_X5Y127         FDCE (Recov_fdce_C_CLR)     -0.331     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.379ns (17.226%)  route 1.821ns (82.774%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.821     1.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y127         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.459     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y127         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]/C
                         clock pessimism              0.383     9.050    
                         clock uncertainty           -0.071     8.979    
    SLICE_X5Y127         FDCE (Recov_fdce_C_CLR)     -0.331     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[17]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.379ns (17.325%)  route 1.809ns (82.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.809     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y128         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.459     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.383     9.050    
                         clock uncertainty           -0.071     8.979    
    SLICE_X7Y128         FDCE (Recov_fdce_C_CLR)     -0.331     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.379ns (17.325%)  route 1.809ns (82.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.809     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y128         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.459     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.383     9.050    
                         clock uncertainty           -0.071     8.979    
    SLICE_X7Y128         FDCE (Recov_fdce_C_CLR)     -0.331     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.379ns (17.325%)  route 1.809ns (82.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.809     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y128         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.459     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.383     9.050    
                         clock uncertainty           -0.071     8.979    
    SLICE_X7Y128         FDCE (Recov_fdce_C_CLR)     -0.331     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  7.368    

Slack (MET) :             7.368ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.379ns (17.325%)  route 1.809ns (82.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.809     1.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y128         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.459     8.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y128         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.383     9.050    
                         clock uncertainty           -0.071     8.979    
    SLICE_X7Y128         FDCE (Recov_fdce_C_CLR)     -0.331     8.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                  7.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.664    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y127         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.164    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y126         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.933    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y126         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.401    -0.355    
    SLICE_X6Y126         FDCE (Remov_fdce_C_CLR)     -0.067    -0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.664    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y127         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.164    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y126         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.933    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y126         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.401    -0.355    
    SLICE_X6Y126         FDCE (Remov_fdce_C_CLR)     -0.067    -0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.664    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y127         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.164    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y126         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.933    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y126         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.401    -0.355    
    SLICE_X6Y126         FDCE (Remov_fdce_C_CLR)     -0.067    -0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.664    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y127         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.164    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y126         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.933    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y126         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.401    -0.355    
    SLICE_X6Y126         FDCE (Remov_fdce_C_CLR)     -0.067    -0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.664    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y127         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.164    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y126         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.933    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y126         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.401    -0.355    
    SLICE_X6Y126         FDCE (Remov_fdce_C_CLR)     -0.067    -0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.664    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y127         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.164    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y126         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.933    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y126         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.401    -0.355    
    SLICE_X6Y126         FDCE (Remov_fdce_C_CLR)     -0.067    -0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.664    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y127         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.164    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y126         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.933    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.401    -0.355    
    SLICE_X6Y126         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.422%)  route 0.127ns (43.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.664    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X6Y127         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.164    -0.202 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.127    -0.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X6Y126         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.933    -0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.401    -0.355    
    SLICE_X6Y126         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.633    -0.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y125         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDPE (Prop_fdpe_C_Q)         0.128    -0.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.116    -0.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X9Y126         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.906    -0.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y126         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.400    -0.383    
    SLICE_X9Y126         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.546%)  route 0.183ns (56.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.661    -0.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.141    -0.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.183    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X5Y125         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.932    -0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X5Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.421    -0.336    
    SLICE_X5Y125         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.383    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.011ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.875ns (13.021%)  route 5.845ns (86.979%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.205     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.267     8.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.924     9.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X5Y117         FDCE (Recov_fdce_C_CLR)     -0.331    35.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.626    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 26.011    

Slack (MET) :             26.011ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.875ns (13.021%)  route 5.845ns (86.979%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.205     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.267     8.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.924     9.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X5Y117         FDCE (Recov_fdce_C_CLR)     -0.331    35.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.626    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 26.011    

Slack (MET) :             26.011ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.875ns (13.021%)  route 5.845ns (86.979%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.205     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.267     8.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.924     9.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X5Y117         FDCE (Recov_fdce_C_CLR)     -0.331    35.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.626    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 26.011    

Slack (MET) :             26.011ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.875ns (13.021%)  route 5.845ns (86.979%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.205     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.267     8.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.924     9.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X5Y117         FDCE (Recov_fdce_C_CLR)     -0.331    35.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.626    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 26.011    

Slack (MET) :             26.011ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.875ns (13.021%)  route 5.845ns (86.979%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.205     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.267     8.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.924     9.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X5Y117         FDCE (Recov_fdce_C_CLR)     -0.331    35.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.626    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 26.011    

Slack (MET) :             26.011ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 0.875ns (13.021%)  route 5.845ns (86.979%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.205     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.267     8.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.924     9.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X5Y117         FDCE (Recov_fdce_C_CLR)     -0.331    35.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.626    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                 26.011    

Slack (MET) :             26.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.875ns (13.520%)  route 5.597ns (86.480%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.205     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.267     8.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.676     9.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X6Y117         FDCE (Recov_fdce_C_CLR)     -0.258    35.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.699    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                 26.332    

Slack (MET) :             26.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.875ns (13.520%)  route 5.597ns (86.480%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.205     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.267     8.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.676     9.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X6Y117         FDCE (Recov_fdce_C_CLR)     -0.258    35.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.699    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                 26.332    

Slack (MET) :             26.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.875ns (13.520%)  route 5.597ns (86.480%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.205     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.267     8.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.676     9.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X6Y117         FDCE (Recov_fdce_C_CLR)     -0.258    35.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.699    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                 26.332    

Slack (MET) :             26.332ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.472ns  (logic 0.875ns (13.520%)  route 5.597ns (86.480%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 35.782 - 33.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.367     2.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.379     3.275 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.787     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X28Y41         LUT6 (Prop_lut6_I2_O)        0.105     4.166 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.929     5.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X15Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           3.205     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X6Y116         LUT1 (Prop_lut1_I0_O)        0.267     8.691 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.676     9.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X6Y117         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464    35.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X6Y117         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.211    35.993    
                         clock uncertainty           -0.035    35.957    
    SLICE_X6Y117         FDCE (Recov_fdce_C_CLR)     -0.258    35.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.699    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                 26.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.971%)  route 0.180ns (56.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.180     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X4Y124         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.932     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X4Y124         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.351     1.406    
    SLICE_X4Y124         FDCE (Remov_fdce_C_CLR)     -0.092     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.971%)  route 0.180ns (56.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.180     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X4Y124         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.932     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X4Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.351     1.406    
    SLICE_X4Y124         FDPE (Remov_fdpe_C_PRE)     -0.095     1.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.971%)  route 0.180ns (56.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.180     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X4Y124         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.932     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X4Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.351     1.406    
    SLICE_X4Y124         FDPE (Remov_fdpe_C_PRE)     -0.095     1.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.971%)  route 0.180ns (56.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.180     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X4Y124         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.932     1.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X4Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.351     1.406    
    SLICE_X4Y124         FDPE (Remov_fdpe_C_PRE)     -0.095     1.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.321%)  route 0.227ns (61.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.227     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y123         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.933     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y123         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.351     1.407    
    SLICE_X6Y123         FDCE (Remov_fdce_C_CLR)     -0.067     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.321%)  route 0.227ns (61.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.227     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y123         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.933     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y123         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.351     1.407    
    SLICE_X6Y123         FDCE (Remov_fdce_C_CLR)     -0.067     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.321%)  route 0.227ns (61.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.227     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y123         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.933     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y123         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.351     1.407    
    SLICE_X6Y123         FDCE (Remov_fdce_C_CLR)     -0.067     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.321%)  route 0.227ns (61.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.227     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X6Y123         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.933     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y123         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.351     1.407    
    SLICE_X6Y123         FDCE (Remov_fdce_C_CLR)     -0.067     1.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.409%)  route 0.236ns (62.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.236     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X5Y123         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.933     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y123         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.351     1.407    
    SLICE_X5Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.409%)  route 0.236ns (62.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X0Y124         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.515 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.236     1.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X5Y123         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.933     1.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X5Y123         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.351     1.407    
    SLICE_X5Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.436    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk_100MHz_PLL_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.354ns  (logic 1.390ns (14.860%)  route 7.964ns (85.140%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 f  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          5.558     6.822    resetn
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.126     6.948 r  AFE_DataPath_inst_i_1/O
                         net (fo=62, routed)          2.406     9.354    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X33Y24         FDRE                                         r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.243    -1.550    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y24         FDRE                                         r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.175ns  (logic 1.369ns (19.081%)  route 5.806ns (80.919%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 f  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          5.541     6.805    DACControl/CpldRst
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.105     6.910 r  DACControl/DACCS[2]_i_2/O
                         net (fo=185, routed)         0.265     7.175    DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X56Y69         FDRE                                         r  DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.241    -1.552    DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X56Y69         FDRE                                         r  DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.505ns  (logic 0.454ns (12.949%)  route 3.052ns (87.051%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 f  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          2.925     3.334    DACControl/CpldRst
    SLICE_X54Y69         LUT1 (Prop_lut1_I0_O)        0.045     3.379 r  DACControl/DACCS[2]_i_2/O
                         net (fo=185, routed)         0.127     3.505    DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X56Y69         FDRE                                         r  DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.824    -0.865    DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X56Y69         FDRE                                         r  DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.647ns  (logic 0.455ns (9.790%)  route 4.192ns (90.210%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 f  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          2.911     3.320    resetn
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.046     3.366 r  AFE_DataPath_inst_i_1/O
                         net (fo=62, routed)          1.281     4.647    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X33Y24         FDRE                                         r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.816    -0.874    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y24         FDRE                                         r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_100MHz_PLL_0
  To Clock:  Clk_100MHz_PLL_0

Max Delay           720 Endpoints
Min Delay           720 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 1.997ns (39.923%)  route 3.005ns (60.077%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.340    -1.143    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y80         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.189 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.706     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.126     1.021 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.381     2.402    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.275     2.677 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.918     3.595    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X52Y110        LUT5 (Prop_lut5_I0_O)        0.264     3.859 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     3.859    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[13]
    SLICE_X52Y110        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.400    -1.393    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X52Y110        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[13]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.917ns  (logic 1.997ns (40.611%)  route 2.920ns (59.389%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.340    -1.143    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y80         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.189 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.706     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.126     1.021 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.381     2.402    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.275     2.677 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.833     3.510    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X52Y110        LUT5 (Prop_lut5_I0_O)        0.264     3.774 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     3.774    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[14]
    SLICE_X52Y110        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.400    -1.393    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X52Y110        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.913ns  (logic 1.997ns (40.650%)  route 2.916ns (59.350%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.340    -1.143    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y80         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.189 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.706     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.126     1.021 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.381     2.402    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.275     2.677 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.828     3.505    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X52Y109        LUT5 (Prop_lut5_I0_O)        0.264     3.769 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     3.769    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[9]
    SLICE_X52Y109        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.401    -1.392    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X52Y109        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.898ns  (logic 1.997ns (40.775%)  route 2.901ns (59.225%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.340    -1.143    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y80         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.189 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.706     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.126     1.021 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.381     2.402    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.275     2.677 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.813     3.490    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X52Y109        LUT5 (Prop_lut5_I0_O)        0.264     3.754 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.754    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[8]
    SLICE_X52Y109        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.401    -1.392    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X52Y109        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.891ns  (logic 1.997ns (40.829%)  route 2.894ns (59.171%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.340    -1.143    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y80         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.189 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.706     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.126     1.021 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.381     2.402    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.275     2.677 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.807     3.484    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X52Y109        LUT5 (Prop_lut5_I0_O)        0.264     3.748 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.748    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[10]
    SLICE_X52Y109        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.401    -1.392    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X52Y109        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.878ns  (logic 1.838ns (37.682%)  route 3.040ns (62.318%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.340    -1.143    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y80         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.189 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.706     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.126     1.021 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.381     2.402    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.275     2.677 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.952     3.629    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X55Y108        LUT5 (Prop_lut5_I0_O)        0.105     3.734 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     3.734    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[15]
    SLICE_X55Y108        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.401    -1.392    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X55Y108        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.869ns  (logic 1.997ns (41.012%)  route 2.872ns (58.988%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.340    -1.143    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y80         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.189 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.706     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.126     1.021 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.381     2.402    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.275     2.677 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.785     3.462    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X53Y111        LUT5 (Prop_lut5_I0_O)        0.264     3.726 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     3.726    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[12]
    SLICE_X53Y111        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.399    -1.394    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X53Y111        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.838ns (37.962%)  route 3.004ns (62.038%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.340    -1.143    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y80         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.189 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.706     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.126     1.021 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.360     2.381    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.275     2.656 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.938     3.593    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I0_O)        0.105     3.698 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.698    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[6]
    SLICE_X57Y108        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.401    -1.392    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X57Y108        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[6]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.835ns  (logic 1.838ns (38.018%)  route 2.997ns (61.982%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.340    -1.143    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y80         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.189 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.706     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.126     1.021 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.360     2.381    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.275     2.656 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.931     3.586    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X57Y110        LUT5 (Prop_lut5_I0_O)        0.105     3.691 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     3.691    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[13]
    SLICE_X57Y110        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.400    -1.393    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X57Y110        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[13]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.818ns  (logic 1.997ns (41.450%)  route 2.821ns (58.550%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.340    -1.143    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X34Y80         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.189 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.706     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.126     1.021 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          1.381     2.402    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X52Y100        LUT3 (Prop_lut3_I2_O)        0.275     2.677 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.734     3.411    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X52Y107        LUT5 (Prop_lut5_I0_O)        0.264     3.675 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.675    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[6]
    SLICE_X52Y107        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.402    -1.391    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X52Y107        FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.455ns  (logic 0.347ns (76.196%)  route 0.108ns (23.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.130ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.244    -1.549    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X42Y90         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.347    -1.202 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/Q
                         net (fo=2, routed)           0.108    -1.093    ILA_uC/U0/ila_core_inst/debug_data_in[5]
    SLICE_X43Y90         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.353    -1.130    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X43Y90         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[5]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.372%)  route 0.199ns (41.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.139ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.236    -1.557    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X29Y80         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.279    -1.278 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/Q
                         net (fo=2, routed)           0.199    -1.079    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
    SLICE_X29Y81         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.344    -1.139    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X29Y81         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.511ns  (logic 0.304ns (59.545%)  route 0.207ns (40.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.129ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.244    -1.549    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X41Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.304    -1.245 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/Q
                         net (fo=2, routed)           0.207    -1.038    ILA_uC/U0/ila_core_inst/debug_data_in[12]
    SLICE_X45Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.354    -1.129    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X45Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[12]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.511ns  (logic 0.304ns (59.512%)  route 0.207ns (40.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.130ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.244    -1.549    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X40Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.304    -1.245 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]/Q
                         net (fo=2, routed)           0.207    -1.038    ILA_uC/U0/ila_core_inst/debug_data_in[7]
    SLICE_X40Y90         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.353    -1.130    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X40Y90         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[7]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.513ns  (logic 0.304ns (59.238%)  route 0.209ns (40.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.130ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.244    -1.549    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X41Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.304    -1.245 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]/Q
                         net (fo=2, routed)           0.209    -1.035    ILA_uC/U0/ila_core_inst/debug_data_in[10]
    SLICE_X40Y90         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.353    -1.130    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X40Y90         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[10]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.514ns  (logic 0.304ns (59.159%)  route 0.210ns (40.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.130ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.244    -1.549    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X40Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.304    -1.245 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/Q
                         net (fo=2, routed)           0.210    -1.035    ILA_uC/U0/ila_core_inst/debug_data_in[9]
    SLICE_X42Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.353    -1.130    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[9]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.519ns  (logic 0.304ns (58.611%)  route 0.215ns (41.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.130ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.244    -1.549    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X40Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.304    -1.245 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/Q
                         net (fo=2, routed)           0.215    -1.030    ILA_uC/U0/ila_core_inst/debug_data_in[6]
    SLICE_X42Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.353    -1.130    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[6]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.534ns  (logic 0.279ns (52.283%)  route 0.255ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.132ns
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.242    -1.551    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X28Y88         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.279    -1.272 r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.255    -1.017    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X28Y88         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.351    -1.132    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X28Y88         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.545ns  (logic 0.347ns (63.621%)  route 0.198ns (36.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.141ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.235    -1.558    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X30Y80         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.347    -1.211 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.198    -1.012    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X33Y80         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.342    -1.141    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X33Y80         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C

Slack:                    inf
  Source:                 DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.406ns  (logic 0.304ns (74.827%)  route 0.102ns (25.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.980ns
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.388    -1.405    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X29Y121        FDRE                                         r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.304    -1.101 r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.999    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[3]
    SLICE_X28Y121        FDRE                                         r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.503    -0.980    DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X28Y121        FDRE                                         r  DACControl/generateILA.DAC_ILA/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  Clk_100MHz_PLL_0

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.624ns  (logic 1.087ns (66.918%)  route 0.537ns (33.082%))
  Logic Levels:           0  
  Clock Path Skew:        -4.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.511     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     4.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.537     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X16Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.395    -1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X16Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.596ns  (logic 1.100ns (68.912%)  route 0.496ns (31.088%))
  Logic Levels:           0  
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.512     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     4.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.496     4.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X16Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.395    -1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X16Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.595ns  (logic 1.107ns (69.412%)  route 0.488ns (30.588%))
  Logic Levels:           0  
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.512     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     4.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.488     4.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X16Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.395    -1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X16Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.582ns  (logic 1.084ns (68.535%)  route 0.498ns (31.465%))
  Logic Levels:           0  
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.512     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     4.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.498     4.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X15Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.395    -1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X15Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.478ns  (logic 0.398ns (26.936%)  route 1.080ns (73.064%))
  Logic Levels:           0  
  Clock Path Skew:        -4.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    3.100ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.571     3.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y125         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.398     3.498 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           1.080     4.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[12]
    SLICE_X0Y126         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.458    -1.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X0Y126         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.533ns  (logic 1.084ns (70.688%)  route 0.449ns (29.312%))
  Logic Levels:           0  
  Clock Path Skew:        -4.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.511     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     4.124 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.449     4.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X15Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.395    -1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X15Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.500ns  (logic 1.087ns (72.449%)  route 0.413ns (27.551%))
  Logic Levels:           0  
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.512     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X14Y117        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     4.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.413     4.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X15Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.395    -1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X15Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.493ns  (logic 1.107ns (74.156%)  route 0.386ns (25.844%))
  Logic Levels:           0  
  Clock Path Skew:        -4.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.511     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X12Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     4.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.386     4.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X16Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.395    -1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X16Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.463ns  (logic 1.081ns (73.869%)  route 0.382ns (26.131%))
  Logic Levels:           0  
  Clock Path Skew:        -4.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.511     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     4.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.382     4.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X16Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.395    -1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X16Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.453ns  (logic 1.081ns (74.384%)  route 0.372ns (25.616%))
  Logic Levels:           0  
  Clock Path Skew:        -4.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.511     3.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X12Y118        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     4.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.372     4.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X15Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.395    -1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X15Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.437%)  route 0.065ns (31.563%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.666     1.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X7Y119         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDRE (Prop_fdre_C_Q)         0.141     1.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.065     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X6Y119         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.938    -0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X6Y119         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.148ns (68.082%)  route 0.069ns (31.918%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.148     1.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.069     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X3Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.934    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X3Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.148ns (67.452%)  route 0.071ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.148     1.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/Q
                         net (fo=2, routed)           0.071     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[22]
    SLICE_X3Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.934    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X3Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.164ns (64.132%)  route 0.092ns (35.868%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.665     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.092     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X3Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.937    -0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X3Y127         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.148ns (56.838%)  route 0.112ns (43.162%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.665     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X6Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.148     1.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.112     1.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.937    -0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.329%)  route 0.115ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.665     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X6Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.148     1.525 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.115     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[2]
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.937    -0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.669%)  route 0.113ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        -2.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.670     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X2Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.113     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[2]
    SLICE_X1Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.943    -0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X1Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.007%)  route 0.114ns (40.993%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.662     1.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.114     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X3Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.934    -0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X3Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.309%)  route 0.113ns (40.691%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.665     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X6Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164     1.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.113     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.937    -0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.470%)  route 0.124ns (45.530%))
  Logic Levels:           0  
  Clock Path Skew:        -2.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.670     1.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X2Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y116         FDRE (Prop_fdre_C_Q)         0.148     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.124     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    SLICE_X2Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.942    -0.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X2Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SysClk_PLL_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.847ns  (logic 1.390ns (17.714%)  route 6.457ns (82.286%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 f  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          5.558     6.822    resetn
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.126     6.948 r  AFE_DataPath_inst_i_1/O
                         net (fo=62, routed)          0.899     7.847    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X32Y62         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.241    -1.552    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X32Y62         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.553ns  (logic 1.390ns (18.404%)  route 6.163ns (81.596%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 f  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          5.558     6.822    resetn
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.126     6.948 r  AFE_DataPath_inst_i_1/O
                         net (fo=62, routed)          0.604     7.553    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X32Y69         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.235    -1.558    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X32Y69         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.694ns  (logic 0.455ns (12.316%)  route 3.239ns (87.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 f  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          2.911     3.320    resetn
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.046     3.366 r  AFE_DataPath_inst_i_1/O
                         net (fo=62, routed)          0.327     3.694    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X32Y69         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.819    -0.870    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X32Y69         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.845ns  (logic 0.455ns (11.832%)  route 3.390ns (88.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 f  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          2.911     3.320    resetn
    SLICE_X36Y75         LUT1 (Prop_lut1_I0_O)        0.046     3.366 r  AFE_DataPath_inst_i_1/O
                         net (fo=62, routed)          0.479     3.845    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X32Y62         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.825    -0.864    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X32Y62         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_100MHz_PLL_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 0.379ns (17.962%)  route 1.731ns (82.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.731     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.457     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 0.379ns (17.962%)  route 1.731ns (82.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.731     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.457     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 0.379ns (17.962%)  route 1.731ns (82.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.731     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.457     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 0.379ns (17.962%)  route 1.731ns (82.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.731     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.457     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 0.379ns (17.962%)  route 1.731ns (82.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.731     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.457     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 0.379ns (17.962%)  route 1.731ns (82.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.731     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.457     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 0.379ns (17.962%)  route 1.731ns (82.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.731     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.457     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 0.379ns (17.962%)  route 1.731ns (82.038%))
  Logic Levels:           0  
  Clock Path Skew:        3.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.731     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.457     2.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X2Y124         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.081ns  (logic 0.379ns (18.210%)  route 1.702ns (81.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.702     1.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst
    SLICE_X6Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465     2.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X6Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.951ns  (logic 0.379ns (19.427%)  route 1.572ns (80.573%))
  Logic Levels:           0  
  Clock Path Skew:        3.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.575    -0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.379    -0.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         1.572     1.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X2Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.466     2.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X2Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        4.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.460    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X0Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.279    -1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X0Y122         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.574     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X0Y122         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        4.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    -1.330ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.463    -1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X4Y118         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.279    -1.051 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.218    -0.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X4Y119         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.576     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X4Y119         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        4.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.465    -1.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X0Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.279    -1.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X0Y118         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X0Y118         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.319ns (60.044%)  route 0.212ns (39.956%))
  Logic Levels:           0  
  Clock Path Skew:        4.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.460    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X2Y121         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.319    -1.014 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.212    -0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X2Y122         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.574     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X2Y122         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.594ns  (logic 0.279ns (46.952%)  route 0.315ns (53.048%))
  Logic Levels:           0  
  Clock Path Skew:        4.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    -1.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.398    -1.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X11Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116        FDCE (Prop_fdce_C_Q)         0.279    -1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.315    -0.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X10Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.514     3.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X10Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.319ns (60.044%)  route 0.212ns (39.956%))
  Logic Levels:           0  
  Clock Path Skew:        4.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.106ns
    Source Clock Delay      (SCD):    -1.330ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.463    -1.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X2Y119         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.319    -1.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.212    -0.799    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X2Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.577     3.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X2Y120         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.319ns (60.044%)  route 0.212ns (39.956%))
  Logic Levels:           0  
  Clock Path Skew:        4.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.108ns
    Source Clock Delay      (SCD):    -1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.465    -1.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X2Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y117         FDRE (Prop_fdre_C_Q)         0.319    -1.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.212    -0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X2Y118         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X2Y118         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.279ns (47.116%)  route 0.313ns (52.884%))
  Logic Levels:           0  
  Clock Path Skew:        4.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    -1.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.456    -1.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X7Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDCE (Prop_fdce_C_Q)         0.279    -1.058 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.313    -0.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.569     3.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y125         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.347ns (53.119%)  route 0.306ns (46.881%))
  Logic Levels:           0  
  Clock Path Skew:        4.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.396    -1.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X12Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDCE (Prop_fdce_C_Q)         0.347    -1.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.306    -0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X13Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.512     3.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X13Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.610ns  (logic 0.279ns (45.717%)  route 0.331ns (54.283%))
  Logic Levels:           0  
  Clock Path Skew:        4.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.101ns
    Source Clock Delay      (SCD):    -1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.460    -1.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X1Y122         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.279    -1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.331    -0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X1Y123         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.572     3.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X1Y123         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCA[0]
                            (input port)
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.554ns  (logic 4.445ns (22.733%)  route 15.109ns (77.267%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  uCA[0] (IN)
                         net (fo=0)                   0.000     0.000    uCA[0]
    N20                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[0]_inst/O
                         net (fo=283, routed)         8.869    10.132    uControllerRegister/uCA[0]
    SLICE_X59Y32         LUT6 (Prop_lut6_I3_O)        0.105    10.237 f  uControllerRegister/iCD[0]_INST_0_i_13/O
                         net (fo=1, routed)           1.117    11.354    uControllerRegister/iCD[0]_INST_0_i_13_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.105    11.459 f  uControllerRegister/iCD[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.246    12.705    uControllerRegister/iCD[0]_INST_0_i_5_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.105    12.810 f  uControllerRegister/iCD[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.922    13.731    uControllerRegister/iCD[0]_INST_0_i_1_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.105    13.836 r  uControllerRegister/iCD[0]_INST_0/O
                         net (fo=1, routed)           0.477    14.313    iCD[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.105    14.418 r  uCD_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.478    16.897    uCD_IOBUF[0]_inst/I
    M19                  OBUFT (Prop_obuft_I_O)       2.657    19.554 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.554    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[0]
                            (input port)
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.360ns  (logic 4.462ns (23.049%)  route 14.898ns (76.951%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  uCA[0] (IN)
                         net (fo=0)                   0.000     0.000    uCA[0]
    N20                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[0]_inst/O
                         net (fo=283, routed)         8.855    10.118    uControllerRegister/uCA[0]
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.105    10.223 f  uControllerRegister/iCD[7]_INST_0_i_17/O
                         net (fo=1, routed)           0.865    11.088    uControllerRegister/iCD[7]_INST_0_i_17_n_0
    SLICE_X61Y50         LUT6 (Prop_lut6_I4_O)        0.105    11.193 f  uControllerRegister/iCD[7]_INST_0_i_7/O
                         net (fo=1, routed)           1.292    12.485    uControllerRegister/iCD[7]_INST_0_i_7_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I4_O)        0.105    12.590 r  uControllerRegister/iCD[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.770    13.360    uControllerRegister/iCD[7]_INST_0_i_1_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.105    13.465 r  uControllerRegister/iCD[7]_INST_0/O
                         net (fo=1, routed)           0.590    14.056    iCD[7]
    SLICE_X37Y58         LUT4 (Prop_lut4_I3_O)        0.105    14.161 r  uCD_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.525    16.686    uCD_IOBUF[7]_inst/I
    T22                  OBUFT (Prop_obuft_I_O)       2.675    19.360 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.360    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[0]
                            (input port)
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.327ns  (logic 4.465ns (23.103%)  route 14.862ns (76.897%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  uCA[0] (IN)
                         net (fo=0)                   0.000     0.000    uCA[0]
    N20                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[0]_inst/O
                         net (fo=283, routed)         8.689     9.952    uControllerRegister/uCA[0]
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.105    10.057 f  uControllerRegister/iCD[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.861    10.918    uControllerRegister/iCD[1]_INST_0_i_17_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I0_O)        0.105    11.023 f  uControllerRegister/iCD[1]_INST_0_i_6/O
                         net (fo=1, routed)           1.206    12.230    uControllerRegister/iCD[1]_INST_0_i_6_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.105    12.335 f  uControllerRegister/iCD[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.130    13.465    uControllerRegister/iCD[1]_INST_0_i_1_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.105    13.570 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.599    14.169    iCD[1]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.105    14.274 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.376    16.650    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       2.677    19.327 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.327    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[2]
                            (input port)
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.265ns  (logic 4.473ns (23.218%)  route 14.792ns (76.782%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uCA[2] (IN)
                         net (fo=0)                   0.000     0.000    uCA[2]
    P20                  IBUF (Prop_ibuf_I_O)         1.267     1.267 r  uCA_IBUF[2]_inst/O
                         net (fo=270, routed)         8.352     9.619    uControllerRegister/uCA[2]
    SLICE_X60Y34         LUT6 (Prop_lut6_I4_O)        0.105     9.724 f  uControllerRegister/iCD[9]_INST_0_i_12/O
                         net (fo=1, routed)           1.268    10.992    uControllerRegister/iCD[9]_INST_0_i_12_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.105    11.097 f  uControllerRegister/iCD[9]_INST_0_i_9/O
                         net (fo=1, routed)           1.195    12.292    uControllerRegister/iCD[9]_INST_0_i_9_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.105    12.397 r  uControllerRegister/iCD[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.653    13.050    uControllerRegister/iCD[9]_INST_0_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.105    13.155 r  uControllerRegister/iCD[9]_INST_0/O
                         net (fo=1, routed)           0.597    13.752    iCD[9]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.105    13.857 r  uCD_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.728    16.584    uCD_IOBUF[9]_inst/I
    U22                  OBUFT (Prop_obuft_I_O)       2.681    19.265 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.265    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[0]
                            (input port)
  Destination:            uCD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.068ns  (logic 4.458ns (23.377%)  route 14.611ns (76.623%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  uCA[0] (IN)
                         net (fo=0)                   0.000     0.000    uCA[0]
    N20                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[0]_inst/O
                         net (fo=283, routed)         8.560     9.823    uControllerRegister/uCA[0]
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.105     9.928 f  uControllerRegister/iCD[5]_INST_0_i_14/O
                         net (fo=1, routed)           1.118    11.046    uControllerRegister/iCD[5]_INST_0_i_14_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.105    11.151 f  uControllerRegister/iCD[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.968    12.120    uControllerRegister/iCD[5]_INST_0_i_8_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.105    12.225 r  uControllerRegister/iCD[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.856    13.081    uControllerRegister/iCD[5]_INST_0_i_4_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.105    13.186 r  uControllerRegister/iCD[5]_INST_0/O
                         net (fo=1, routed)           0.476    13.662    iCD[5]
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.105    13.767 r  uCD_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.632    16.399    uCD_IOBUF[5]_inst/I
    P22                  OBUFT (Prop_obuft_I_O)       2.670    19.068 r  uCD_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.068    uCD[5]
    P22                                                               r  uCD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[0]
                            (input port)
  Destination:            uCD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.041ns  (logic 4.376ns (22.981%)  route 14.665ns (77.019%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  uCA[0] (IN)
                         net (fo=0)                   0.000     0.000    uCA[0]
    N20                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[0]_inst/O
                         net (fo=283, routed)         8.598     9.861    uControllerRegister/uCA[0]
    SLICE_X60Y35         LUT6 (Prop_lut6_I3_O)        0.105     9.966 f  uControllerRegister/iCD[12]_INST_0_i_6/O
                         net (fo=1, routed)           1.297    11.263    uControllerRegister/iCD[12]_INST_0_i_6_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.105    11.368 f  uControllerRegister/iCD[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.250    12.618    uControllerRegister/iCD[12]_INST_0_i_1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.105    12.723 r  uControllerRegister/iCD[12]_INST_0/O
                         net (fo=1, routed)           0.665    13.388    iCD[12]
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.105    13.493 r  uCD_IOBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.855    16.348    uCD_IOBUF[12]_inst/I
    W22                  OBUFT (Prop_obuft_I_O)       2.693    19.041 r  uCD_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.041    uCD[12]
    W22                                                               r  uCD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[0]
                            (input port)
  Destination:            uCD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.023ns  (logic 4.477ns (23.537%)  route 14.546ns (76.463%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  uCA[0] (IN)
                         net (fo=0)                   0.000     0.000    uCA[0]
    N20                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[0]_inst/O
                         net (fo=283, routed)         8.364     9.626    uControllerRegister/uCA[0]
    SLICE_X60Y35         LUT6 (Prop_lut6_I3_O)        0.105     9.731 f  uControllerRegister/iCD[11]_INST_0_i_16/O
                         net (fo=1, routed)           1.141    10.872    uControllerRegister/iCD[11]_INST_0_i_16_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.105    10.977 f  uControllerRegister/iCD[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.874    11.851    uControllerRegister/iCD[11]_INST_0_i_5_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.105    11.956 f  uControllerRegister/iCD[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.934    12.890    uControllerRegister/iCD[11]_INST_0_i_1_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.105    12.995 r  uControllerRegister/iCD[11]_INST_0/O
                         net (fo=1, routed)           0.669    13.664    iCD[11]
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.105    13.769 r  uCD_IOBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.565    16.333    uCD_IOBUF[11]_inst/I
    V21                  OBUFT (Prop_obuft_I_O)       2.690    19.023 r  uCD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.023    uCD[11]
    V21                                                               r  uCD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[0]
                            (input port)
  Destination:            uCD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.974ns  (logic 4.376ns (23.063%)  route 14.598ns (76.937%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  uCA[0] (IN)
                         net (fo=0)                   0.000     0.000    uCA[0]
    N20                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[0]_inst/O
                         net (fo=283, routed)         8.363     9.626    uControllerRegister/uCA[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.105     9.731 f  uControllerRegister/iCD[13]_INST_0_i_7/O
                         net (fo=1, routed)           1.432    11.163    uControllerRegister/iCD[13]_INST_0_i_7_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.105    11.268 f  uControllerRegister/iCD[13]_INST_0_i_2/O
                         net (fo=1, routed)           1.379    12.647    uControllerRegister/iCD[13]_INST_0_i_2_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.105    12.752 r  uControllerRegister/iCD[13]_INST_0/O
                         net (fo=1, routed)           0.671    13.423    iCD[13]
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.105    13.528 r  uCD_IOBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.753    16.281    uCD_IOBUF[13]_inst/I
    W21                  OBUFT (Prop_obuft_I_O)       2.693    18.974 r  uCD_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.974    uCD[13]
    W21                                                               r  uCD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[2]
                            (input port)
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.796ns  (logic 4.467ns (23.765%)  route 14.329ns (76.235%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uCA[2] (IN)
                         net (fo=0)                   0.000     0.000    uCA[2]
    P20                  IBUF (Prop_ibuf_I_O)         1.267     1.267 r  uCA_IBUF[2]_inst/O
                         net (fo=270, routed)         8.501     9.768    uControllerRegister/uCA[2]
    SLICE_X62Y33         LUT6 (Prop_lut6_I4_O)        0.105     9.873 r  uControllerRegister/iCD[8]_INST_0_i_20/O
                         net (fo=1, routed)           1.392    11.265    uControllerRegister/iCD[8]_INST_0_i_20_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I1_O)        0.105    11.370 f  uControllerRegister/iCD[8]_INST_0_i_12/O
                         net (fo=1, routed)           0.679    12.049    uControllerRegister/iCD[8]_INST_0_i_12_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I4_O)        0.105    12.154 r  uControllerRegister/iCD[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.703    12.857    uControllerRegister/iCD[8]_INST_0_i_4_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I4_O)        0.105    12.962 r  uControllerRegister/iCD[8]_INST_0/O
                         net (fo=1, routed)           0.581    13.543    iCD[8]
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.105    13.648 r  uCD_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.473    16.121    uCD_IOBUF[8]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       2.675    18.796 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.796    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[0]
                            (input port)
  Destination:            uCD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.791ns  (logic 4.465ns (23.763%)  route 14.326ns (76.237%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  uCA[0] (IN)
                         net (fo=0)                   0.000     0.000    uCA[0]
    N20                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[0]_inst/O
                         net (fo=283, routed)         8.559     9.822    uControllerRegister/uCA[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I3_O)        0.105     9.927 f  uControllerRegister/iCD[4]_INST_0_i_21/O
                         net (fo=1, routed)           1.243    11.169    uControllerRegister/iCD[4]_INST_0_i_21_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I4_O)        0.105    11.274 f  uControllerRegister/iCD[4]_INST_0_i_11/O
                         net (fo=1, routed)           0.994    12.268    uControllerRegister/iCD[4]_INST_0_i_11_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I0_O)        0.105    12.373 r  uControllerRegister/iCD[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.234    12.607    uControllerRegister/iCD[4]_INST_0_i_3_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I2_O)        0.105    12.712 r  uControllerRegister/iCD[4]_INST_0/O
                         net (fo=1, routed)           0.700    13.413    iCD[4]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.105    13.518 r  uCD_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.596    16.113    uCD_IOBUF[4]_inst/I
    N21                  OBUFT (Prop_obuft_I_O)       2.677    18.791 r  uCD_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.791    uCD[4]
    N21                                                               r  uCD[4] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.313ns (50.570%)  route 1.284ns (49.430%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 r  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         0.490     0.889    uCA_IBUF[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.981    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.045     1.026 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.746     1.773    uCD_IOBUF[1]_inst/T
    M22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.597 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.597    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            uCD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.313ns (49.645%)  route 1.332ns (50.355%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 r  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         0.490     0.889    uCA_IBUF[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.981    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.045     1.026 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.795     1.821    uCD_IOBUF[2]_inst/T
    M21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.645 r  uCD_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.645    uCD[2]
    M21                                                               r  uCD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            uCD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.313ns (49.356%)  route 1.348ns (50.644%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 r  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         0.490     0.889    uCA_IBUF[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.981    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.045     1.026 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.810     1.837    uCD_IOBUF[4]_inst/T
    N21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.661 r  uCD_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.661    uCD[4]
    N21                                                               r  uCD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            uCD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.313ns (48.253%)  route 1.408ns (51.747%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 r  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         0.490     0.889    uCA_IBUF[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.981    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.045     1.026 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.871     1.898    uCD_IOBUF[3]_inst/T
    N22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.722 r  uCD_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.722    uCD[3]
    N22                                                               r  uCD[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.313ns (47.197%)  route 1.469ns (52.803%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 r  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         0.490     0.889    uCA_IBUF[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.981    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.045     1.026 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.932     1.959    uCD_IOBUF[0]_inst/T
    M19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.783 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.783    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            uCD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.860ns  (logic 1.313ns (45.925%)  route 1.546ns (54.075%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 r  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         0.490     0.889    uCA_IBUF[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.981    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.045     1.026 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          1.009     2.036    uCD_IOBUF[6]_inst/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.860 r  uCD_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.860    uCD[6]
    P21                                                               r  uCD[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            uCD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.912ns  (logic 1.313ns (45.105%)  route 1.598ns (54.895%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 r  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         0.490     0.889    uCA_IBUF[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.981    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.045     1.026 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          1.061     2.088    uCD_IOBUF[5]_inst/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.912 r  uCD_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.912    uCD[5]
    P22                                                               r  uCD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.017ns  (logic 1.313ns (43.535%)  route 1.703ns (56.465%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 r  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         0.490     0.889    uCA_IBUF[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.981    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.045     1.026 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          1.166     2.193    uCD_IOBUF[7]_inst/T
    T22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.017 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.017    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.057ns  (logic 1.313ns (42.958%)  route 1.744ns (57.042%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 r  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         0.490     0.889    uCA_IBUF[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.981    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.045     1.026 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          1.207     2.233    uCD_IOBUF[8]_inst/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.057 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.057    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            uCD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.077ns  (logic 1.313ns (42.674%)  route 1.764ns (57.326%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 r  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         0.490     0.889    uCA_IBUF[1]
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.048     0.981    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.045     1.026 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          1.227     2.253    uCD_IOBUF[11]_inst/T
    V21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.077 r  uCD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.077    uCD[11]
    V21                                                               r  uCD[11] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_100MHz_PLL_0
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uControllerRegister/UpTimeStage_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.109ns  (logic 3.596ns (35.569%)  route 6.513ns (64.431%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.351    -1.132    uControllerRegister/Clk_100MHz
    SLICE_X51Y66         FDCE                                         r  uControllerRegister/UpTimeStage_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_fdce_C_Q)         0.379    -0.753 r  uControllerRegister/UpTimeStage_reg[30]/Q
                         net (fo=1, routed)           0.383    -0.370    uControllerRegister/data6[14]
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.105    -0.265 r  uControllerRegister/iCD[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.466     0.201    uControllerRegister/iCD[14]_INST_0_i_4_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.105     0.306 f  uControllerRegister/iCD[14]_INST_0_i_3/O
                         net (fo=1, routed)           0.802     1.108    uControllerRegister/iCD[14]_INST_0_i_3_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I1_O)        0.105     1.213 f  uControllerRegister/iCD[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.909     2.121    uControllerRegister/iCD[14]_INST_0_i_1_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.105     2.226 r  uControllerRegister/iCD[14]_INST_0/O
                         net (fo=1, routed)           0.621     2.848    iCD[14]
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.105     2.953 r  uCD_IOBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.332     6.285    uCD_IOBUF[14]_inst/I
    Y22                  OBUFT (Prop_obuft_I_O)       2.692     8.976 r  uCD_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.976    uCD[14]
    Y22                                                               r  uCD[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/OneWrRdROM_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.889ns  (logic 3.940ns (39.843%)  route 5.949ns (60.157%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.337    -1.146    OneWire/clock
    SLICE_X43Y76         FDCE                                         r  OneWire/OneWrRdROM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDCE (Prop_fdce_C_Q)         0.348    -0.798 f  OneWire/OneWrRdROM_reg[3]/Q
                         net (fo=12, routed)          1.072     0.274    OneWire/OneWrRdROM_reg_n_0_[3]
    SLICE_X39Y76         LUT5 (Prop_lut5_I2_O)        0.253     0.527 r  OneWire/One_Wire_Out[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.670     1.197    OneWire/One_Wire_Out[9]_INST_0_i_4_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.267     1.464 f  OneWire/One_Wire_Out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.671     2.134    OneWire/One_Wire_Out[9]_INST_0_i_1_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.124     2.258 r  OneWire/One_Wire_Out[9]_INST_0/O
                         net (fo=1, routed)           0.809     3.067    One_Wire_Out[9]
    SLICE_X39Y58         LUT4 (Prop_lut4_I0_O)        0.267     3.334 r  uCD_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.728     6.062    uCD_IOBUF[9]_inst/I
    U22                  OBUFT (Prop_obuft_I_O)       2.681     8.743 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.743    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uControllerRegister/UpTimeStage_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.846ns  (logic 3.655ns (37.118%)  route 6.191ns (62.882%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.351    -1.132    uControllerRegister/Clk_100MHz
    SLICE_X50Y66         FDCE                                         r  uControllerRegister/UpTimeStage_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.433    -0.699 r  uControllerRegister/UpTimeStage_reg[31]/Q
                         net (fo=1, routed)           0.467    -0.233    uControllerRegister/data6[15]
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.105    -0.128 r  uControllerRegister/iCD[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.797     0.669    uControllerRegister/iCD[15]_INST_0_i_10_n_0
    SLICE_X50Y64         LUT6 (Prop_lut6_I5_O)        0.105     0.774 f  uControllerRegister/iCD[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.850     1.624    uControllerRegister/iCD[15]_INST_0_i_5_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I1_O)        0.105     1.729 f  uControllerRegister/iCD[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.596     2.325    uControllerRegister/iCD[15]_INST_0_i_1_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.105     2.430 r  uControllerRegister/iCD[15]_INST_0/O
                         net (fo=1, routed)           0.580     3.010    iCD[15]
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.105     3.115 r  uCD_IOBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.902     6.017    uCD_IOBUF[15]_inst/I
    Y21                  OBUFT (Prop_obuft_I_O)       2.697     8.714 r  uCD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.714    uCD[15]
    Y21                                                               r  uCD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uControllerRegister/UpTimeStage_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.799ns  (logic 3.597ns (36.706%)  route 6.202ns (63.294%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.352    -1.131    uControllerRegister/Clk_100MHz
    SLICE_X51Y65         FDCE                                         r  uControllerRegister/UpTimeStage_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDCE (Prop_fdce_C_Q)         0.379    -0.752 r  uControllerRegister/UpTimeStage_reg[28]/Q
                         net (fo=1, routed)           0.615    -0.137    uControllerRegister/data6[12]
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.105    -0.032 r  uControllerRegister/iCD[12]_INST_0_i_11/O
                         net (fo=1, routed)           0.651     0.619    uControllerRegister/iCD[12]_INST_0_i_11_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I5_O)        0.105     0.724 f  uControllerRegister/iCD[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.602     1.326    uControllerRegister/iCD[12]_INST_0_i_9_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I5_O)        0.105     1.431 r  uControllerRegister/iCD[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.814     2.245    uControllerRegister/iCD[12]_INST_0_i_2_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I2_O)        0.105     2.350 r  uControllerRegister/iCD[12]_INST_0/O
                         net (fo=1, routed)           0.665     3.015    iCD[12]
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.105     3.120 r  uCD_IOBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.855     5.975    uCD_IOBUF[12]_inst/I
    W22                  OBUFT (Prop_obuft_I_O)       2.693     8.668 r  uCD_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.668    uCD[12]
    W22                                                               r  uCD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DACControl/AlignReq_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.535ns  (logic 3.561ns (37.349%)  route 5.974ns (62.651%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.343    -1.140    DACControl/Clk_100MHz
    SLICE_X45Y70         FDCE                                         r  DACControl/AlignReq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDCE (Prop_fdce_C_Q)         0.379    -0.761 r  DACControl/AlignReq_reg[0]/Q
                         net (fo=7, routed)           1.093     0.332    uControllerRegister/AlignReq[0]
    SLICE_X47Y63         LUT5 (Prop_lut5_I1_O)        0.105     0.437 f  uControllerRegister/iCD[0]_INST_0_i_21/O
                         net (fo=1, routed)           0.540     0.976    uControllerRegister/iCD[0]_INST_0_i_21_n_0
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.105     1.081 f  uControllerRegister/iCD[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.452     1.533    uControllerRegister/iCD[0]_INST_0_i_10_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.105     1.638 r  uControllerRegister/iCD[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.935     2.572    uControllerRegister/iCD[0]_INST_0_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.105     2.677 r  uControllerRegister/iCD[0]_INST_0/O
                         net (fo=1, routed)           0.477     3.154    iCD[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.105     3.259 r  uCD_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.478     5.738    uCD_IOBUF[0]_inst/I
    M19                  OBUFT (Prop_obuft_I_O)       2.657     8.395 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.395    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uControllerRegister/UpTimeStage_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.375ns  (logic 3.633ns (38.752%)  route 5.742ns (61.248%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.354    -1.129    uControllerRegister/Clk_100MHz
    SLICE_X54Y65         FDCE                                         r  uControllerRegister/UpTimeStage_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDCE (Prop_fdce_C_Q)         0.433    -0.696 r  uControllerRegister/UpTimeStage_reg[8]/Q
                         net (fo=1, routed)           0.652    -0.045    uControllerRegister/UpTimeStage_reg_n_0_[8]
    SLICE_X54Y64         LUT6 (Prop_lut6_I5_O)        0.105     0.060 r  uControllerRegister/iCD[8]_INST_0_i_14/O
                         net (fo=1, routed)           0.622     0.683    uControllerRegister/iCD[8]_INST_0_i_14_n_0
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.105     0.788 f  uControllerRegister/iCD[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.675     1.463    uControllerRegister/iCD[8]_INST_0_i_10_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I0_O)        0.105     1.568 r  uControllerRegister/iCD[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.738     2.307    uControllerRegister/iCD[8]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I3_O)        0.105     2.412 r  uControllerRegister/iCD[8]_INST_0/O
                         net (fo=1, routed)           0.581     2.992    iCD[8]
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.105     3.097 r  uCD_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.473     5.571    uCD_IOBUF[8]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       2.675     8.246 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.246    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uControllerRegister/UpTimeStage_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.353ns  (logic 3.543ns (37.877%)  route 5.810ns (62.123%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.356    -1.127    uControllerRegister/Clk_100MHz
    SLICE_X52Y62         FDCE                                         r  uControllerRegister/UpTimeStage_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE (Prop_fdce_C_Q)         0.433    -0.694 r  uControllerRegister/UpTimeStage_reg[11]/Q
                         net (fo=1, routed)           0.798     0.104    uControllerRegister/UpTimeStage_reg_n_0_[11]
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.105     0.209 r  uControllerRegister/iCD[11]_INST_0_i_8/O
                         net (fo=1, routed)           0.772     0.981    uControllerRegister/iCD[11]_INST_0_i_8_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.105     1.086 r  uControllerRegister/iCD[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.006     2.092    uControllerRegister/iCD[11]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.105     2.197 r  uControllerRegister/iCD[11]_INST_0/O
                         net (fo=1, routed)           0.669     2.866    iCD[11]
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.105     2.971 r  uCD_IOBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.565     5.536    uCD_IOBUF[11]_inst/I
    V21                  OBUFT (Prop_obuft_I_O)       2.690     8.226 r  uCD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.226    uCD[11]
    V21                                                               r  uCD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uControllerRegister/UpTimeStage_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.217ns  (logic 3.630ns (39.384%)  route 5.587ns (60.616%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.356    -1.127    uControllerRegister/Clk_100MHz
    SLICE_X50Y61         FDCE                                         r  uControllerRegister/UpTimeStage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDCE (Prop_fdce_C_Q)         0.433    -0.694 r  uControllerRegister/UpTimeStage_reg[3]/Q
                         net (fo=1, routed)           0.700     0.005    uControllerRegister/UpTimeStage_reg_n_0_[3]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.105     0.110 f  uControllerRegister/iCD[3]_INST_0_i_20/O
                         net (fo=1, routed)           0.612     0.722    uControllerRegister/iCD[3]_INST_0_i_20_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.105     0.827 f  uControllerRegister/iCD[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.478     1.305    uControllerRegister/iCD[3]_INST_0_i_13_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I3_O)        0.105     1.410 r  uControllerRegister/iCD[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.824     2.234    uControllerRegister/iCD[3]_INST_0_i_3_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.105     2.339 r  uControllerRegister/iCD[3]_INST_0/O
                         net (fo=1, routed)           0.630     2.969    iCD[3]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.105     3.074 r  uCD_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.344     5.418    uCD_IOBUF[3]_inst/I
    N22                  OBUFT (Prop_obuft_I_O)       2.672     8.090 r  uCD_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.090    uCD[3]
    N22                                                               r  uCD[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uControllerRegister/UpTimeStage_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.059ns  (logic 3.492ns (38.551%)  route 5.566ns (61.449%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.352    -1.131    uControllerRegister/Clk_100MHz
    SLICE_X51Y65         FDCE                                         r  uControllerRegister/UpTimeStage_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDCE (Prop_fdce_C_Q)         0.379    -0.752 r  uControllerRegister/UpTimeStage_reg[13]/Q
                         net (fo=1, routed)           0.399    -0.353    uControllerRegister/UpTimeStage_reg_n_0_[13]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.105    -0.248 r  uControllerRegister/iCD[13]_INST_0_i_10/O
                         net (fo=1, routed)           0.594     0.347    uControllerRegister/iCD[13]_INST_0_i_10_n_0
    SLICE_X50Y65         LUT5 (Prop_lut5_I1_O)        0.105     0.452 r  uControllerRegister/iCD[13]_INST_0_i_3/O
                         net (fo=1, routed)           1.148     1.600    uControllerRegister/iCD[13]_INST_0_i_3_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I2_O)        0.105     1.705 r  uControllerRegister/iCD[13]_INST_0/O
                         net (fo=1, routed)           0.671     2.376    iCD[13]
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.105     2.481 r  uCD_IOBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.753     5.234    uCD_IOBUF[13]_inst/I
    W21                  OBUFT (Prop_obuft_I_O)       2.693     7.927 r  uCD_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.927    uCD[13]
    W21                                                               r  uCD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DACControl/AFEPDn_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.893ns  (logic 3.371ns (37.910%)  route 5.522ns (62.090%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.340    -1.143    DACControl/Clk_100MHz
    SLICE_X45Y72         FDPE                                         r  DACControl/AFEPDn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDPE (Prop_fdpe_C_Q)         0.379    -0.764 r  DACControl/AFEPDn_reg[1]/Q
                         net (fo=6, routed)           1.416     0.652    uControllerRegister/AFEPDn[1]
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.105     0.757 f  uControllerRegister/iCD[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.130     1.888    uControllerRegister/iCD[1]_INST_0_i_1_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.105     1.993 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.599     2.591    iCD[1]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.105     2.696 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.376     5.072    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       2.677     7.750 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.750    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DACControl/DACLd_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DACLd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.333ns (71.328%)  route 0.536ns (28.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.553    -0.478    DACControl/Clk_100MHz
    SLICE_X56Y75         FDPE                                         r  DACControl/DACLd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.314 r  DACControl/DACLd_reg/Q
                         net (fo=5, routed)           0.536     0.222    DACLd_OBUF
    K4                   OBUF (Prop_obuf_I_O)         1.169     1.391 r  DACLd_OBUF_inst/O
                         net (fo=0)                   0.000     1.391    DACLd
    K4                                                                r  DACLd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DACControl/DACClk_reg/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DACClk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.334ns (70.004%)  route 0.571ns (29.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.554    -0.477    DACControl/Clk_100MHz
    SLICE_X57Y76         FDPE                                         r  DACControl/DACClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDPE (Prop_fdpe_C_Q)         0.141    -0.336 r  DACControl/DACClk_reg/Q
                         net (fo=1, routed)           0.571     0.236    DACClk_OBUF
    J8                   OBUF (Prop_obuf_I_O)         1.193     1.428 r  DACClk_OBUF_inst/O
                         net (fo=0)                   0.000     1.428    DACClk
    J8                                                                r  DACClk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DACControl/DACCS_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DACCS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.333ns (65.794%)  route 0.693ns (34.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.553    -0.478    DACControl/Clk_100MHz
    SLICE_X57Y74         FDPE                                         r  DACControl/DACCS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 r  DACControl/DACCS_reg[0]/Q
                         net (fo=3, routed)           0.693     0.356    DACCS_OBUF[0]
    J7                   OBUF (Prop_obuf_I_O)         1.192     1.548 r  DACCS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.548    DACCS[0]
    J7                                                                r  DACCS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DACControl/DACCS_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DACCS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.309ns (64.115%)  route 0.732ns (35.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.553    -0.478    DACControl/Clk_100MHz
    SLICE_X57Y74         FDPE                                         r  DACControl/DACCS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 r  DACControl/DACCS_reg[1]/Q
                         net (fo=3, routed)           0.732     0.396    DACCS_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.168     1.564 r  DACCS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.564    DACCS[1]
    H6                                                                r  DACCS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/Muxad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Muxad[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.304ns (63.906%)  route 0.737ns (36.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.561    -0.470    ADC_Mux/Clk_100MHz
    SLICE_X44Y59         FDCE                                         r  ADC_Mux/Muxad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.329 r  ADC_Mux/Muxad_reg[0]/Q
                         net (fo=1, routed)           0.737     0.408    Muxad_OBUF[0]
    M5                   OBUF (Prop_obuf_I_O)         1.163     1.571 r  Muxad_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.571    Muxad[0]
    M5                                                                r  Muxad[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/Muxad_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Muxad[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.351ns (64.701%)  route 0.737ns (35.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.561    -0.470    ADC_Mux/Clk_100MHz
    SLICE_X44Y59         FDCE                                         r  ADC_Mux/Muxad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.128    -0.342 r  ADC_Mux/Muxad_reg[1]/Q
                         net (fo=1, routed)           0.737     0.395    Muxad_OBUF[1]
    N5                   OBUF (Prop_obuf_I_O)         1.223     1.618 r  Muxad_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.618    Muxad[1]
    N5                                                                r  Muxad[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DACControl/DACDat_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DACDat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.371ns (64.572%)  route 0.752ns (35.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.553    -0.478    DACControl/Clk_100MHz
    SLICE_X56Y74         FDCE                                         r  DACControl/DACDat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDCE (Prop_fdce_C_Q)         0.148    -0.330 r  DACControl/DACDat_reg/Q
                         net (fo=1, routed)           0.752     0.423    DACDat_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.223     1.646 r  DACDat_OBUF_inst/O
                         net (fo=0)                   0.000     1.646    DACDat
    H5                                                                r  DACDat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DACControl/DACCS_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DACCS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.291ns (59.719%)  route 0.871ns (40.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.553    -0.478    DACControl/Clk_100MHz
    SLICE_X57Y74         FDPE                                         r  DACControl/DACCS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.337 r  DACControl/DACCS_reg[2]/Q
                         net (fo=3, routed)           0.871     0.535    DACCS_OBUF[2]
    H7                   OBUF (Prop_obuf_I_O)         1.150     1.685 r  DACCS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.685    DACCS[2]
    H7                                                                r  DACCS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/MuxEn_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MuxEn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.357ns (61.726%)  route 0.841ns (38.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.561    -0.470    ADC_Mux/Clk_100MHz
    SLICE_X44Y59         FDCE                                         r  ADC_Mux/MuxEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.128    -0.342 r  ADC_Mux/MuxEn_reg[2]/Q
                         net (fo=1, routed)           0.841     0.500    MuxEn_OBUF[2]
    R4                   OBUF (Prop_obuf_I_O)         1.229     1.728 r  MuxEn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.728    MuxEn[2]
    R4                                                                r  MuxEn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/MuxEn_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MuxEn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.371ns (62.110%)  route 0.837ns (37.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.561    -0.470    ADC_Mux/Clk_100MHz
    SLICE_X44Y59         FDCE                                         r  ADC_Mux/MuxEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.128    -0.342 r  ADC_Mux/MuxEn_reg[3]/Q
                         net (fo=1, routed)           0.837     0.495    MuxEn_OBUF[3]
    R3                   OBUF (Prop_obuf_I_O)         1.243     1.738 r  MuxEn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.738    MuxEn[3]
    R3                                                                r  MuxEn[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_200MHz_PLL_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'Clk_200MHz_PLL_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.316ns  (logic 0.029ns (2.203%)  route 1.287ns (97.797%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 fall edge)
                                                      2.500     2.500 f  
    P15                                               0.000     2.500 f  VXO_P (IN)
                         net (fo=0)                   0.000     2.500    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     2.913 f  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     3.393    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     0.248 f  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     0.781    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.810 f  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.754     1.564    AFE/CLK
    IDELAYCTRL_X1Y0      IDELAYCTRL                                   f  AFE/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'Clk_200MHz_PLL_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/IDELAYCTRL_inst_REPLICATED_0/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.314ns  (logic 0.029ns (2.207%)  route 1.285ns (97.793%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 fall edge)
                                                      2.500     2.500 f  
    P15                                               0.000     2.500 f  VXO_P (IN)
                         net (fo=0)                   0.000     2.500    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     2.913 f  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     3.393    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     0.248 f  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     0.781    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.810 f  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.751     1.562    AFE/CLK
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  AFE/IDELAYCTRL_inst_REPLICATED_0/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'Clk_200MHz_PLL_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/IDELAYCTRL_inst_REPLICATED_0/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.492ns  (logic 0.077ns (3.090%)  route 2.415ns (96.910%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.057    -1.736    AFE/CLK
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  AFE/IDELAYCTRL_inst_REPLICATED_0/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'Clk_200MHz_PLL_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.505ns  (logic 0.077ns (3.073%)  route 2.428ns (96.927%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.071    -1.722    AFE/CLK
    IDELAYCTRL_X1Y0      IDELAYCTRL                                   r  AFE/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_80MHz_PLL_AFE_1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].Ped_Reg_reg[0][5][1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.266ns  (logic 3.727ns (33.085%)  route 7.539ns (66.915%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.423     1.423    AFE_DataPath_inst/Clk_80MHz
    SLICE_X60Y59         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].Ped_Reg_reg[0][5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.398     1.821 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].Ped_Reg_reg[0][5][1]/Q
                         net (fo=2, routed)           1.379     3.200    uControllerRegister/Ped_Reg[0][5][1]
    SLICE_X59Y51         LUT6 (Prop_lut6_I2_O)        0.232     3.432 f  uControllerRegister/iCD[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.848     4.280    uControllerRegister/iCD[1]_INST_0_i_19_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I4_O)        0.105     4.385 f  uControllerRegister/iCD[1]_INST_0_i_6/O
                         net (fo=1, routed)           1.206     5.592    uControllerRegister/iCD[1]_INST_0_i_6_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.105     5.697 f  uControllerRegister/iCD[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.130     6.827    uControllerRegister/iCD[1]_INST_0_i_1_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.932 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.599     7.531    iCD[1]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.105     7.636 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.376    10.012    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       2.677    12.689 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.689    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][11]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.183ns  (logic 3.648ns (32.617%)  route 7.536ns (67.383%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.435     1.435    AFE_DataPath_inst/Clk_80MHz
    SLICE_X60Y37         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_fdce_C_Q)         0.433     1.868 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][11]/Q
                         net (fo=2, routed)           1.367     3.234    uControllerRegister/Ped_Reg[1][7][11]
    SLICE_X62Y42         LUT6 (Prop_lut6_I2_O)        0.105     3.339 f  uControllerRegister/iCD[11]_INST_0_i_13/O
                         net (fo=1, routed)           1.128     4.467    uControllerRegister/iCD[11]_INST_0_i_13_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.105     4.572 f  uControllerRegister/iCD[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.874     5.446    uControllerRegister/iCD[11]_INST_0_i_5_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.105     5.551 f  uControllerRegister/iCD[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.934     6.485    uControllerRegister/iCD[11]_INST_0_i_1_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I0_O)        0.105     6.590 r  uControllerRegister/iCD[11]_INST_0/O
                         net (fo=1, routed)           0.669     7.259    iCD[11]
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.105     7.364 r  uCD_IOBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.565     9.928    uCD_IOBUF[11]_inst/I
    V21                  OBUFT (Prop_obuft_I_O)       2.690    12.618 r  uCD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.618    uCD[11]
    V21                                                               r  uCD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].Ped_Reg_reg[1][5][9]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.111ns  (logic 3.731ns (33.580%)  route 7.380ns (66.420%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.371     1.371    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y36         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].Ped_Reg_reg[1][5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.398     1.769 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].Ped_Reg_reg[1][5][9]/Q
                         net (fo=2, routed)           0.939     2.708    uControllerRegister/Ped_Reg[1][5][9]
    SLICE_X60Y34         LUT6 (Prop_lut6_I2_O)        0.232     2.940 f  uControllerRegister/iCD[9]_INST_0_i_12/O
                         net (fo=1, routed)           1.268     4.208    uControllerRegister/iCD[9]_INST_0_i_12_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.105     4.313 f  uControllerRegister/iCD[9]_INST_0_i_9/O
                         net (fo=1, routed)           1.195     5.509    uControllerRegister/iCD[9]_INST_0_i_9_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.105     5.614 r  uControllerRegister/iCD[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.653     6.267    uControllerRegister/iCD[9]_INST_0_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.105     6.372 r  uControllerRegister/iCD[9]_INST_0/O
                         net (fo=1, routed)           0.597     6.968    iCD[9]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.105     7.073 r  uCD_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.728     9.801    uCD_IOBUF[9]_inst/I
    U22                  OBUFT (Prop_obuft_I_O)       2.681    12.482 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.482    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][13]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.772ns  (logic 3.641ns (33.802%)  route 7.131ns (66.198%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.435     1.435    AFE_DataPath_inst/Clk_80MHz
    SLICE_X60Y37         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_fdce_C_Q)         0.398     1.833 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][13]/Q
                         net (fo=2, routed)           1.257     3.089    uControllerRegister/Ped_Reg[1][7][13]
    SLICE_X63Y42         LUT6 (Prop_lut6_I2_O)        0.235     3.324 f  uControllerRegister/iCD[13]_INST_0_i_6/O
                         net (fo=1, routed)           1.071     4.396    uControllerRegister/iCD[13]_INST_0_i_6_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I1_O)        0.105     4.501 f  uControllerRegister/iCD[13]_INST_0_i_2/O
                         net (fo=1, routed)           1.379     5.880    uControllerRegister/iCD[13]_INST_0_i_2_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.105     5.985 r  uControllerRegister/iCD[13]_INST_0/O
                         net (fo=1, routed)           0.671     6.655    iCD[13]
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.105     6.760 r  uCD_IOBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.753     9.514    uCD_IOBUF[13]_inst/I
    W21                  OBUFT (Prop_obuft_I_O)       2.693    12.207 r  uCD_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.207    uCD[13]
    W21                                                               r  uCD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].Ped_Reg_reg[0][5][5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.697ns  (logic 3.720ns (34.775%)  route 6.977ns (65.225%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.423     1.423    AFE_DataPath_inst/Clk_80MHz
    SLICE_X60Y59         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].Ped_Reg_reg[0][5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y59         FDCE (Prop_fdce_C_Q)         0.398     1.821 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].Ped_Reg_reg[0][5][5]/Q
                         net (fo=2, routed)           1.410     3.231    uControllerRegister/Ped_Reg[0][5][5]
    SLICE_X58Y51         LUT6 (Prop_lut6_I2_O)        0.232     3.463 f  uControllerRegister/iCD[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.635     4.098    uControllerRegister/iCD[5]_INST_0_i_16_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I4_O)        0.105     4.203 f  uControllerRegister/iCD[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.968     5.171    uControllerRegister/iCD[5]_INST_0_i_8_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.105     5.276 r  uControllerRegister/iCD[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.856     6.133    uControllerRegister/iCD[5]_INST_0_i_4_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.105     6.238 r  uControllerRegister/iCD[5]_INST_0/O
                         net (fo=1, routed)           0.476     6.713    iCD[5]
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.105     6.818 r  uCD_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.632     9.450    uCD_IOBUF[5]_inst/I
    P22                  OBUFT (Prop_obuft_I_O)       2.670    12.120 r  uCD_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.120    uCD[5]
    P22                                                               r  uCD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].Ped_Reg_reg[1][0][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.662ns  (logic 3.561ns (33.404%)  route 7.100ns (66.596%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.426     1.426    AFE_DataPath_inst/Clk_80MHz
    SLICE_X61Y29         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].Ped_Reg_reg[1][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.379     1.805 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].Ped_Reg_reg[1][0][0]/Q
                         net (fo=2, routed)           0.860     2.665    uControllerRegister/Ped_Reg[1][0][0]
    SLICE_X59Y32         LUT6 (Prop_lut6_I1_O)        0.105     2.770 f  uControllerRegister/iCD[0]_INST_0_i_13/O
                         net (fo=1, routed)           1.117     3.887    uControllerRegister/iCD[0]_INST_0_i_13_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.105     3.992 f  uControllerRegister/iCD[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.246     5.238    uControllerRegister/iCD[0]_INST_0_i_5_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.105     5.343 f  uControllerRegister/iCD[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.922     6.265    uControllerRegister/iCD[0]_INST_0_i_1_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.370 r  uControllerRegister/iCD[0]_INST_0/O
                         net (fo=1, routed)           0.477     6.847    iCD[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.105     6.952 r  uCD_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.478     9.430    uCD_IOBUF[0]_inst/I
    M19                  OBUFT (Prop_obuft_I_O)       2.657    12.087 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.087    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][12]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.650ns  (logic 3.638ns (34.159%)  route 7.012ns (65.841%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.435     1.435    AFE_DataPath_inst/Clk_80MHz
    SLICE_X60Y37         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_fdce_C_Q)         0.398     1.833 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][12]/Q
                         net (fo=2, routed)           1.149     2.982    uControllerRegister/Ped_Reg[1][7][12]
    SLICE_X61Y43         LUT6 (Prop_lut6_I2_O)        0.232     3.214 f  uControllerRegister/iCD[12]_INST_0_i_4/O
                         net (fo=1, routed)           1.093     4.307    uControllerRegister/iCD[12]_INST_0_i_4_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I0_O)        0.105     4.412 f  uControllerRegister/iCD[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.250     5.662    uControllerRegister/iCD[12]_INST_0_i_1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I0_O)        0.105     5.767 r  uControllerRegister/iCD[12]_INST_0/O
                         net (fo=1, routed)           0.665     6.432    iCD[12]
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.105     6.537 r  uCD_IOBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.855     9.392    uCD_IOBUF[12]_inst/I
    W22                  OBUFT (Prop_obuft_I_O)       2.693    12.085 r  uCD_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.085    uCD[12]
    W22                                                               r  uCD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].Ped_Reg_reg[1][0][7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.638ns  (logic 3.685ns (34.636%)  route 6.953ns (65.364%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.427     1.427    AFE_DataPath_inst/Clk_80MHz
    SLICE_X61Y30         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].Ped_Reg_reg[1][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.348     1.775 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].Ped_Reg_reg[1][0][7]/Q
                         net (fo=2, routed)           0.910     2.685    uControllerRegister/Ped_Reg[1][0][7]
    SLICE_X60Y33         LUT6 (Prop_lut6_I1_O)        0.242     2.927 f  uControllerRegister/iCD[7]_INST_0_i_17/O
                         net (fo=1, routed)           0.865     3.792    uControllerRegister/iCD[7]_INST_0_i_17_n_0
    SLICE_X61Y50         LUT6 (Prop_lut6_I4_O)        0.105     3.897 f  uControllerRegister/iCD[7]_INST_0_i_7/O
                         net (fo=1, routed)           1.292     5.189    uControllerRegister/iCD[7]_INST_0_i_7_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I4_O)        0.105     5.294 r  uControllerRegister/iCD[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.770     6.065    uControllerRegister/iCD[7]_INST_0_i_1_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.105     6.170 r  uControllerRegister/iCD[7]_INST_0/O
                         net (fo=1, routed)           0.590     6.760    iCD[7]
    SLICE_X37Y58         LUT4 (Prop_lut4_I3_O)        0.105     6.865 r  uCD_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.525     9.390    uCD_IOBUF[7]_inst/I
    T22                  OBUFT (Prop_obuft_I_O)       2.675    12.065 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.065    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.584ns  (logic 3.642ns (34.410%)  route 6.942ns (65.590%))
  Logic Levels:           6  (LUT4=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.435     1.435    AFE_DataPath_inst/Clk_80MHz
    SLICE_X60Y37         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_fdce_C_Q)         0.433     1.868 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][10]/Q
                         net (fo=2, routed)           1.191     3.059    uControllerRegister/Ped_Reg[1][7][10]
    SLICE_X56Y41         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  uControllerRegister/iCD[10]_INST_0_i_17/O
                         net (fo=1, routed)           1.234     4.398    uControllerRegister/iCD[10]_INST_0_i_17_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.105     4.503 f  uControllerRegister/iCD[10]_INST_0_i_7/O
                         net (fo=1, routed)           1.019     5.522    uControllerRegister/iCD[10]_INST_0_i_7_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.105     5.627 r  uControllerRegister/iCD[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.205     5.832    uControllerRegister/iCD[10]_INST_0_i_1_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.105     5.937 r  uControllerRegister/iCD[10]_INST_0/O
                         net (fo=1, routed)           0.454     6.391    iCD[10]
    SLICE_X39Y56         LUT4 (Prop_lut4_I3_O)        0.105     6.496 r  uCD_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.839     9.335    uCD_IOBUF[10]_inst/I
    V22                  OBUFT (Prop_obuft_I_O)       2.684    12.019 r  uCD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.019    uCD[10]
    V22                                                               r  uCD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][8]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.565ns  (logic 3.633ns (34.387%)  route 6.932ns (65.613%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.434     1.434    AFE_DataPath_inst/Clk_80MHz
    SLICE_X60Y36         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.433     1.867 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].Ped_Reg_reg[1][7][8]/Q
                         net (fo=2, routed)           0.836     2.703    uControllerRegister/Ped_Reg[1][7][8]
    SLICE_X60Y41         LUT6 (Prop_lut6_I2_O)        0.105     2.808 f  uControllerRegister/iCD[8]_INST_0_i_15/O
                         net (fo=1, routed)           1.161     3.968    uControllerRegister/iCD[8]_INST_0_i_15_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I0_O)        0.105     4.073 f  uControllerRegister/iCD[8]_INST_0_i_11/O
                         net (fo=1, routed)           1.178     5.251    uControllerRegister/iCD[8]_INST_0_i_11_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.105     5.356 r  uControllerRegister/iCD[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.703     6.060    uControllerRegister/iCD[8]_INST_0_i_4_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I4_O)        0.105     6.165 r  uControllerRegister/iCD[8]_INST_0/O
                         net (fo=1, routed)           0.581     6.745    iCD[8]
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.105     6.850 r  uCD_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.473     9.324    uCD_IOBUF[8]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       2.675    11.999 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.999    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'Clk_80MHz_PLL_AFE_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE0Clk_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 0.734ns (37.576%)  route 1.220ns (62.424%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.734     0.734    AFE/Clk_80MHz
    M4                   OBUFDS (Prop_obufds_I_O)     0.708     1.442 r  AFE/OBUFDS_inst0/O
                         net (fo=0)                   0.000     1.442    AFE0Clk_P
    M4                                                                r  AFE0Clk_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'Clk_80MHz_PLL_AFE_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE0Clk_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 0.735ns (37.608%)  route 1.220ns (62.392%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.734     0.734    AFE/Clk_80MHz
    M4                   OBUFDS (Prop_obufds_I_OB)    0.709     1.443 r  AFE/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     1.443    AFE0Clk_N
    M3                                                                r  AFE0Clk_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'Clk_80MHz_PLL_AFE_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE1Clk_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 0.758ns (38.274%)  route 1.222ns (61.726%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.736     0.736    AFE/Clk_80MHz
    AA6                  OBUFDS (Prop_obufds_I_O)     0.732     1.467 r  AFE/OBUFDS_inst1/O
                         net (fo=0)                   0.000     1.467    AFE1Clk_P
    AA6                                                               r  AFE1Clk_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'Clk_80MHz_PLL_AFE_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE1Clk_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 0.759ns (38.305%)  route 1.222ns (61.695%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.736     0.736    AFE/Clk_80MHz
    AA6                  OBUFDS (Prop_obufds_I_OB)    0.733     1.468 r  AFE/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     1.468    AFE1Clk_N
    AB6                                                               r  AFE1Clk_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.226ns  (logic 1.468ns (45.514%)  route 1.757ns (54.486%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.561     0.561    AFE_DataPath_inst/Clk_80MHz
    SLICE_X43Y53         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.702 r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][0]/Q
                         net (fo=3, routed)           0.221     0.922    uControllerRegister/MaskReg[1][0]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.967 f  uControllerRegister/iCD[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.402     1.369    uControllerRegister/iCD[8]_INST_0_i_2_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I1_O)        0.045     1.414 r  uControllerRegister/iCD[8]_INST_0/O
                         net (fo=1, routed)           0.243     1.657    iCD[8]
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.702 r  uCD_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.892     2.594    uCD_IOBUF[8]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       1.192     3.786 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.786    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.258ns  (logic 1.463ns (44.908%)  route 1.795ns (55.092%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.561     0.561    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y53         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.702 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][5]/Q
                         net (fo=3, routed)           0.209     0.911    uControllerRegister/MaskReg[0][5]
    SLICE_X42Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.956 f  uControllerRegister/iCD[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.332     1.288    uControllerRegister/iCD[5]_INST_0_i_1_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.333 r  uControllerRegister/iCD[5]_INST_0/O
                         net (fo=1, routed)           0.217     1.550    iCD[5]
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.595 r  uCD_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.037     2.632    uCD_IOBUF[5]_inst/I
    P22                  OBUFT (Prop_obuft_I_O)       1.187     3.819 r  uCD_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.819    uCD[5]
    P22                                                               r  uCD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.272ns  (logic 1.465ns (44.786%)  route 1.806ns (55.214%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.561     0.561    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y54         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDPE (Prop_fdpe_C_Q)         0.141     0.702 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][3]/Q
                         net (fo=3, routed)           0.362     1.064    uControllerRegister/MaskReg[0][3]
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.109 r  uControllerRegister/iCD[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.262     1.370    uControllerRegister/iCD[3]_INST_0_i_2_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.415 r  uControllerRegister/iCD[3]_INST_0/O
                         net (fo=1, routed)           0.276     1.691    iCD[3]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.736 r  uCD_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.907     2.643    uCD_IOBUF[3]_inst/I
    N22                  OBUFT (Prop_obuft_I_O)       1.189     3.832 r  uCD_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.832    uCD[3]
    N22                                                               r  uCD[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.279ns  (logic 1.516ns (46.216%)  route 1.764ns (53.784%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X41Y52         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][1]/Q
                         net (fo=3, routed)           0.250     0.953    uControllerRegister/MaskReg[0][1]
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.998 r  uControllerRegister/iCD[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.175     1.172    uControllerRegister/iCD[1]_INST_0_i_10_n_0
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.045     1.217 r  uControllerRegister/iCD[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.227     1.445    uControllerRegister/iCD[1]_INST_0_i_3_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.490 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.251     1.740    iCD[1]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.861     2.646    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       1.195     3.841 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.841    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.290ns  (logic 1.506ns (45.791%)  route 1.783ns (54.209%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X41Y52         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDPE (Prop_fdpe_C_Q)         0.128     0.690 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][6]/Q
                         net (fo=3, routed)           0.177     0.867    uControllerRegister/MaskReg[0][6]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.099     0.966 f  uControllerRegister/iCD[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.424     1.390    uControllerRegister/iCD[6]_INST_0_i_2_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.435 r  uControllerRegister/iCD[6]_INST_0/O
                         net (fo=1, routed)           0.198     1.632    iCD[6]
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.677 r  uCD_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.985     2.662    uCD_IOBUF[6]_inst/I
    P21                  OBUFT (Prop_obuft_I_O)       1.189     3.851 r  uCD_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.851    uCD[6]
    P21                                                               r  uCD[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.339ns  (logic 1.497ns (44.844%)  route 1.842ns (55.156%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.561     0.561    AFE_DataPath_inst/Clk_80MHz
    SLICE_X42Y53         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDPE (Prop_fdpe_C_Q)         0.164     0.725 r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/Q
                         net (fo=3, routed)           0.217     0.942    uControllerRegister/MaskReg[1][1]
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.987 f  uControllerRegister/iCD[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.278     1.265    uControllerRegister/iCD[9]_INST_0_i_4_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.310 r  uControllerRegister/iCD[9]_INST_0/O
                         net (fo=1, routed)           0.252     1.562    iCD[9]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.607 r  uCD_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.095     2.701    uCD_IOBUF[9]_inst/I
    U22                  OBUFT (Prop_obuft_I_O)       1.198     3.899 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.899    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SysClk_PLL_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOnLength_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.582ns  (logic 3.750ns (32.380%)  route 7.832ns (67.620%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.355    -1.128    AFE_DataPath_inst/SysClk
    SLICE_X44Y57         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.379    -0.749 r  AFE_DataPath_inst/BeamOnLength_reg[1]/Q
                         net (fo=3, routed)           3.073     2.324    uControllerRegister/BeamOnLength[1]
    SLICE_X42Y58         LUT5 (Prop_lut5_I1_O)        0.115     2.439 r  uControllerRegister/iCD[1]_INST_0_i_28/O
                         net (fo=1, routed)           0.916     3.355    uControllerRegister/iCD[1]_INST_0_i_28_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.264     3.619 f  uControllerRegister/iCD[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.346     3.964    uControllerRegister/iCD[1]_INST_0_i_16_n_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I4_O)        0.105     4.069 r  uControllerRegister/iCD[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.523     4.592    uControllerRegister/iCD[1]_INST_0_i_5_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.697 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.599     5.296    iCD[1]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.105     5.401 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.376     7.777    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       2.677    10.454 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.454    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOnLength_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.445ns  (logic 3.753ns (32.790%)  route 7.692ns (67.210%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.354    -1.129    AFE_DataPath_inst/SysClk
    SLICE_X47Y59         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.379    -0.750 r  AFE_DataPath_inst/BeamOnLength_reg[3]/Q
                         net (fo=3, routed)           2.379     1.628    uControllerRegister/BeamOnLength[3]
    SLICE_X50Y59         LUT5 (Prop_lut5_I0_O)        0.119     1.747 f  uControllerRegister/iCD[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.897     2.645    uControllerRegister/iCD[3]_INST_0_i_21_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I0_O)        0.268     2.913 f  uControllerRegister/iCD[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.662     3.574    uControllerRegister/iCD[3]_INST_0_i_15_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I5_O)        0.105     3.679 r  uControllerRegister/iCD[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.781     4.460    uControllerRegister/iCD[3]_INST_0_i_4_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.105     4.565 r  uControllerRegister/iCD[3]_INST_0/O
                         net (fo=1, routed)           0.630     5.195    iCD[3]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.105     5.300 r  uCD_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.344     7.644    uCD_IOBUF[3]_inst/I
    N22                  OBUFT (Prop_obuft_I_O)       2.672    10.316 r  uCD_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.316    uCD[3]
    N22                                                               r  uCD[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.344ns  (logic 3.476ns (30.646%)  route 7.867ns (69.354%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.355    -1.128    AFE_DataPath_inst/SysClk
    SLICE_X47Y57         FDCE                                         r  AFE_DataPath_inst/BeamOffLength_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.379    -0.749 r  AFE_DataPath_inst/BeamOffLength_reg[4]/Q
                         net (fo=3, routed)           3.438     2.689    uControllerRegister/BeamOffLength[4]
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.105     2.794 f  uControllerRegister/iCD[4]_INST_0_i_18/O
                         net (fo=1, routed)           0.346     3.140    uControllerRegister/iCD[4]_INST_0_i_18_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.105     3.245 r  uControllerRegister/iCD[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.787     4.032    uControllerRegister/iCD[4]_INST_0_i_6_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.105     4.137 r  uControllerRegister/iCD[4]_INST_0/O
                         net (fo=1, routed)           0.700     4.837    iCD[4]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.105     4.942 r  uCD_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.596     7.538    uCD_IOBUF[4]_inst/I
    N21                  OBUFT (Prop_obuft_I_O)       2.677    10.215 r  uCD_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.215    uCD[4]
    N21                                                               r  uCD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.335ns  (logic 3.483ns (30.729%)  route 7.852ns (69.271%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.358    -1.125    AFE_DataPath_inst/SysClk
    SLICE_X48Y59         FDPE                                         r  AFE_DataPath_inst/BeamOffLength_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDPE (Prop_fdpe_C_Q)         0.379    -0.746 r  AFE_DataPath_inst/BeamOffLength_reg[10]/Q
                         net (fo=3, routed)           3.430     2.684    uControllerRegister/BeamOffLength[10]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.105     2.789 r  uControllerRegister/iCD[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.540     3.329    uControllerRegister/iCD[10]_INST_0_i_8_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I0_O)        0.105     3.434 r  uControllerRegister/iCD[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.589     4.023    uControllerRegister/iCD[10]_INST_0_i_2_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I1_O)        0.105     4.128 r  uControllerRegister/iCD[10]_INST_0/O
                         net (fo=1, routed)           0.454     4.581    iCD[10]
    SLICE_X39Y56         LUT4 (Prop_lut4_I3_O)        0.105     4.686 r  uCD_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.839     7.526    uCD_IOBUF[10]_inst/I
    V22                  OBUFT (Prop_obuft_I_O)       2.684    10.210 r  uCD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.210    uCD[10]
    V22                                                               r  uCD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOnLength_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.105ns  (logic 3.474ns (31.278%)  route 7.632ns (68.722%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.354    -1.129    AFE_DataPath_inst/SysClk
    SLICE_X47Y59         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.379    -0.750 r  AFE_DataPath_inst/BeamOnLength_reg[7]/Q
                         net (fo=3, routed)           3.627     2.877    uControllerRegister/BeamOnLength[7]
    SLICE_X45Y58         LUT5 (Prop_lut5_I0_O)        0.105     2.982 f  uControllerRegister/iCD[7]_INST_0_i_12/O
                         net (fo=1, routed)           0.546     3.528    uControllerRegister/iCD[7]_INST_0_i_12_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.105     3.633 f  uControllerRegister/iCD[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.343     3.976    uControllerRegister/iCD[7]_INST_0_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.105     4.081 r  uControllerRegister/iCD[7]_INST_0/O
                         net (fo=1, routed)           0.590     4.671    iCD[7]
    SLICE_X37Y58         LUT4 (Prop_lut4_I3_O)        0.105     4.776 r  uCD_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.525     7.302    uCD_IOBUF[7]_inst/I
    T22                  OBUFT (Prop_obuft_I_O)       2.675     9.976 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.976    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.092ns  (logic 3.474ns (31.320%)  route 7.618ns (68.680%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.358    -1.125    AFE_DataPath_inst/SysClk
    SLICE_X48Y59         FDPE                                         r  AFE_DataPath_inst/BeamOffLength_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDPE (Prop_fdpe_C_Q)         0.379    -0.746 r  AFE_DataPath_inst/BeamOffLength_reg[8]/Q
                         net (fo=3, routed)           3.554     2.808    uControllerRegister/BeamOffLength[8]
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.105     2.913 r  uControllerRegister/iCD[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.670     3.583    uControllerRegister/iCD[8]_INST_0_i_8_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.105     3.688 r  uControllerRegister/iCD[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.340     4.027    uControllerRegister/iCD[8]_INST_0_i_1_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.105     4.132 r  uControllerRegister/iCD[8]_INST_0/O
                         net (fo=1, routed)           0.581     4.713    iCD[8]
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.105     4.818 r  uCD_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.473     7.291    uCD_IOBUF[8]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       2.675     9.966 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.966    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/PipelineSet_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.975ns  (logic 3.615ns (32.942%)  route 7.360ns (67.058%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.360    -1.123    AFE_DataPath_inst/SysClk
    SLICE_X54Y58         FDCE                                         r  AFE_DataPath_inst/PipelineSet_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.433    -0.690 r  AFE_DataPath_inst/PipelineSet_reg[0]/Q
                         net (fo=3, routed)           3.398     2.708    uControllerRegister/PipelineSet[0]
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.105     2.813 f  uControllerRegister/iCD[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.310     3.123    uControllerRegister/iCD[0]_INST_0_i_22_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.105     3.228 f  uControllerRegister/iCD[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.205     3.433    uControllerRegister/iCD[0]_INST_0_i_12_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.105     3.538 r  uControllerRegister/iCD[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.491     4.029    uControllerRegister/iCD[0]_INST_0_i_4_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.105     4.134 r  uControllerRegister/iCD[0]_INST_0/O
                         net (fo=1, routed)           0.477     4.611    iCD[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.105     4.716 r  uCD_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.478     7.194    uCD_IOBUF[0]_inst/I
    M19                  OBUFT (Prop_obuft_I_O)       2.657     9.852 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.852    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.924ns  (logic 3.480ns (31.857%)  route 7.444ns (68.143%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.358    -1.125    AFE_DataPath_inst/SysClk
    SLICE_X49Y58         FDPE                                         r  AFE_DataPath_inst/BeamOffLength_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDPE (Prop_fdpe_C_Q)         0.379    -0.746 r  AFE_DataPath_inst/BeamOffLength_reg[9]/Q
                         net (fo=3, routed)           2.902     2.156    uControllerRegister/BeamOffLength[9]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.105     2.261 r  uControllerRegister/iCD[9]_INST_0_i_10/O
                         net (fo=1, routed)           0.397     2.657    uControllerRegister/iCD[9]_INST_0_i_10_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I2_O)        0.105     2.762 r  uControllerRegister/iCD[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.821     3.584    uControllerRegister/iCD[9]_INST_0_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.105     3.689 r  uControllerRegister/iCD[9]_INST_0/O
                         net (fo=1, routed)           0.597     4.285    iCD[9]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.105     4.390 r  uCD_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.728     7.118    uCD_IOBUF[9]_inst/I
    U22                  OBUFT (Prop_obuft_I_O)       2.681     9.799 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.799    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOnLength_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.899ns  (logic 3.489ns (32.007%)  route 7.411ns (67.993%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.358    -1.125    AFE_DataPath_inst/SysClk
    SLICE_X51Y59         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.379    -0.746 r  AFE_DataPath_inst/BeamOnLength_reg[11]/Q
                         net (fo=3, routed)           2.629     1.883    uControllerRegister/BeamOnLength[11]
    SLICE_X50Y61         LUT6 (Prop_lut6_I4_O)        0.105     1.988 r  uControllerRegister/iCD[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.541     2.530    uControllerRegister/iCD[11]_INST_0_i_6_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I0_O)        0.105     2.635 r  uControllerRegister/iCD[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.006     3.641    uControllerRegister/iCD[11]_INST_0_i_3_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.105     3.746 r  uControllerRegister/iCD[11]_INST_0/O
                         net (fo=1, routed)           0.669     4.415    iCD[11]
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.105     4.520 r  uCD_IOBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.565     7.084    uCD_IOBUF[11]_inst/I
    V21                  OBUFT (Prop_obuft_I_O)       2.690     9.774 r  uCD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.774    uCD[11]
    V21                                                               r  uCD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Phase_Detector_inst/FBDiv_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            A7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 3.423ns (44.368%)  route 4.292ns (55.632%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 fall edge)
                                                      3.125     3.125 f  
    P15                                               0.000     3.125 f  VXO_P (IN)
                         net (fo=0)                   0.000     3.125    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     3.995 f  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     5.060    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -0.864 f  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     0.560    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.641 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.350     1.992    Phase_Detector_inst/SysClk
    SLICE_X34Y59         FDCE                                         r  Phase_Detector_inst/FBDiv_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.402     2.394 r  Phase_Detector_inst/FBDiv_reg[2]/Q
                         net (fo=3, routed)           0.690     3.084    Phase_Detector_inst/p_0_in
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.232     3.316 r  Phase_Detector_inst/A7_INST_0_i_1/O
                         net (fo=1, routed)           0.222     3.538    Phase_Detector_inst/A7_INST_0_i_1_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.105     3.643 r  Phase_Detector_inst/A7_INST_0/O
                         net (fo=1, routed)           3.380     7.023    A7_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         2.684     9.707 r  A7_OBUF_inst/O
                         net (fo=0)                   0.000     9.707    A7
    AB20                                                              r  A7 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Trigger_logic/Pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.354ns (59.500%)  route 0.922ns (40.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.559    -0.472    Trigger_logic/SysClk
    SLICE_X42Y60         FDRE                                         r  Trigger_logic/Pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  Trigger_logic/Pulse_reg/Q
                         net (fo=1, routed)           0.922     0.614    Pulse_OBUF
    R2                   OBUF (Prop_obuf_I_O)         1.190     1.804 r  Pulse_OBUF_inst/O
                         net (fo=0)                   0.000     1.804    Pulse
    R2                                                                r  Pulse (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/PulseSel_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            PulseSel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.395ns (59.153%)  route 0.964ns (40.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.559    -0.472    Trigger_logic/SysClk
    SLICE_X42Y61         FDCE                                         r  Trigger_logic/PulseSel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164    -0.308 r  Trigger_logic/PulseSel_reg/Q
                         net (fo=5, routed)           0.964     0.656    PulseSel_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.231     1.887 r  PulseSel_OBUF_inst/O
                         net (fo=0)                   0.000     1.887    PulseSel
    W4                                                                r  PulseSel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/TurnOffTime_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.463ns (49.711%)  route 1.480ns (50.289%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.560    -0.471    Trigger_logic/SysClk
    SLICE_X39Y59         FDPE                                         r  Trigger_logic/TurnOffTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDPE (Prop_fdpe_C_Q)         0.141    -0.330 r  Trigger_logic/TurnOffTime_reg[5]/Q
                         net (fo=2, routed)           0.178    -0.152    uControllerRegister/TurnOffTime[5]
    SLICE_X45Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.107 f  uControllerRegister/iCD[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.049    -0.058    uControllerRegister/iCD[5]_INST_0_i_2_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I2_O)        0.045    -0.013 r  uControllerRegister/iCD[5]_INST_0/O
                         net (fo=1, routed)           0.217     0.204    iCD[5]
    SLICE_X37Y59         LUT4 (Prop_lut4_I3_O)        0.045     0.249 r  uCD_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.037     1.285    uCD_IOBUF[5]_inst/I
    P22                  OBUFT (Prop_obuft_I_O)       1.187     2.473 r  uCD_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.473    uCD[5]
    P22                                                               r  uCD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/LEDTime_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.978ns  (logic 1.468ns (49.299%)  route 1.510ns (50.701%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.559    -0.472    Trigger_logic/SysClk
    SLICE_X39Y60         FDCE                                         r  Trigger_logic/LEDTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  Trigger_logic/LEDTime_reg[8]/Q
                         net (fo=3, routed)           0.216    -0.115    uControllerRegister/LEDTime[8]
    SLICE_X43Y61         LUT6 (Prop_lut6_I1_O)        0.045    -0.070 r  uControllerRegister/iCD[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.159     0.089    uControllerRegister/iCD[8]_INST_0_i_1_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.045     0.134 r  uControllerRegister/iCD[8]_INST_0/O
                         net (fo=1, routed)           0.243     0.377    iCD[8]
    SLICE_X37Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.422 r  uCD_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.892     1.314    uCD_IOBUF[8]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       1.192     2.506 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.506    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/TurnOnTime_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.983ns  (logic 1.560ns (52.304%)  route 1.423ns (47.696%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.560    -0.471    Trigger_logic/SysClk
    SLICE_X43Y59         FDCE                                         r  Trigger_logic/TurnOnTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  Trigger_logic/TurnOnTime_reg[2]/Q
                         net (fo=2, routed)           0.153    -0.177    uControllerRegister/TurnOnTime[2]
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.045    -0.132 f  uControllerRegister/iCD[2]_INST_0_i_21/O
                         net (fo=1, routed)           0.117    -0.015    uControllerRegister/iCD[2]_INST_0_i_21_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.030 f  uControllerRegister/iCD[2]_INST_0_i_15/O
                         net (fo=1, routed)           0.055     0.085    uControllerRegister/iCD[2]_INST_0_i_15_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.130 r  uControllerRegister/iCD[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.056     0.186    uControllerRegister/iCD[2]_INST_0_i_4_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.231 r  uControllerRegister/iCD[2]_INST_0/O
                         net (fo=1, routed)           0.172     0.404    iCD[2]
    SLICE_X39Y57         LUT4 (Prop_lut4_I3_O)        0.045     0.449 r  uCD_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.870     1.318    uCD_IOBUF[2]_inst/I
    M21                  OBUFT (Prop_obuft_I_O)       1.194     2.512 r  uCD_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.512    uCD[2]
    M21                                                               r  uCD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/TurnOffTime_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.989ns  (logic 1.491ns (49.881%)  route 1.498ns (50.119%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.560    -0.471    Trigger_logic/SysClk
    SLICE_X38Y58         FDCE                                         r  Trigger_logic/TurnOffTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.307 r  Trigger_logic/TurnOffTime_reg[7]/Q
                         net (fo=2, routed)           0.180    -0.127    uControllerRegister/TurnOffTime[7]
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.045    -0.082 f  uControllerRegister/iCD[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.134     0.052    uControllerRegister/iCD[7]_INST_0_i_3_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.097 r  uControllerRegister/iCD[7]_INST_0/O
                         net (fo=1, routed)           0.257     0.354    iCD[7]
    SLICE_X37Y58         LUT4 (Prop_lut4_I3_O)        0.045     0.399 r  uCD_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.927     1.326    uCD_IOBUF[7]_inst/I
    T22                  OBUFT (Prop_obuft_I_O)       1.192     2.518 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.518    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.022ns  (logic 1.465ns (48.489%)  route 1.557ns (51.511%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.561    -0.470    AFE_DataPath_inst/SysClk
    SLICE_X45Y59         FDCE                                         r  AFE_DataPath_inst/BeamOffLength_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.329 r  AFE_DataPath_inst/BeamOffLength_reg[6]/Q
                         net (fo=3, routed)           0.207    -0.122    uControllerRegister/BeamOffLength[6]
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.045    -0.077 f  uControllerRegister/iCD[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.168     0.091    uControllerRegister/iCD[6]_INST_0_i_1_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.136 r  uControllerRegister/iCD[6]_INST_0/O
                         net (fo=1, routed)           0.198     0.333    iCD[6]
    SLICE_X36Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.378 r  uCD_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.985     1.363    uCD_IOBUF[6]_inst/I
    P21                  OBUFT (Prop_obuft_I_O)       1.189     2.552 r  uCD_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.552    uCD[6]
    P21                                                               r  uCD[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/LEDTime_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.111ns  (logic 1.451ns (46.628%)  route 1.661ns (53.372%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.559    -0.472    Trigger_logic/SysClk
    SLICE_X40Y60         FDCE                                         r  Trigger_logic/LEDTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  Trigger_logic/LEDTime_reg[0]/Q
                         net (fo=6, routed)           0.290    -0.040    uControllerRegister/LEDTime[0]
    SLICE_X43Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.005 r  uControllerRegister/iCD[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.203     0.208    uControllerRegister/iCD[0]_INST_0_i_4_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.253 r  uControllerRegister/iCD[0]_INST_0/O
                         net (fo=1, routed)           0.206     0.459    iCD[0]
    SLICE_X38Y58         LUT4 (Prop_lut4_I3_O)        0.045     0.504 r  uCD_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.961     1.465    uCD_IOBUF[0]_inst/I
    M19                  OBUFT (Prop_obuft_I_O)       1.175     2.640 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.640    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/uBunch_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.257ns  (logic 1.557ns (47.791%)  route 1.700ns (52.209%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.560    -0.471    Trigger_logic/SysClk
    SLICE_X48Y64         FDCE                                         r  Trigger_logic/uBunch_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDCE (Prop_fdce_C_Q)         0.128    -0.343 r  Trigger_logic/uBunch_reg[17]/Q
                         net (fo=1, routed)           0.059    -0.284    uControllerRegister/uBunch[17]
    SLICE_X48Y64         LUT6 (Prop_lut6_I3_O)        0.099    -0.185 f  uControllerRegister/iCD[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.055    -0.129    uControllerRegister/iCD[1]_INST_0_i_12_n_0
    SLICE_X48Y64         LUT5 (Prop_lut5_I0_O)        0.045    -0.084 r  uControllerRegister/iCD[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.474     0.390    uControllerRegister/iCD[1]_INST_0_i_4_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.435 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.251     0.686    iCD[1]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.045     0.731 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.861     1.592    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       1.195     2.786 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.786    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/LEDTime_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.278ns  (logic 1.465ns (44.693%)  route 1.813ns (55.307%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.559    -0.472    Trigger_logic/SysClk
    SLICE_X39Y60         FDCE                                         r  Trigger_logic/LEDTime_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  Trigger_logic/LEDTime_reg[3]/Q
                         net (fo=5, routed)           0.311    -0.019    uControllerRegister/LEDTime[3]
    SLICE_X46Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.026 r  uControllerRegister/iCD[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.319     0.345    uControllerRegister/iCD[3]_INST_0_i_4_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.390 r  uControllerRegister/iCD[3]_INST_0/O
                         net (fo=1, routed)           0.276     0.666    iCD[3]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.045     0.711 r  uCD_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.907     1.618    uCD_IOBUF[3]_inst/I
    N22                  OBUFT (Prop_obuft_I_O)       1.189     2.807 r  uCD_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.807    uCD[3]
    N22                                                               r  uCD[3] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL_0'  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            PLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL_0 fall edge)
                                                      3.125     3.125 f  
    P15                                               0.000     3.125 f  VXO_P (IN)
                         net (fo=0)                   0.000     3.125    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     3.538 f  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     4.018    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     0.873 f  PLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     1.406    PLL/inst/clkfbout_PLL_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.435 f  PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     2.251    PLL/inst/clkfbout_buf_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL_0'  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            PLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.718ns  (logic 0.077ns (2.833%)  route 2.641ns (97.167%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/clkfbout_PLL_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.284    -1.509    PLL/inst/clkfbout_buf_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL_AFE_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL_AFE_1'  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            HF_PLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.890ns  (logic 0.081ns (2.802%)  route 2.809ns (97.198%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL_AFE_1 fall edge)
                                                      3.125     3.125 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.125 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.389     4.514    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     1.623 f  HF_PLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.421     3.044    HF_PLL/inst/clkfbout_PLL_AFE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     3.125 f  HF_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.389     4.514    HF_PLL/inst/clkfbout_buf_PLL_AFE
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  HF_PLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL_AFE_1'  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            HF_PLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.549     0.549    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/clkfbout_PLL_AFE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    HF_PLL/inst/clkfbout_buf_PLL_AFE
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  HF_PLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk_100MHz_PLL_0

Max Delay           914 Endpoints
Min Delay           914 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.025ns  (logic 1.868ns (16.942%)  route 9.157ns (83.058%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 f  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         1.265     1.265 f  uCA_IBUF[4]_inst/O
                         net (fo=63, routed)          4.346     5.611    OneWire/uCA[4]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.105     5.716 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=34, routed)          2.181     7.897    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.126     8.023 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.401     9.424    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.267     9.691 f  OneWire/TempCtrl[3]_i_2_comp_5/O
                         net (fo=1, routed)           0.682    10.372    OneWire/TempCtrl[3]_i_2_n_0_repN
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.105    10.477 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.548    11.025    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X36Y74         FDCE                                         r  OneWire/OneWBitCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.229    -1.564    OneWire/clock
    SLICE_X36Y74         FDCE                                         r  OneWire/OneWBitCount_reg[0]/C

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.025ns  (logic 1.868ns (16.942%)  route 9.157ns (83.058%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 f  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         1.265     1.265 f  uCA_IBUF[4]_inst/O
                         net (fo=63, routed)          4.346     5.611    OneWire/uCA[4]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.105     5.716 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=34, routed)          2.181     7.897    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.126     8.023 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.401     9.424    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.267     9.691 f  OneWire/TempCtrl[3]_i_2_comp_5/O
                         net (fo=1, routed)           0.682    10.372    OneWire/TempCtrl[3]_i_2_n_0_repN
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.105    10.477 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.548    11.025    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X36Y74         FDCE                                         r  OneWire/OneWBitCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.229    -1.564    OneWire/clock
    SLICE_X36Y74         FDCE                                         r  OneWire/OneWBitCount_reg[2]/C

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.868ns (16.975%)  route 9.135ns (83.025%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 f  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         1.265     1.265 f  uCA_IBUF[4]_inst/O
                         net (fo=63, routed)          4.346     5.611    OneWire/uCA[4]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.105     5.716 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=34, routed)          2.181     7.897    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.126     8.023 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.401     9.424    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.267     9.691 f  OneWire/TempCtrl[3]_i_2_comp_5/O
                         net (fo=1, routed)           0.682    10.372    OneWire/TempCtrl[3]_i_2_n_0_repN
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.105    10.477 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.526    11.003    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X39Y75         FDCE                                         r  OneWire/OneWBitCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.229    -1.564    OneWire/clock
    SLICE_X39Y75         FDCE                                         r  OneWire/OneWBitCount_reg[1]/C

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.868ns (16.975%)  route 9.135ns (83.025%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 f  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         1.265     1.265 f  uCA_IBUF[4]_inst/O
                         net (fo=63, routed)          4.346     5.611    OneWire/uCA[4]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.105     5.716 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=34, routed)          2.181     7.897    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.126     8.023 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.401     9.424    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.267     9.691 f  OneWire/TempCtrl[3]_i_2_comp_5/O
                         net (fo=1, routed)           0.682    10.372    OneWire/TempCtrl[3]_i_2_n_0_repN
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.105    10.477 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.526    11.003    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X39Y75         FDCE                                         r  OneWire/OneWBitCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.229    -1.564    OneWire/clock
    SLICE_X39Y75         FDCE                                         r  OneWire/OneWBitCount_reg[5]/C

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.003ns  (logic 1.868ns (16.975%)  route 9.135ns (83.025%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 f  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         1.265     1.265 f  uCA_IBUF[4]_inst/O
                         net (fo=63, routed)          4.346     5.611    OneWire/uCA[4]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.105     5.716 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=34, routed)          2.181     7.897    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.126     8.023 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.401     9.424    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.267     9.691 f  OneWire/TempCtrl[3]_i_2_comp_5/O
                         net (fo=1, routed)           0.682    10.372    OneWire/TempCtrl[3]_i_2_n_0_repN
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.105    10.477 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.526    11.003    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X39Y75         FDCE                                         r  OneWire/OneWBitCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.229    -1.564    OneWire/clock
    SLICE_X39Y75         FDCE                                         r  OneWire/OneWBitCount_reg[6]/C

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.002ns  (logic 1.868ns (16.977%)  route 9.134ns (83.023%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 f  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         1.265     1.265 f  uCA_IBUF[4]_inst/O
                         net (fo=63, routed)          4.346     5.611    OneWire/uCA[4]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.105     5.716 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=34, routed)          2.181     7.897    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.126     8.023 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.401     9.424    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.267     9.691 f  OneWire/TempCtrl[3]_i_2_comp_5/O
                         net (fo=1, routed)           0.682    10.372    OneWire/TempCtrl[3]_i_2_n_0_repN
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.105    10.477 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.525    11.002    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X36Y76         FDCE                                         r  OneWire/OneWBitCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.230    -1.563    OneWire/clock
    SLICE_X36Y76         FDCE                                         r  OneWire/OneWBitCount_reg[3]/C

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.002ns  (logic 1.868ns (16.977%)  route 9.134ns (83.023%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 f  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         1.265     1.265 f  uCA_IBUF[4]_inst/O
                         net (fo=63, routed)          4.346     5.611    OneWire/uCA[4]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.105     5.716 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=34, routed)          2.181     7.897    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.126     8.023 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.401     9.424    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.267     9.691 f  OneWire/TempCtrl[3]_i_2_comp_5/O
                         net (fo=1, routed)           0.682    10.372    OneWire/TempCtrl[3]_i_2_n_0_repN
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.105    10.477 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.525    11.002    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X36Y76         FDCE                                         r  OneWire/OneWBitCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.230    -1.563    OneWire/clock
    SLICE_X36Y76         FDCE                                         r  OneWire/OneWBitCount_reg[4]/C

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            OneWire/OneWBitCount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.002ns  (logic 1.868ns (16.977%)  route 9.134ns (83.023%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 f  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         1.265     1.265 f  uCA_IBUF[4]_inst/O
                         net (fo=63, routed)          4.346     5.611    OneWire/uCA[4]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.105     5.716 f  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=34, routed)          2.181     7.897    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.126     8.023 f  OneWire/TempCtrl[3]_i_1_comp_1/O
                         net (fo=1, routed)           1.401     9.424    OneWire/TempCtrl[3]_i_1_n_0_repN_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.267     9.691 f  OneWire/TempCtrl[3]_i_2_comp_5/O
                         net (fo=1, routed)           0.682    10.372    OneWire/TempCtrl[3]_i_2_n_0_repN
    SLICE_X37Y76         LUT4 (Prop_lut4_I1_O)        0.105    10.477 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.525    11.002    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X36Y76         FDCE                                         r  OneWire/OneWBitCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.230    -1.563    OneWire/clock
    SLICE_X36Y76         FDCE                                         r  OneWire/OneWBitCount_reg[7]/C

Slack:                    inf
  Source:                 uCD[5]
                            (input port)
  Destination:            uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.959ns  (logic 1.270ns (12.756%)  route 8.689ns (87.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P22                                               0.000     0.000 r  uCD[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[5]_inst/IO
    P22                  IBUF (Prop_ibuf_I_O)         1.270     1.270 r  uCD_IOBUF[5]_inst/IBUF/O
                         net (fo=52, routed)          8.689     9.959    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X1Y8          RAMB18E1                                     r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.287    -1.505    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y8          RAMB18E1                                     r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 uCA[4]
                            (input port)
  Destination:            OneWire/OneWWrtByte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.836ns  (logic 2.022ns (20.557%)  route 7.814ns (79.443%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  uCA[4] (IN)
                         net (fo=0)                   0.000     0.000    uCA[4]
    R20                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  uCA_IBUF[4]_inst/O
                         net (fo=63, routed)          4.346     5.611    OneWire/uCA[4]
    SLICE_X37Y71         LUT6 (Prop_lut6_I2_O)        0.105     5.716 r  OneWire/One_Wire_Out[15]_INST_0_i_1/O
                         net (fo=34, routed)          1.733     7.449    OneWire/One_Wire_Out[15]_INST_0_i_1_n_0
    SLICE_X33Y62         LUT3 (Prop_lut3_I2_O)        0.115     7.564 r  OneWire/OneWWrtByte[7]_i_3_comp_2/O
                         net (fo=1, routed)           0.969     8.533    OneWire/OneWWrtByte[7]_i_3_n_0_repN_2
    SLICE_X33Y78         LUT5 (Prop_lut5_I0_O)        0.270     8.803 r  OneWire/TempCtrl[3]_i_2_replica_comp_4/O
                         net (fo=1, routed)           0.766     9.569    OneWire/TempCtrl[3]_i_2_n_0_repN_10
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.267     9.836 r  OneWire/OneWWrtByte[0]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.836    OneWire/p_2_in[0]
    SLICE_X39Y77         FDCE                                         r  OneWire/OneWWrtByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       1.232    -1.561    OneWire/clock
    SLICE_X39Y77         FDCE                                         r  OneWire/OneWWrtByte_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCA[0]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.277ns  (logic 0.408ns (31.920%)  route 0.870ns (68.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  uCA[0] (IN)
                         net (fo=0)                   0.000     0.000    uCA[0]
    N20                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  uCA_IBUF[0]_inst/O
                         net (fo=283, routed)         0.870     1.277    ILA_uC/U0/ila_core_inst/TRIGGER_I[4]
    SLICE_X8Y71          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.822    -0.868    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y71          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK

Slack:                    inf
  Source:                 uCD[1]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.423ns (31.900%)  route 0.902ns (68.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  uCD[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[1]_inst/IO
    M22                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  uCD_IOBUF[1]_inst/IBUF/O
                         net (fo=59, routed)          0.902     1.325    ILA_uC/U0/ila_core_inst/TRIGGER_I[17]
    SLICE_X8Y75          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.817    -0.872    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y75          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK

Slack:                    inf
  Source:                 uCD[6]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.418ns (30.952%)  route 0.932ns (69.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  uCD[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[6]_inst/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  uCD_IOBUF[6]_inst/IBUF/O
                         net (fo=51, routed)          0.932     1.349    ILA_uC/U0/ila_core_inst/TRIGGER_I[22]
    SLICE_X8Y75          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.817    -0.872    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y75          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK

Slack:                    inf
  Source:                 uCD[0]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.403ns (29.634%)  route 0.957ns (70.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  uCD[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[0]_inst/IO
    M19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  uCD_IOBUF[0]_inst/IBUF/O
                         net (fo=59, routed)          0.957     1.360    ILA_uC/U0/ila_core_inst/TRIGGER_I[16]
    SLICE_X8Y75          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.817    -0.872    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y75          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK

Slack:                    inf
  Source:                 uCD[3]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.417ns (30.411%)  route 0.955ns (69.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  uCD[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[3]_inst/IO
    N22                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  uCD_IOBUF[3]_inst/IBUF/O
                         net (fo=57, routed)          0.955     1.372    ILA_uC/U0/ila_core_inst/TRIGGER_I[19]
    SLICE_X8Y75          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.817    -0.872    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y75          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.399ns (28.844%)  route 0.985ns (71.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 r  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         0.985     1.384    ILA_uC/U0/ila_core_inst/TRIGGER_I[5]
    SLICE_X8Y71          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.822    -0.868    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y71          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK

Slack:                    inf
  Source:                 uCD[8]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.409ns  (logic 0.420ns (29.821%)  route 0.989ns (70.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T21                                               0.000     0.000 r  uCD[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[8]_inst/IO
    T21                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[8]_inst/IBUF/O
                         net (fo=52, routed)          0.989     1.409    ILA_uC/U0/ila_core_inst/TRIGGER_I[24]
    SLICE_X8Y76          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.818    -0.871    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y76          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK

Slack:                    inf
  Source:                 uCD[2]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.422ns (29.869%)  route 0.992ns (70.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  uCD[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[2]_inst/IO
    M21                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  uCD_IOBUF[2]_inst/IBUF/O
                         net (fo=59, routed)          0.992     1.414    ILA_uC/U0/ila_core_inst/TRIGGER_I[18]
    SLICE_X8Y75          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.817    -0.872    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y75          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK

Slack:                    inf
  Source:                 uCD[4]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.423ns (29.813%)  route 0.995ns (70.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  uCD[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[4]_inst/IO
    N21                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  uCD_IOBUF[4]_inst/IBUF/O
                         net (fo=57, routed)          0.995     1.418    ILA_uC/U0/ila_core_inst/TRIGGER_I[20]
    SLICE_X8Y75          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.817    -0.872    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y75          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK

Slack:                    inf
  Source:                 uCD[10]
                            (input port)
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.429ns (29.786%)  route 1.012ns (70.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  uCD[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[10]_inst/IO
    V22                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  uCD_IOBUF[10]_inst/IBUF/O
                         net (fo=45, routed)          1.012     1.442    ILA_uC/U0/ila_core_inst/TRIGGER_I[26]
    SLICE_X8Y76          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=12407, routed)       0.818    -0.871    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X8Y76          SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk_560MHz_PLL_AFE_1

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AFE1Dat_N[6]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.600ns  (logic 1.600ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 2.199 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 f  AFE1Dat_N[6] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[6].dfebit_inst/AFE1Dat_N[0]
    AB3                  IBUFDS (Prop_ibufds_IB_O)    0.920     0.920 r  AFE/afe1_inst/genfebit[6].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.920    AFE/afe1_inst/genfebit[6].dfebit_inst/din_ibuf
    IDELAY_X1Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.600 r  AFE/afe1_inst/genfebit[6].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.600    AFE/afe1_inst/genfebit[6].dfebit_inst/din_delayed
    ILOGIC_X1Y18         ISERDESE2                                    r  AFE/afe1_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.306     2.199    AFE/afe1_inst/genfebit[6].dfebit_inst/CLKB
    ILOGIC_X1Y18         ISERDESE2                                    r  AFE/afe1_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_N[5]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.596ns  (logic 1.596ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 2.202 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA1                                               0.000     0.000 f  AFE1Dat_N[5] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[5].dfebit_inst/AFE1Dat_N[0]
    AA2                  IBUFDS (Prop_ibufds_IB_O)    0.916     0.916 r  AFE/afe1_inst/genfebit[5].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.916    AFE/afe1_inst/genfebit[5].dfebit_inst/din_ibuf
    IDELAY_X1Y16         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.596 r  AFE/afe1_inst/genfebit[5].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.596    AFE/afe1_inst/genfebit[5].dfebit_inst/din_delayed
    ILOGIC_X1Y16         ISERDESE2                                    r  AFE/afe1_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.309     2.202    AFE/afe1_inst/genfebit[5].dfebit_inst/CLKB
    ILOGIC_X1Y16         ISERDESE2                                    r  AFE/afe1_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_N[2]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.588ns  (logic 1.588ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 2.202 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W1                                                0.000     0.000 f  AFE1Dat_N[2] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[2].dfebit_inst/AFE1Dat_N[0]
    V1                   IBUFDS (Prop_ibufds_IB_O)    0.908     0.908 r  AFE/afe1_inst/genfebit[2].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.908    AFE/afe1_inst/genfebit[2].dfebit_inst/din_ibuf
    IDELAY_X1Y36         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.588 r  AFE/afe1_inst/genfebit[2].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.588    AFE/afe1_inst/genfebit[2].dfebit_inst/din_delayed
    ILOGIC_X1Y36         ISERDESE2                                    r  AFE/afe1_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.309     2.202    AFE/afe1_inst/genfebit[2].dfebit_inst/CLKB
    ILOGIC_X1Y36         ISERDESE2                                    r  AFE/afe1_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_N[7]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.583ns  (logic 1.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 2.202 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 f  AFE1Dat_N[7] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[7].dfebit_inst/AFE1Dat_N[0]
    AB5                  IBUFDS (Prop_ibufds_IB_O)    0.903     0.903 r  AFE/afe1_inst/genfebit[7].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.903    AFE/afe1_inst/genfebit[7].dfebit_inst/din_ibuf
    IDELAY_X1Y14         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.583 r  AFE/afe1_inst/genfebit[7].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.583    AFE/afe1_inst/genfebit[7].dfebit_inst/din_delayed
    ILOGIC_X1Y14         ISERDESE2                                    r  AFE/afe1_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.309     2.202    AFE/afe1_inst/genfebit[7].dfebit_inst/CLKB
    ILOGIC_X1Y14         ISERDESE2                                    r  AFE/afe1_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_N[3]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.578ns  (logic 1.578ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 2.196 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  AFE1Dat_N[3] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[3].dfebit_inst/AFE1Dat_N[0]
    W3                   IBUFDS (Prop_ibufds_IB_O)    0.898     0.898 r  AFE/afe1_inst/genfebit[3].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.898    AFE/afe1_inst/genfebit[3].dfebit_inst/din_ibuf
    IDELAY_X1Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.578 r  AFE/afe1_inst/genfebit[3].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.578    AFE/afe1_inst/genfebit[3].dfebit_inst/din_delayed
    ILOGIC_X1Y30         ISERDESE2                                    r  AFE/afe1_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.303     2.196    AFE/afe1_inst/genfebit[3].dfebit_inst/CLKB
    ILOGIC_X1Y30         ISERDESE2                                    r  AFE/afe1_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_N[1]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.576ns  (logic 1.576ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 2.199 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  AFE1Dat_N[1] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[1].dfebit_inst/AFE1Dat_N[0]
    U2                   IBUFDS (Prop_ibufds_IB_O)    0.896     0.896 r  AFE/afe1_inst/genfebit[1].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.896    AFE/afe1_inst/genfebit[1].dfebit_inst/din_ibuf
    IDELAY_X1Y32         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.576 r  AFE/afe1_inst/genfebit[1].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.576    AFE/afe1_inst/genfebit[1].dfebit_inst/din_delayed
    ILOGIC_X1Y32         ISERDESE2                                    r  AFE/afe1_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.306     2.199    AFE/afe1_inst/genfebit[1].dfebit_inst/CLKB
    ILOGIC_X1Y32         ISERDESE2                                    r  AFE/afe1_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_N[7]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.572ns  (logic 1.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.189 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  AFE0Dat_N[7] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[7].dfebit_inst/AFE0Dat_N[0]
    P1                   IBUFDS (Prop_ibufds_IB_O)    0.892     0.892 r  AFE/afe0_inst/genfebit[7].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.892    AFE/afe0_inst/genfebit[7].dfebit_inst/din_ibuf
    IDELAY_X1Y66         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.572 r  AFE/afe0_inst/genfebit[7].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.572    AFE/afe0_inst/genfebit[7].dfebit_inst/din_delayed
    ILOGIC_X1Y66         ISERDESE2                                    r  AFE/afe0_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.296     2.189    AFE/afe0_inst/genfebit[7].dfebit_inst/CLKB
    ILOGIC_X1Y66         ISERDESE2                                    r  AFE/afe0_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1FCLK_N
                            (input port)
  Destination:            AFE/afe1_inst/ffebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.565ns  (logic 1.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 2.196 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 f  AFE1FCLK_N (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/ffebit_inst/AFE1FCLK_N
    U4                   IBUFDS (Prop_ibufds_IB_O)    0.885     0.885 r  AFE/afe1_inst/ffebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.885    AFE/afe1_inst/ffebit_inst/din_ibuf
    IDELAY_X1Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.565 r  AFE/afe1_inst/ffebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.565    AFE/afe1_inst/ffebit_inst/din_delayed
    ILOGIC_X1Y28         ISERDESE2                                    r  AFE/afe1_inst/ffebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.303     2.196    AFE/afe1_inst/ffebit_inst/CLKB
    ILOGIC_X1Y28         ISERDESE2                                    r  AFE/afe1_inst/ffebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_N[0]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.564ns  (logic 1.564ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 2.194 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  AFE1Dat_N[0] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[0].dfebit_inst/AFE1Dat_N[0]
    T3                   IBUFDS (Prop_ibufds_IB_O)    0.884     0.884 r  AFE/afe1_inst/genfebit[0].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.884    AFE/afe1_inst/genfebit[0].dfebit_inst/din_ibuf
    IDELAY_X1Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.564 r  AFE/afe1_inst/genfebit[0].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.564    AFE/afe1_inst/genfebit[0].dfebit_inst/din_delayed
    ILOGIC_X1Y26         ISERDESE2                                    r  AFE/afe1_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.301     2.194    AFE/afe1_inst/genfebit[0].dfebit_inst/CLKB
    ILOGIC_X1Y26         ISERDESE2                                    r  AFE/afe1_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_N[4]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.564ns  (logic 1.564ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 2.183 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 f  AFE0Dat_N[4] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[4].dfebit_inst/AFE0Dat_N[0]
    M2                   IBUFDS (Prop_ibufds_IB_O)    0.884     0.884 r  AFE/afe0_inst/genfebit[4].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.884    AFE/afe0_inst/genfebit[4].dfebit_inst/din_ibuf
    IDELAY_X1Y70         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.564 r  AFE/afe0_inst/genfebit[4].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.564    AFE/afe0_inst/genfebit[4].dfebit_inst/din_delayed
    ILOGIC_X1Y70         ISERDESE2                                    r  AFE/afe0_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.290     2.183    AFE/afe0_inst/genfebit[4].dfebit_inst/CLKB
    ILOGIC_X1Y70         ISERDESE2                                    r  AFE/afe0_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AFE0Dat_P[3]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.590ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 1.745 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  AFE0Dat_P[3] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[3].dfebit_inst/AFE0Dat_P[0]
    L5                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  AFE/afe0_inst/genfebit[3].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.346    AFE/afe0_inst/genfebit[3].dfebit_inst/din_ibuf
    IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.590 r  AFE/afe0_inst/genfebit[3].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.590    AFE/afe0_inst/genfebit[3].dfebit_inst/din_delayed
    ILOGIC_X1Y82         ISERDESE2                                    r  AFE/afe0_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.852     1.745    AFE/afe0_inst/genfebit[3].dfebit_inst/CLKB
    ILOGIC_X1Y82         ISERDESE2                                    r  AFE/afe0_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_P[1]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.610ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 1.750 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  AFE0Dat_P[1] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[1].dfebit_inst/AFE0Dat_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  AFE/afe0_inst/genfebit[1].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.366    AFE/afe0_inst/genfebit[1].dfebit_inst/din_ibuf
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.610 r  AFE/afe0_inst/genfebit[1].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.610    AFE/afe0_inst/genfebit[1].dfebit_inst/din_delayed
    ILOGIC_X1Y96         ISERDESE2                                    r  AFE/afe0_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.857     1.750    AFE/afe0_inst/genfebit[1].dfebit_inst/CLKB
    ILOGIC_X1Y96         ISERDESE2                                    r  AFE/afe0_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0FCLK_P
                            (input port)
  Destination:            AFE/afe0_inst/ffebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.610ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 1.741 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  AFE0FCLK_P (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/ffebit_inst/AFE0FCLK_P
    L8                   IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  AFE/afe0_inst/ffebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.366    AFE/afe0_inst/ffebit_inst/din_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.610 r  AFE/afe0_inst/ffebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.610    AFE/afe0_inst/ffebit_inst/din_delayed
    ILOGIC_X1Y78         ISERDESE2                                    r  AFE/afe0_inst/ffebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.849     1.741    AFE/afe0_inst/ffebit_inst/CLKB
    ILOGIC_X1Y78         ISERDESE2                                    r  AFE/afe0_inst/ffebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_P[5]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 1.745 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  AFE0Dat_P[5] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[5].dfebit_inst/AFE0Dat_P[0]
    N4                   IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  AFE/afe0_inst/genfebit[5].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.367    AFE/afe0_inst/genfebit[5].dfebit_inst/din_ibuf
    IDELAY_X1Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.611 r  AFE/afe0_inst/genfebit[5].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.611    AFE/afe0_inst/genfebit[5].dfebit_inst/din_delayed
    ILOGIC_X1Y68         ISERDESE2                                    r  AFE/afe0_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.852     1.745    AFE/afe0_inst/genfebit[5].dfebit_inst/CLKB
    ILOGIC_X1Y68         ISERDESE2                                    r  AFE/afe0_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_P[2]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.615ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 1.749 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  AFE0Dat_P[2] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[2].dfebit_inst/AFE0Dat_P[0]
    K3                   IBUFDS (Prop_ibufds_I_O)     0.371     0.371 r  AFE/afe0_inst/genfebit[2].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.371    AFE/afe0_inst/genfebit[2].dfebit_inst/din_ibuf
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.615 r  AFE/afe0_inst/genfebit[2].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.615    AFE/afe0_inst/genfebit[2].dfebit_inst/din_delayed
    ILOGIC_X1Y92         ISERDESE2                                    r  AFE/afe0_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.856     1.749    AFE/afe0_inst/genfebit[2].dfebit_inst/CLKB
    ILOGIC_X1Y92         ISERDESE2                                    r  AFE/afe0_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_P[4]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.616ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 1.751 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  AFE1Dat_P[4] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[4].dfebit_inst/AFE1Dat_P[0]
    W7                   IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  AFE/afe1_inst/genfebit[4].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.372    AFE/afe1_inst/genfebit[4].dfebit_inst/din_ibuf
    IDELAY_X1Y8          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  AFE/afe1_inst/genfebit[4].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.616    AFE/afe1_inst/genfebit[4].dfebit_inst/din_delayed
    ILOGIC_X1Y8          ISERDESE2                                    r  AFE/afe1_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.859     1.751    AFE/afe1_inst/genfebit[4].dfebit_inst/CLKB
    ILOGIC_X1Y8          ISERDESE2                                    r  AFE/afe1_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_P[0]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.616ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 1.751 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  AFE0Dat_P[0] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[0].dfebit_inst/AFE0Dat_P[0]
    J3                   IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  AFE/afe0_inst/genfebit[0].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.372    AFE/afe0_inst/genfebit[0].dfebit_inst/din_ibuf
    IDELAY_X1Y98         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  AFE/afe0_inst/genfebit[0].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.616    AFE/afe0_inst/genfebit[0].dfebit_inst/din_delayed
    ILOGIC_X1Y98         ISERDESE2                                    r  AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.859     1.751    AFE/afe0_inst/genfebit[0].dfebit_inst/CLKB
    ILOGIC_X1Y98         ISERDESE2                                    r  AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_P[6]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.619ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 1.747 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  AFE0Dat_P[6] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[6].dfebit_inst/AFE0Dat_P[0]
    P3                   IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  AFE/afe0_inst/genfebit[6].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.375    AFE/afe0_inst/genfebit[6].dfebit_inst/din_ibuf
    IDELAY_X1Y64         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.619 r  AFE/afe0_inst/genfebit[6].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.619    AFE/afe0_inst/genfebit[6].dfebit_inst/din_delayed
    ILOGIC_X1Y64         ISERDESE2                                    r  AFE/afe0_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.854     1.747    AFE/afe0_inst/genfebit[6].dfebit_inst/CLKB
    ILOGIC_X1Y64         ISERDESE2                                    r  AFE/afe0_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_P[4]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.621ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 1.743 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  AFE0Dat_P[4] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[4].dfebit_inst/AFE0Dat_P[0]
    M2                   IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  AFE/afe0_inst/genfebit[4].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.377    AFE/afe0_inst/genfebit[4].dfebit_inst/din_ibuf
    IDELAY_X1Y70         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.621 r  AFE/afe0_inst/genfebit[4].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.621    AFE/afe0_inst/genfebit[4].dfebit_inst/din_delayed
    ILOGIC_X1Y70         ISERDESE2                                    r  AFE/afe0_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.850     1.743    AFE/afe0_inst/genfebit[4].dfebit_inst/CLKB
    ILOGIC_X1Y70         ISERDESE2                                    r  AFE/afe0_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_P[0]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.622ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 1.742 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  AFE1Dat_P[0] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[0].dfebit_inst/AFE1Dat_P[0]
    T3                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  AFE/afe1_inst/genfebit[0].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.378    AFE/afe1_inst/genfebit[0].dfebit_inst/din_ibuf
    IDELAY_X1Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.622 r  AFE/afe1_inst/genfebit[0].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.622    AFE/afe1_inst/genfebit[0].dfebit_inst/din_delayed
    ILOGIC_X1Y26         ISERDESE2                                    r  AFE/afe1_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.850     1.742    AFE/afe1_inst/genfebit[0].dfebit_inst/CLKB
    ILOGIC_X1Y26         ISERDESE2                                    r  AFE/afe1_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk_80MHz_PLL_AFE_1

Max Delay          3041 Endpoints
Min Delay          3041 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3][11]/CLR
                            (recovery check against rising-edge clock Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.582ns  (logic 1.390ns (10.234%)  route 12.192ns (89.766%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          4.127     5.391    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.126     5.517 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1880, routed)        8.064    13.582    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X58Y42         FDCE                                         f  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330     1.330    AFE_DataPath_inst/Clk_80MHz
    SLICE_X58Y42         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3][11]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3][3]/PRE
                            (recovery check against rising-edge clock Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.582ns  (logic 1.390ns (10.234%)  route 12.192ns (89.766%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          4.127     5.391    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.126     5.517 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1880, routed)        8.064    13.582    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X58Y42         FDPE                                         f  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330     1.330    AFE_DataPath_inst/Clk_80MHz
    SLICE_X58Y42         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3][3]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3][7]/CLR
                            (recovery check against rising-edge clock Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.582ns  (logic 1.390ns (10.234%)  route 12.192ns (89.766%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          4.127     5.391    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.126     5.517 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1880, routed)        8.064    13.582    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X58Y42         FDCE                                         f  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330     1.330    AFE_DataPath_inst/Clk_80MHz
    SLICE_X58Y42         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3][7]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3][9]/CLR
                            (recovery check against rising-edge clock Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.582ns  (logic 1.390ns (10.234%)  route 12.192ns (89.766%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          4.127     5.391    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.126     5.517 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1880, routed)        8.064    13.582    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X58Y42         FDCE                                         f  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330     1.330    AFE_DataPath_inst/Clk_80MHz
    SLICE_X58Y42         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].IntTrgThresh_reg[1][3][9]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][1]/CLR
                            (recovery check against rising-edge clock Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.578ns  (logic 1.390ns (10.237%)  route 12.188ns (89.763%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          4.127     5.391    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.126     5.517 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1880, routed)        8.061    13.578    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X59Y42         FDCE                                         f  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330     1.330    AFE_DataPath_inst/Clk_80MHz
    SLICE_X59Y42         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][1]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][2]/PRE
                            (recovery check against rising-edge clock Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.578ns  (logic 1.390ns (10.237%)  route 12.188ns (89.763%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          4.127     5.391    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.126     5.517 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1880, routed)        8.061    13.578    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X59Y42         FDPE                                         f  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330     1.330    AFE_DataPath_inst/Clk_80MHz
    SLICE_X59Y42         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][2]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][5]/CLR
                            (recovery check against rising-edge clock Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.578ns  (logic 1.390ns (10.237%)  route 12.188ns (89.763%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          4.127     5.391    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.126     5.517 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1880, routed)        8.061    13.578    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X59Y42         FDCE                                         f  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330     1.330    AFE_DataPath_inst/Clk_80MHz
    SLICE_X59Y42         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][5]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][11]/CLR
                            (recovery check against rising-edge clock Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.451ns  (logic 1.390ns (10.334%)  route 12.061ns (89.666%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          4.127     5.391    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.126     5.517 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1880, routed)        7.934    13.451    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X59Y43         FDCE                                         f  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330     1.330    AFE_DataPath_inst/Clk_80MHz
    SLICE_X59Y43         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][11]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][9]/CLR
                            (recovery check against rising-edge clock Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.451ns  (logic 1.390ns (10.334%)  route 12.061ns (89.666%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          4.127     5.391    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.126     5.517 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1880, routed)        7.934    13.451    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X59Y43         FDCE                                         f  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330     1.330    AFE_DataPath_inst/Clk_80MHz
    SLICE_X59Y43         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].IntTrgThresh_reg[1][7][9]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Pad_Avg_Count_reg[1][0]/CLR
                            (recovery check against rising-edge clock Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.435ns  (logic 1.390ns (10.346%)  route 12.045ns (89.654%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          4.127     5.391    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X42Y58         LUT1 (Prop_lut1_I0_O)        0.126     5.517 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1880, routed)        7.918    13.435    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X58Y44         FDCE                                         f  AFE_DataPath_inst/Gen_Two_AFEs[1].Pad_Avg_Count_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        1.330     1.330    AFE_DataPath_inst/Clk_80MHz
    SLICE_X58Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Pad_Avg_Count_reg[1][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][7]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.420ns (26.963%)  route 1.138ns (73.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.138     1.558    AFE_DataPath_inst/uCD[7]
    SLICE_X40Y54         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.831     0.831    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y54         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][7]/C

Slack:                    inf
  Source:                 uCD[13]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][5]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.438ns (25.067%)  route 1.311ns (74.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W21                                               0.000     0.000 r  uCD[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[13]_inst/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uCD_IOBUF[13]_inst/IBUF/O
                         net (fo=8, routed)           1.311     1.749    AFE_DataPath_inst/uCD[13]
    SLICE_X43Y53         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.831     0.831    AFE_DataPath_inst/Clk_80MHz
    SLICE_X43Y53         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][5]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].IntTrgThresh_reg[0][5][7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.974ns  (logic 0.420ns (21.271%)  route 1.554ns (78.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.554     1.974    AFE_DataPath_inst/uCD[7]
    SLICE_X57Y57         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].IntTrgThresh_reg[0][5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.833     0.833    AFE_DataPath_inst/Clk_80MHz
    SLICE_X57Y57         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].IntTrgThresh_reg[0][5][7]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh_reg[0][0][7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.029ns  (logic 0.420ns (20.696%)  route 1.609ns (79.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.609     2.029    AFE_DataPath_inst/uCD[7]
    SLICE_X57Y56         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh_reg[0][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.834     0.834    AFE_DataPath_inst/Clk_80MHz
    SLICE_X57Y56         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh_reg[0][0][7]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.500ns (23.859%)  route 1.595ns (76.141%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  GA_IBUF[1]_inst/O
                         net (fo=47, routed)          1.437     1.846    AFE_DataPath_inst/AFE_Pipeline_inst/GA[1]
    SLICE_X46Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.891 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn[0][0][5]_i_2/O
                         net (fo=1, routed)           0.158     2.050    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn[0][0][5]_i_2_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.095 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn[0][0][5]_i_1/O
                         net (fo=1, routed)           0.000     2.095    AFE_DataPath_inst/AFE_Pipeline_inst_n_8
    SLICE_X46Y49         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.835     0.835    AFE_DataPath_inst/Clk_80MHz
    SLICE_X46Y49         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][5]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferIn_reg[0][6][5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.192ns  (logic 0.500ns (22.799%)  route 1.692ns (77.201%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         0.410     0.410 r  GA_IBUF[1]_inst/O
                         net (fo=47, routed)          1.558     1.968    AFE_DataPath_inst/AFE_Pipeline_inst/GA[1]
    SLICE_X47Y46         LUT5 (Prop_lut5_I4_O)        0.045     2.013 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferIn[0][6][5]_i_2/O
                         net (fo=1, routed)           0.134     2.147    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferIn[0][6][5]_i_2_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.192 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferIn[0][6][5]_i_1/O
                         net (fo=1, routed)           0.000     2.192    AFE_DataPath_inst/AFE_Pipeline_inst_n_92
    SLICE_X47Y46         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferIn_reg[0][6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.834     0.834    AFE_DataPath_inst/Clk_80MHz
    SLICE_X47Y46         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].BufferIn_reg[0][6][5]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][10]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.216ns  (logic 0.454ns (20.482%)  route 1.762ns (79.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          1.461     1.870    AFE_DataPath_inst/CpldRst
    SLICE_X47Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.915 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn[1][4][15]_i_1/O
                         net (fo=16, routed)          0.301     2.216    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4]0
    SLICE_X47Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.825     0.825    AFE_DataPath_inst/Clk_80MHz
    SLICE_X47Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][10]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][11]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.216ns  (logic 0.454ns (20.482%)  route 1.762ns (79.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          1.461     1.870    AFE_DataPath_inst/CpldRst
    SLICE_X47Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.915 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn[1][4][15]_i_1/O
                         net (fo=16, routed)          0.301     2.216    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4]0
    SLICE_X47Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.825     0.825    AFE_DataPath_inst/Clk_80MHz
    SLICE_X47Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][11]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][13]/CE
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.216ns  (logic 0.454ns (20.482%)  route 1.762ns (79.518%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  CpldRst_IBUF_inst/O
                         net (fo=38, routed)          1.461     1.870    AFE_DataPath_inst/CpldRst
    SLICE_X47Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.915 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn[1][4][15]_i_1/O
                         net (fo=16, routed)          0.301     2.216    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4]0
    SLICE_X47Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.825     0.825    AFE_DataPath_inst/Clk_80MHz
    SLICE_X47Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[4].BufferIn_reg[1][4][13]/C

Slack:                    inf
  Source:                 uCD[15]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][7]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.442ns (19.896%)  route 1.779ns (80.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  uCD[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[15]_inst/IO
    Y21                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  uCD_IOBUF[15]_inst/IBUF/O
                         net (fo=8, routed)           1.779     2.221    AFE_DataPath_inst/uCD[15]
    SLICE_X43Y53         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2278, routed)        0.831     0.831    AFE_DataPath_inst/Clk_80MHz
    SLICE_X43Y53         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SysClk_PLL_0

Max Delay           342 Endpoints
Min Delay           342 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            AFE_DataPath_inst/BeamOnLength_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.770ns  (logic 1.949ns (22.225%)  route 6.821ns (77.775%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=85, routed)          5.037     6.299    AFE_DataPath_inst/uCA[7]
    SLICE_X54Y58         LUT4 (Prop_lut4_I1_O)        0.118     6.417 f  AFE_DataPath_inst/BeamOffLength[11]_i_2/O
                         net (fo=3, routed)           0.683     7.100    AFE_DataPath_inst/BeamOffLength[11]_i_2_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.284     7.384 r  AFE_DataPath_inst/PipelineSet[7]_i_2/O
                         net (fo=3, routed)           0.468     7.851    AFE_DataPath_inst/PipelineSet[7]_i_2_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I2_O)        0.285     8.136 r  AFE_DataPath_inst/BeamOnLength[11]_i_1/O
                         net (fo=12, routed)          0.634     8.770    AFE_DataPath_inst/BeamOnLength0
    SLICE_X44Y57         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.246    -1.547    AFE_DataPath_inst/SysClk
    SLICE_X44Y57         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[0]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            AFE_DataPath_inst/BeamOnLength_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.770ns  (logic 1.949ns (22.225%)  route 6.821ns (77.775%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=85, routed)          5.037     6.299    AFE_DataPath_inst/uCA[7]
    SLICE_X54Y58         LUT4 (Prop_lut4_I1_O)        0.118     6.417 f  AFE_DataPath_inst/BeamOffLength[11]_i_2/O
                         net (fo=3, routed)           0.683     7.100    AFE_DataPath_inst/BeamOffLength[11]_i_2_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.284     7.384 r  AFE_DataPath_inst/PipelineSet[7]_i_2/O
                         net (fo=3, routed)           0.468     7.851    AFE_DataPath_inst/PipelineSet[7]_i_2_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I2_O)        0.285     8.136 r  AFE_DataPath_inst/BeamOnLength[11]_i_1/O
                         net (fo=12, routed)          0.634     8.770    AFE_DataPath_inst/BeamOnLength0
    SLICE_X44Y57         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.246    -1.547    AFE_DataPath_inst/SysClk
    SLICE_X44Y57         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[1]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            AFE_DataPath_inst/BeamOnLength_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.770ns  (logic 1.949ns (22.225%)  route 6.821ns (77.775%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=85, routed)          5.037     6.299    AFE_DataPath_inst/uCA[7]
    SLICE_X54Y58         LUT4 (Prop_lut4_I1_O)        0.118     6.417 f  AFE_DataPath_inst/BeamOffLength[11]_i_2/O
                         net (fo=3, routed)           0.683     7.100    AFE_DataPath_inst/BeamOffLength[11]_i_2_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.284     7.384 r  AFE_DataPath_inst/PipelineSet[7]_i_2/O
                         net (fo=3, routed)           0.468     7.851    AFE_DataPath_inst/PipelineSet[7]_i_2_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I2_O)        0.285     8.136 r  AFE_DataPath_inst/BeamOnLength[11]_i_1/O
                         net (fo=12, routed)          0.634     8.770    AFE_DataPath_inst/BeamOnLength0
    SLICE_X44Y57         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.246    -1.547    AFE_DataPath_inst/SysClk
    SLICE_X44Y57         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[2]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            AFE_DataPath_inst/BeamOnLength_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.648ns  (logic 1.949ns (22.539%)  route 6.699ns (77.461%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=85, routed)          5.037     6.299    AFE_DataPath_inst/uCA[7]
    SLICE_X54Y58         LUT4 (Prop_lut4_I1_O)        0.118     6.417 f  AFE_DataPath_inst/BeamOffLength[11]_i_2/O
                         net (fo=3, routed)           0.683     7.100    AFE_DataPath_inst/BeamOffLength[11]_i_2_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.284     7.384 r  AFE_DataPath_inst/PipelineSet[7]_i_2/O
                         net (fo=3, routed)           0.468     7.851    AFE_DataPath_inst/PipelineSet[7]_i_2_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I2_O)        0.285     8.136 r  AFE_DataPath_inst/BeamOnLength[11]_i_1/O
                         net (fo=12, routed)          0.512     8.648    AFE_DataPath_inst/BeamOnLength0
    SLICE_X47Y59         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.245    -1.548    AFE_DataPath_inst/SysClk
    SLICE_X47Y59         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[3]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            AFE_DataPath_inst/BeamOnLength_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.648ns  (logic 1.949ns (22.539%)  route 6.699ns (77.461%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=85, routed)          5.037     6.299    AFE_DataPath_inst/uCA[7]
    SLICE_X54Y58         LUT4 (Prop_lut4_I1_O)        0.118     6.417 f  AFE_DataPath_inst/BeamOffLength[11]_i_2/O
                         net (fo=3, routed)           0.683     7.100    AFE_DataPath_inst/BeamOffLength[11]_i_2_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.284     7.384 r  AFE_DataPath_inst/PipelineSet[7]_i_2/O
                         net (fo=3, routed)           0.468     7.851    AFE_DataPath_inst/PipelineSet[7]_i_2_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I2_O)        0.285     8.136 r  AFE_DataPath_inst/BeamOnLength[11]_i_1/O
                         net (fo=12, routed)          0.512     8.648    AFE_DataPath_inst/BeamOnLength0
    SLICE_X47Y59         FDPE                                         r  AFE_DataPath_inst/BeamOnLength_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.245    -1.548    AFE_DataPath_inst/SysClk
    SLICE_X47Y59         FDPE                                         r  AFE_DataPath_inst/BeamOnLength_reg[4]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            AFE_DataPath_inst/BeamOnLength_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.648ns  (logic 1.949ns (22.539%)  route 6.699ns (77.461%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=85, routed)          5.037     6.299    AFE_DataPath_inst/uCA[7]
    SLICE_X54Y58         LUT4 (Prop_lut4_I1_O)        0.118     6.417 f  AFE_DataPath_inst/BeamOffLength[11]_i_2/O
                         net (fo=3, routed)           0.683     7.100    AFE_DataPath_inst/BeamOffLength[11]_i_2_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.284     7.384 r  AFE_DataPath_inst/PipelineSet[7]_i_2/O
                         net (fo=3, routed)           0.468     7.851    AFE_DataPath_inst/PipelineSet[7]_i_2_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I2_O)        0.285     8.136 r  AFE_DataPath_inst/BeamOnLength[11]_i_1/O
                         net (fo=12, routed)          0.512     8.648    AFE_DataPath_inst/BeamOnLength0
    SLICE_X47Y59         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.245    -1.548    AFE_DataPath_inst/SysClk
    SLICE_X47Y59         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[7]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            AFE_DataPath_inst/BeamOnLength_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.611ns  (logic 1.949ns (22.635%)  route 6.662ns (77.365%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=85, routed)          5.037     6.299    AFE_DataPath_inst/uCA[7]
    SLICE_X54Y58         LUT4 (Prop_lut4_I1_O)        0.118     6.417 f  AFE_DataPath_inst/BeamOffLength[11]_i_2/O
                         net (fo=3, routed)           0.683     7.100    AFE_DataPath_inst/BeamOffLength[11]_i_2_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.284     7.384 r  AFE_DataPath_inst/PipelineSet[7]_i_2/O
                         net (fo=3, routed)           0.468     7.851    AFE_DataPath_inst/PipelineSet[7]_i_2_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I2_O)        0.285     8.136 r  AFE_DataPath_inst/BeamOnLength[11]_i_1/O
                         net (fo=12, routed)          0.475     8.611    AFE_DataPath_inst/BeamOnLength0
    SLICE_X50Y58         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.248    -1.545    AFE_DataPath_inst/SysClk
    SLICE_X50Y58         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[9]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            AFE_DataPath_inst/BeamOnLength_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.595ns  (logic 1.949ns (22.679%)  route 6.645ns (77.321%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=85, routed)          5.037     6.299    AFE_DataPath_inst/uCA[7]
    SLICE_X54Y58         LUT4 (Prop_lut4_I1_O)        0.118     6.417 f  AFE_DataPath_inst/BeamOffLength[11]_i_2/O
                         net (fo=3, routed)           0.683     7.100    AFE_DataPath_inst/BeamOffLength[11]_i_2_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.284     7.384 r  AFE_DataPath_inst/PipelineSet[7]_i_2/O
                         net (fo=3, routed)           0.468     7.851    AFE_DataPath_inst/PipelineSet[7]_i_2_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I2_O)        0.285     8.136 r  AFE_DataPath_inst/BeamOnLength[11]_i_1/O
                         net (fo=12, routed)          0.458     8.595    AFE_DataPath_inst/BeamOnLength0
    SLICE_X48Y60         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.247    -1.546    AFE_DataPath_inst/SysClk
    SLICE_X48Y60         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[5]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            AFE_DataPath_inst/BeamOnLength_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.595ns  (logic 1.949ns (22.679%)  route 6.645ns (77.321%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=85, routed)          5.037     6.299    AFE_DataPath_inst/uCA[7]
    SLICE_X54Y58         LUT4 (Prop_lut4_I1_O)        0.118     6.417 f  AFE_DataPath_inst/BeamOffLength[11]_i_2/O
                         net (fo=3, routed)           0.683     7.100    AFE_DataPath_inst/BeamOffLength[11]_i_2_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.284     7.384 r  AFE_DataPath_inst/PipelineSet[7]_i_2/O
                         net (fo=3, routed)           0.468     7.851    AFE_DataPath_inst/PipelineSet[7]_i_2_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I2_O)        0.285     8.136 r  AFE_DataPath_inst/BeamOnLength[11]_i_1/O
                         net (fo=12, routed)          0.458     8.595    AFE_DataPath_inst/BeamOnLength0
    SLICE_X48Y60         FDPE                                         r  AFE_DataPath_inst/BeamOnLength_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.247    -1.546    AFE_DataPath_inst/SysClk
    SLICE_X48Y60         FDPE                                         r  AFE_DataPath_inst/BeamOnLength_reg[6]/C

Slack:                    inf
  Source:                 uCA[7]
                            (input port)
  Destination:            AFE_DataPath_inst/BeamOnLength_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.595ns  (logic 1.949ns (22.679%)  route 6.645ns (77.321%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  uCA[7] (IN)
                         net (fo=0)                   0.000     0.000    uCA[7]
    T19                  IBUF (Prop_ibuf_I_O)         1.262     1.262 f  uCA_IBUF[7]_inst/O
                         net (fo=85, routed)          5.037     6.299    AFE_DataPath_inst/uCA[7]
    SLICE_X54Y58         LUT4 (Prop_lut4_I1_O)        0.118     6.417 f  AFE_DataPath_inst/BeamOffLength[11]_i_2/O
                         net (fo=3, routed)           0.683     7.100    AFE_DataPath_inst/BeamOffLength[11]_i_2_n_0
    SLICE_X52Y58         LUT5 (Prop_lut5_I0_O)        0.284     7.384 r  AFE_DataPath_inst/PipelineSet[7]_i_2/O
                         net (fo=3, routed)           0.468     7.851    AFE_DataPath_inst/PipelineSet[7]_i_2_n_0
    SLICE_X51Y58         LUT5 (Prop_lut5_I2_O)        0.285     8.136 r  AFE_DataPath_inst/BeamOnLength[11]_i_1/O
                         net (fo=12, routed)          0.458     8.595    AFE_DataPath_inst/BeamOnLength0
    SLICE_X48Y60         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         1.247    -1.546    AFE_DataPath_inst/SysClk
    SLICE_X48Y60         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.420ns (29.041%)  route 1.026ns (70.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.026     1.446    Trigger_logic/uCD[7]
    SLICE_X38Y58         FDCE                                         r  Trigger_logic/TurnOffTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.828    -0.861    Trigger_logic/SysClk
    SLICE_X38Y58         FDCE                                         r  Trigger_logic/TurnOffTime_reg[7]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            Trigger_logic/TurnOnTime_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.420ns (27.511%)  route 1.107ns (72.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.107     1.527    Trigger_logic/uCD[7]
    SLICE_X42Y59         FDCE                                         r  Trigger_logic/TurnOnTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.830    -0.860    Trigger_logic/SysClk
    SLICE_X42Y59         FDCE                                         r  Trigger_logic/TurnOnTime_reg[7]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            Trigger_logic/LEDTime_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.420ns (25.678%)  route 1.216ns (74.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.216     1.636    Trigger_logic/uCD[7]
    SLICE_X40Y60         FDCE                                         r  Trigger_logic/LEDTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.829    -0.861    Trigger_logic/SysClk
    SLICE_X40Y60         FDCE                                         r  Trigger_logic/LEDTime_reg[7]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            AFE_DataPath_inst/BeamOnLength_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.718ns  (logic 0.420ns (24.447%)  route 1.298ns (75.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.298     1.718    AFE_DataPath_inst/uCD[7]
    SLICE_X47Y59         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.831    -0.859    AFE_DataPath_inst/SysClk
    SLICE_X47Y59         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[7]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            AFE_DataPath_inst/BeamOffLength_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.420ns (23.659%)  route 1.355ns (76.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.355     1.775    AFE_DataPath_inst/uCD[7]
    SLICE_X47Y57         FDCE                                         r  AFE_DataPath_inst/BeamOffLength_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.831    -0.859    AFE_DataPath_inst/SysClk
    SLICE_X47Y57         FDCE                                         r  AFE_DataPath_inst/BeamOffLength_reg[7]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            AFE_DataPath_inst/PipelineSet_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.420ns (22.186%)  route 1.473ns (77.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.473     1.893    AFE_DataPath_inst/uCD[7]
    SLICE_X54Y58         FDCE                                         r  AFE_DataPath_inst/PipelineSet_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.833    -0.856    AFE_DataPath_inst/SysClk
    SLICE_X54Y58         FDCE                                         r  AFE_DataPath_inst/PipelineSet_reg[7]/C

Slack:                    inf
  Source:                 GPI0_P
                            (input port)
  Destination:            Trigger_logic/FMRx1/RxDl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.981ns  (logic 0.399ns (20.143%)  route 1.582ns (79.857%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y20                                               0.000     0.000 r  GPI0_P (IN)
                         net (fo=0)                   0.000     0.000    GPI0_P
    Y20                  IBUFDS (Prop_ibufds_I_O)     0.399     0.399 r  GPI0DiffIn/O
                         net (fo=2, routed)           1.582     1.981    Trigger_logic/FMRx1/GPI0
    SLICE_X41Y63         FDCE                                         r  Trigger_logic/FMRx1/RxDl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.826    -0.864    Trigger_logic/FMRx1/SysClk
    SLICE_X41Y63         FDCE                                         r  Trigger_logic/FMRx1/RxDl_reg[0]/C

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.008ns  (logic 0.444ns (22.122%)  route 1.564ns (77.878%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 r  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         1.381     1.780    Trigger_logic/uCA[1]
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.045     1.825 r  Trigger_logic/TurnOffTime[8]_i_1/O
                         net (fo=9, routed)           0.183     2.008    Trigger_logic/TurnOffTime0
    SLICE_X41Y61         FDCE                                         r  Trigger_logic/TurnOffTime_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.829    -0.861    Trigger_logic/SysClk
    SLICE_X41Y61         FDCE                                         r  Trigger_logic/TurnOffTime_reg[8]/C

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            Trigger_logic/LEDTime_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.444ns (21.968%)  route 1.578ns (78.032%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 f  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 f  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         1.442     1.841    Trigger_logic/uCA[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.886 r  Trigger_logic/LEDTime[8]_i_1/O
                         net (fo=9, routed)           0.136     2.022    Trigger_logic/LEDTime0
    SLICE_X38Y60         FDCE                                         r  Trigger_logic/LEDTime_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.827    -0.862    Trigger_logic/SysClk
    SLICE_X38Y60         FDCE                                         r  Trigger_logic/LEDTime_reg[1]/C

Slack:                    inf
  Source:                 uCA[1]
                            (input port)
  Destination:            Trigger_logic/LEDTime_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.444ns (21.968%)  route 1.578ns (78.032%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 f  uCA[1] (IN)
                         net (fo=0)                   0.000     0.000    uCA[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.399     0.399 f  uCA_IBUF[1]_inst/O
                         net (fo=179, routed)         1.442     1.841    Trigger_logic/uCA[1]
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.886 r  Trigger_logic/LEDTime[8]_i_1/O
                         net (fo=9, routed)           0.136     2.022    Trigger_logic/LEDTime0
    SLICE_X39Y60         FDCE                                         r  Trigger_logic/LEDTime_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=833, routed)         0.827    -0.862    Trigger_logic/SysClk
    SLICE_X39Y60         FDCE                                         r  Trigger_logic/LEDTime_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 0.210ns (3.627%)  route 5.580ns (96.373%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.417     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.105     1.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.502     5.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I2_O)        0.105     5.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.660     5.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464     2.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 0.210ns (3.627%)  route 5.580ns (96.373%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.417     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.105     1.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.502     5.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I2_O)        0.105     5.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.660     5.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464     2.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 0.210ns (3.627%)  route 5.580ns (96.373%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.417     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.105     1.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.502     5.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I2_O)        0.105     5.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.660     5.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464     2.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 0.210ns (3.627%)  route 5.580ns (96.373%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.417     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.105     1.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.502     5.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I2_O)        0.105     5.129 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.660     5.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.464     2.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X4Y117         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.315ns (5.553%)  route 5.358ns (94.447%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.417     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.105     1.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.218     4.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.105     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.348     5.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.105     5.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     5.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465     2.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.315ns (5.553%)  route 5.358ns (94.447%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.417     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.105     1.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.218     4.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.105     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.348     5.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.105     5.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     5.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465     2.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.315ns (5.553%)  route 5.358ns (94.447%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.417     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.105     1.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.218     4.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.105     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.348     5.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.105     5.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     5.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465     2.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.315ns (5.553%)  route 5.358ns (94.447%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.417     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.105     1.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.218     4.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.105     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.348     5.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.105     5.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     5.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465     2.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.315ns (5.553%)  route 5.358ns (94.447%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.417     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.105     1.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.218     4.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.105     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.348     5.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.105     5.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     5.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465     2.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.673ns  (logic 0.315ns (5.553%)  route 5.358ns (94.447%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.417     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X15Y40         LUT5 (Prop_lut5_I4_O)        0.105     1.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.218     4.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X5Y118         LUT4 (Prop_lut4_I1_O)        0.105     4.846 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.348     5.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X5Y118         LUT5 (Prop_lut5_I4_O)        0.105     5.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.374     5.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.465     2.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X5Y116         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.000ns (0.000%)  route 0.408ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.408     0.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X29Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.000ns (0.000%)  route 0.408ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.408     0.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X29Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.000ns (0.000%)  route 0.408ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.408     0.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X29Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.000ns (0.000%)  route 0.408ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.408     0.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X29Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.000ns (0.000%)  route 0.412ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.412     0.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.000ns (0.000%)  route 0.412ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.412     0.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.000ns (0.000%)  route 0.412ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.412     0.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.000ns (0.000%)  route 0.412ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.412     0.412    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.822     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y29         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.000ns (0.000%)  route 0.464ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.464     0.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X29Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.000ns (0.000%)  route 0.464ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.464     0.464    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X29Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.821     1.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y28         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/C





