/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* RX_1 */
#define RX_1__0__DR CYREG_GPIO_PRT0_DR
#define RX_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define RX_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define RX_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define RX_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define RX_1__0__HSIOM_MASK 0x0000000Fu
#define RX_1__0__HSIOM_SHIFT 0u
#define RX_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define RX_1__0__INTR CYREG_GPIO_PRT0_INTR
#define RX_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define RX_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define RX_1__0__MASK 0x01u
#define RX_1__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define RX_1__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define RX_1__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define RX_1__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define RX_1__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define RX_1__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define RX_1__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define RX_1__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define RX_1__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define RX_1__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define RX_1__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define RX_1__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define RX_1__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define RX_1__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define RX_1__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define RX_1__0__PC CYREG_GPIO_PRT0_PC
#define RX_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define RX_1__0__PORT 0u
#define RX_1__0__PS CYREG_GPIO_PRT0_PS
#define RX_1__0__SHIFT 0u
#define RX_1__DR CYREG_GPIO_PRT0_DR
#define RX_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define RX_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define RX_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define RX_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define RX_1__INTR CYREG_GPIO_PRT0_INTR
#define RX_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define RX_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define RX_1__MASK 0x01u
#define RX_1__PA__CFG0 CYREG_UDB_PA4_CFG0
#define RX_1__PA__CFG1 CYREG_UDB_PA4_CFG1
#define RX_1__PA__CFG10 CYREG_UDB_PA4_CFG10
#define RX_1__PA__CFG11 CYREG_UDB_PA4_CFG11
#define RX_1__PA__CFG12 CYREG_UDB_PA4_CFG12
#define RX_1__PA__CFG13 CYREG_UDB_PA4_CFG13
#define RX_1__PA__CFG14 CYREG_UDB_PA4_CFG14
#define RX_1__PA__CFG2 CYREG_UDB_PA4_CFG2
#define RX_1__PA__CFG3 CYREG_UDB_PA4_CFG3
#define RX_1__PA__CFG4 CYREG_UDB_PA4_CFG4
#define RX_1__PA__CFG5 CYREG_UDB_PA4_CFG5
#define RX_1__PA__CFG6 CYREG_UDB_PA4_CFG6
#define RX_1__PA__CFG7 CYREG_UDB_PA4_CFG7
#define RX_1__PA__CFG8 CYREG_UDB_PA4_CFG8
#define RX_1__PA__CFG9 CYREG_UDB_PA4_CFG9
#define RX_1__PC CYREG_GPIO_PRT0_PC
#define RX_1__PC2 CYREG_GPIO_PRT0_PC2
#define RX_1__PORT 0u
#define RX_1__PS CYREG_GPIO_PRT0_PS
#define RX_1__SHIFT 0u

/* TX_1 */
#define TX_1__0__DR CYREG_GPIO_PRT0_DR
#define TX_1__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TX_1__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TX_1__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TX_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TX_1__0__HSIOM_MASK 0x000000F0u
#define TX_1__0__HSIOM_SHIFT 4u
#define TX_1__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TX_1__0__INTR CYREG_GPIO_PRT0_INTR
#define TX_1__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TX_1__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define TX_1__0__MASK 0x02u
#define TX_1__0__OUT_SEL CYREG_UDB_PA4_CFG10
#define TX_1__0__OUT_SEL_SHIFT 2u
#define TX_1__0__OUT_SEL_VAL -1u
#define TX_1__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define TX_1__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define TX_1__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define TX_1__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define TX_1__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define TX_1__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define TX_1__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define TX_1__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define TX_1__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define TX_1__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define TX_1__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define TX_1__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define TX_1__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define TX_1__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define TX_1__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define TX_1__0__PC CYREG_GPIO_PRT0_PC
#define TX_1__0__PC2 CYREG_GPIO_PRT0_PC2
#define TX_1__0__PORT 0u
#define TX_1__0__PS CYREG_GPIO_PRT0_PS
#define TX_1__0__SHIFT 1u
#define TX_1__DR CYREG_GPIO_PRT0_DR
#define TX_1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TX_1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TX_1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TX_1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TX_1__INTR CYREG_GPIO_PRT0_INTR
#define TX_1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TX_1__INTSTAT CYREG_GPIO_PRT0_INTR
#define TX_1__MASK 0x02u
#define TX_1__PA__CFG0 CYREG_UDB_PA4_CFG0
#define TX_1__PA__CFG1 CYREG_UDB_PA4_CFG1
#define TX_1__PA__CFG10 CYREG_UDB_PA4_CFG10
#define TX_1__PA__CFG11 CYREG_UDB_PA4_CFG11
#define TX_1__PA__CFG12 CYREG_UDB_PA4_CFG12
#define TX_1__PA__CFG13 CYREG_UDB_PA4_CFG13
#define TX_1__PA__CFG14 CYREG_UDB_PA4_CFG14
#define TX_1__PA__CFG2 CYREG_UDB_PA4_CFG2
#define TX_1__PA__CFG3 CYREG_UDB_PA4_CFG3
#define TX_1__PA__CFG4 CYREG_UDB_PA4_CFG4
#define TX_1__PA__CFG5 CYREG_UDB_PA4_CFG5
#define TX_1__PA__CFG6 CYREG_UDB_PA4_CFG6
#define TX_1__PA__CFG7 CYREG_UDB_PA4_CFG7
#define TX_1__PA__CFG8 CYREG_UDB_PA4_CFG8
#define TX_1__PA__CFG9 CYREG_UDB_PA4_CFG9
#define TX_1__PC CYREG_GPIO_PRT0_PC
#define TX_1__PC2 CYREG_GPIO_PRT0_PC2
#define TX_1__PORT 0u
#define TX_1__PS CYREG_GPIO_PRT0_PS
#define TX_1__SHIFT 1u

/* UART */
#define UART_rx__0__DR CYREG_GPIO_PRT2_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT2_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define UART_rx__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define UART_rx__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define UART_rx__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define UART_rx__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define UART_rx__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define UART_rx__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define UART_rx__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define UART_rx__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define UART_rx__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define UART_rx__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define UART_rx__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define UART_rx__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define UART_rx__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define UART_rx__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define UART_rx__0__PC CYREG_GPIO_PRT2_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT2_PC2
#define UART_rx__0__PORT 2u
#define UART_rx__0__PS CYREG_GPIO_PRT2_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_GPIO_PRT2_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT2_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT2_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT2_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT2_INTR
#define UART_rx__MASK 0x01u
#define UART_rx__PA__CFG0 CYREG_UDB_PA2_CFG0
#define UART_rx__PA__CFG1 CYREG_UDB_PA2_CFG1
#define UART_rx__PA__CFG10 CYREG_UDB_PA2_CFG10
#define UART_rx__PA__CFG11 CYREG_UDB_PA2_CFG11
#define UART_rx__PA__CFG12 CYREG_UDB_PA2_CFG12
#define UART_rx__PA__CFG13 CYREG_UDB_PA2_CFG13
#define UART_rx__PA__CFG14 CYREG_UDB_PA2_CFG14
#define UART_rx__PA__CFG2 CYREG_UDB_PA2_CFG2
#define UART_rx__PA__CFG3 CYREG_UDB_PA2_CFG3
#define UART_rx__PA__CFG4 CYREG_UDB_PA2_CFG4
#define UART_rx__PA__CFG5 CYREG_UDB_PA2_CFG5
#define UART_rx__PA__CFG6 CYREG_UDB_PA2_CFG6
#define UART_rx__PA__CFG7 CYREG_UDB_PA2_CFG7
#define UART_rx__PA__CFG8 CYREG_UDB_PA2_CFG8
#define UART_rx__PA__CFG9 CYREG_UDB_PA2_CFG9
#define UART_rx__PC CYREG_GPIO_PRT2_PC
#define UART_rx__PC2 CYREG_GPIO_PRT2_PC2
#define UART_rx__PORT 2u
#define UART_rx__PS CYREG_GPIO_PRT2_PS
#define UART_rx__SHIFT 0u
#define UART_SCB__CTRL CYREG_SCB1_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB1_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB1_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB1_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define UART_SCBCLK__DIV_ID 0x00000045u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL5
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_tx__0__DR CYREG_GPIO_PRT2_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT2_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define UART_tx__0__OUT_SEL_SHIFT 2u
#define UART_tx__0__OUT_SEL_VAL -1u
#define UART_tx__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define UART_tx__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define UART_tx__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define UART_tx__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define UART_tx__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define UART_tx__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define UART_tx__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define UART_tx__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define UART_tx__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define UART_tx__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define UART_tx__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define UART_tx__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define UART_tx__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define UART_tx__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define UART_tx__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define UART_tx__0__PC CYREG_GPIO_PRT2_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT2_PC2
#define UART_tx__0__PORT 2u
#define UART_tx__0__PS CYREG_GPIO_PRT2_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_GPIO_PRT2_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT2_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT2_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT2_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT2_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PA__CFG0 CYREG_UDB_PA2_CFG0
#define UART_tx__PA__CFG1 CYREG_UDB_PA2_CFG1
#define UART_tx__PA__CFG10 CYREG_UDB_PA2_CFG10
#define UART_tx__PA__CFG11 CYREG_UDB_PA2_CFG11
#define UART_tx__PA__CFG12 CYREG_UDB_PA2_CFG12
#define UART_tx__PA__CFG13 CYREG_UDB_PA2_CFG13
#define UART_tx__PA__CFG14 CYREG_UDB_PA2_CFG14
#define UART_tx__PA__CFG2 CYREG_UDB_PA2_CFG2
#define UART_tx__PA__CFG3 CYREG_UDB_PA2_CFG3
#define UART_tx__PA__CFG4 CYREG_UDB_PA2_CFG4
#define UART_tx__PA__CFG5 CYREG_UDB_PA2_CFG5
#define UART_tx__PA__CFG6 CYREG_UDB_PA2_CFG6
#define UART_tx__PA__CFG7 CYREG_UDB_PA2_CFG7
#define UART_tx__PA__CFG8 CYREG_UDB_PA2_CFG8
#define UART_tx__PA__CFG9 CYREG_UDB_PA2_CFG9
#define UART_tx__PC CYREG_GPIO_PRT2_PC
#define UART_tx__PC2 CYREG_GPIO_PRT2_PC2
#define UART_tx__PORT 2u
#define UART_tx__PS CYREG_GPIO_PRT2_PS
#define UART_tx__SHIFT 1u

/* Dip_2 */
#define Dip_2__0__DR CYREG_GPIO_PRT4_DR
#define Dip_2__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Dip_2__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Dip_2__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Dip_2__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Dip_2__0__HSIOM_MASK 0x000000F0u
#define Dip_2__0__HSIOM_SHIFT 4u
#define Dip_2__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Dip_2__0__INTR CYREG_GPIO_PRT4_INTR
#define Dip_2__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Dip_2__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define Dip_2__0__MASK 0x02u
#define Dip_2__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define Dip_2__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define Dip_2__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define Dip_2__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define Dip_2__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define Dip_2__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define Dip_2__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define Dip_2__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define Dip_2__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define Dip_2__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define Dip_2__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define Dip_2__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define Dip_2__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define Dip_2__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define Dip_2__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define Dip_2__0__PC CYREG_GPIO_PRT4_PC
#define Dip_2__0__PC2 CYREG_GPIO_PRT4_PC2
#define Dip_2__0__PORT 4u
#define Dip_2__0__PS CYREG_GPIO_PRT4_PS
#define Dip_2__0__SHIFT 1u
#define Dip_2__DR CYREG_GPIO_PRT4_DR
#define Dip_2__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Dip_2__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Dip_2__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Dip_2__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Dip_2__INTR CYREG_GPIO_PRT4_INTR
#define Dip_2__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Dip_2__INTSTAT CYREG_GPIO_PRT4_INTR
#define Dip_2__MASK 0x02u
#define Dip_2__PA__CFG0 CYREG_UDB_PA5_CFG0
#define Dip_2__PA__CFG1 CYREG_UDB_PA5_CFG1
#define Dip_2__PA__CFG10 CYREG_UDB_PA5_CFG10
#define Dip_2__PA__CFG11 CYREG_UDB_PA5_CFG11
#define Dip_2__PA__CFG12 CYREG_UDB_PA5_CFG12
#define Dip_2__PA__CFG13 CYREG_UDB_PA5_CFG13
#define Dip_2__PA__CFG14 CYREG_UDB_PA5_CFG14
#define Dip_2__PA__CFG2 CYREG_UDB_PA5_CFG2
#define Dip_2__PA__CFG3 CYREG_UDB_PA5_CFG3
#define Dip_2__PA__CFG4 CYREG_UDB_PA5_CFG4
#define Dip_2__PA__CFG5 CYREG_UDB_PA5_CFG5
#define Dip_2__PA__CFG6 CYREG_UDB_PA5_CFG6
#define Dip_2__PA__CFG7 CYREG_UDB_PA5_CFG7
#define Dip_2__PA__CFG8 CYREG_UDB_PA5_CFG8
#define Dip_2__PA__CFG9 CYREG_UDB_PA5_CFG9
#define Dip_2__PC CYREG_GPIO_PRT4_PC
#define Dip_2__PC2 CYREG_GPIO_PRT4_PC2
#define Dip_2__PORT 4u
#define Dip_2__PS CYREG_GPIO_PRT4_PS
#define Dip_2__SHIFT 1u

/* Dip_3 */
#define Dip_3__0__DR CYREG_GPIO_PRT4_DR
#define Dip_3__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Dip_3__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Dip_3__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Dip_3__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Dip_3__0__HSIOM_MASK 0x00000F00u
#define Dip_3__0__HSIOM_SHIFT 8u
#define Dip_3__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Dip_3__0__INTR CYREG_GPIO_PRT4_INTR
#define Dip_3__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Dip_3__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define Dip_3__0__MASK 0x04u
#define Dip_3__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define Dip_3__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define Dip_3__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define Dip_3__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define Dip_3__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define Dip_3__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define Dip_3__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define Dip_3__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define Dip_3__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define Dip_3__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define Dip_3__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define Dip_3__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define Dip_3__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define Dip_3__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define Dip_3__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define Dip_3__0__PC CYREG_GPIO_PRT4_PC
#define Dip_3__0__PC2 CYREG_GPIO_PRT4_PC2
#define Dip_3__0__PORT 4u
#define Dip_3__0__PS CYREG_GPIO_PRT4_PS
#define Dip_3__0__SHIFT 2u
#define Dip_3__DR CYREG_GPIO_PRT4_DR
#define Dip_3__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Dip_3__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Dip_3__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Dip_3__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Dip_3__INTR CYREG_GPIO_PRT4_INTR
#define Dip_3__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Dip_3__INTSTAT CYREG_GPIO_PRT4_INTR
#define Dip_3__MASK 0x04u
#define Dip_3__PA__CFG0 CYREG_UDB_PA5_CFG0
#define Dip_3__PA__CFG1 CYREG_UDB_PA5_CFG1
#define Dip_3__PA__CFG10 CYREG_UDB_PA5_CFG10
#define Dip_3__PA__CFG11 CYREG_UDB_PA5_CFG11
#define Dip_3__PA__CFG12 CYREG_UDB_PA5_CFG12
#define Dip_3__PA__CFG13 CYREG_UDB_PA5_CFG13
#define Dip_3__PA__CFG14 CYREG_UDB_PA5_CFG14
#define Dip_3__PA__CFG2 CYREG_UDB_PA5_CFG2
#define Dip_3__PA__CFG3 CYREG_UDB_PA5_CFG3
#define Dip_3__PA__CFG4 CYREG_UDB_PA5_CFG4
#define Dip_3__PA__CFG5 CYREG_UDB_PA5_CFG5
#define Dip_3__PA__CFG6 CYREG_UDB_PA5_CFG6
#define Dip_3__PA__CFG7 CYREG_UDB_PA5_CFG7
#define Dip_3__PA__CFG8 CYREG_UDB_PA5_CFG8
#define Dip_3__PA__CFG9 CYREG_UDB_PA5_CFG9
#define Dip_3__PC CYREG_GPIO_PRT4_PC
#define Dip_3__PC2 CYREG_GPIO_PRT4_PC2
#define Dip_3__PORT 4u
#define Dip_3__PS CYREG_GPIO_PRT4_PS
#define Dip_3__SHIFT 2u

/* Dip_4 */
#define Dip_4__0__DR CYREG_GPIO_PRT4_DR
#define Dip_4__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Dip_4__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Dip_4__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Dip_4__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Dip_4__0__HSIOM_MASK 0x0000F000u
#define Dip_4__0__HSIOM_SHIFT 12u
#define Dip_4__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Dip_4__0__INTR CYREG_GPIO_PRT4_INTR
#define Dip_4__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Dip_4__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define Dip_4__0__MASK 0x08u
#define Dip_4__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define Dip_4__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define Dip_4__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define Dip_4__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define Dip_4__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define Dip_4__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define Dip_4__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define Dip_4__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define Dip_4__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define Dip_4__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define Dip_4__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define Dip_4__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define Dip_4__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define Dip_4__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define Dip_4__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define Dip_4__0__PC CYREG_GPIO_PRT4_PC
#define Dip_4__0__PC2 CYREG_GPIO_PRT4_PC2
#define Dip_4__0__PORT 4u
#define Dip_4__0__PS CYREG_GPIO_PRT4_PS
#define Dip_4__0__SHIFT 3u
#define Dip_4__DR CYREG_GPIO_PRT4_DR
#define Dip_4__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Dip_4__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Dip_4__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Dip_4__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Dip_4__INTR CYREG_GPIO_PRT4_INTR
#define Dip_4__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Dip_4__INTSTAT CYREG_GPIO_PRT4_INTR
#define Dip_4__MASK 0x08u
#define Dip_4__PA__CFG0 CYREG_UDB_PA5_CFG0
#define Dip_4__PA__CFG1 CYREG_UDB_PA5_CFG1
#define Dip_4__PA__CFG10 CYREG_UDB_PA5_CFG10
#define Dip_4__PA__CFG11 CYREG_UDB_PA5_CFG11
#define Dip_4__PA__CFG12 CYREG_UDB_PA5_CFG12
#define Dip_4__PA__CFG13 CYREG_UDB_PA5_CFG13
#define Dip_4__PA__CFG14 CYREG_UDB_PA5_CFG14
#define Dip_4__PA__CFG2 CYREG_UDB_PA5_CFG2
#define Dip_4__PA__CFG3 CYREG_UDB_PA5_CFG3
#define Dip_4__PA__CFG4 CYREG_UDB_PA5_CFG4
#define Dip_4__PA__CFG5 CYREG_UDB_PA5_CFG5
#define Dip_4__PA__CFG6 CYREG_UDB_PA5_CFG6
#define Dip_4__PA__CFG7 CYREG_UDB_PA5_CFG7
#define Dip_4__PA__CFG8 CYREG_UDB_PA5_CFG8
#define Dip_4__PA__CFG9 CYREG_UDB_PA5_CFG9
#define Dip_4__PC CYREG_GPIO_PRT4_PC
#define Dip_4__PC2 CYREG_GPIO_PRT4_PC2
#define Dip_4__PORT 4u
#define Dip_4__PS CYREG_GPIO_PRT4_PS
#define Dip_4__SHIFT 3u

/* I2C_1 */
#define I2C_1_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_1_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define I2C_1_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define I2C_1_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_1_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_1_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_1_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_1_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_1_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_1_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_1_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_1_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_1_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_1_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define I2C_1_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_1_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_1_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_1_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_1_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_1_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_1_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_1_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_1_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_1_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_1_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define I2C_1_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_1_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_1_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define I2C_1_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define I2C_1_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define I2C_1_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define I2C_1_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define I2C_1_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define I2C_1_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_1_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_1_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_1_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_1_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_1_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_1_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_1_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_1_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_1_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_1_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_1_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_1_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_1_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_1_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_1_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_1_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_1_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_1_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_1_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_1_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_1_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_1_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_1_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_1_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_1_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_1_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_1_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_1_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_1_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_1_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_1_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_1_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_1_SCB__SS0_POSISTION 0u
#define I2C_1_SCB__SS1_POSISTION 1u
#define I2C_1_SCB__SS2_POSISTION 2u
#define I2C_1_SCB__SS3_POSISTION 3u
#define I2C_1_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_1_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_1_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_1_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_1_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_1_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_1_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define I2C_1_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_1_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_1_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define I2C_1_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_1_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_1_SCB_IRQ__INTC_MASK 0x200u
#define I2C_1_SCB_IRQ__INTC_NUMBER 9u
#define I2C_1_SCB_IRQ__INTC_PRIOR_MASK 0xC000u
#define I2C_1_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_1_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_1_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_1_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define I2C_1_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_1_SCBCLK__DIV_ID 0x00000044u
#define I2C_1_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define I2C_1_SCBCLK__PA_DIV_ID 0x000000FFu
#define I2C_1_scl__0__DR CYREG_GPIO_PRT6_DR
#define I2C_1_scl__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2C_1_scl__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2C_1_scl__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2C_1_scl__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define I2C_1_scl__0__HSIOM_GPIO 0u
#define I2C_1_scl__0__HSIOM_I2C 14u
#define I2C_1_scl__0__HSIOM_I2C_SCL 14u
#define I2C_1_scl__0__HSIOM_MASK 0x000F0000u
#define I2C_1_scl__0__HSIOM_SHIFT 16u
#define I2C_1_scl__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_1_scl__0__INTR CYREG_GPIO_PRT6_INTR
#define I2C_1_scl__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_1_scl__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2C_1_scl__0__MASK 0x10u
#define I2C_1_scl__0__PC CYREG_GPIO_PRT6_PC
#define I2C_1_scl__0__PC2 CYREG_GPIO_PRT6_PC2
#define I2C_1_scl__0__PORT 6u
#define I2C_1_scl__0__PS CYREG_GPIO_PRT6_PS
#define I2C_1_scl__0__SHIFT 4u
#define I2C_1_scl__DR CYREG_GPIO_PRT6_DR
#define I2C_1_scl__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2C_1_scl__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2C_1_scl__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2C_1_scl__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_1_scl__INTR CYREG_GPIO_PRT6_INTR
#define I2C_1_scl__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_1_scl__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2C_1_scl__MASK 0x10u
#define I2C_1_scl__PC CYREG_GPIO_PRT6_PC
#define I2C_1_scl__PC2 CYREG_GPIO_PRT6_PC2
#define I2C_1_scl__PORT 6u
#define I2C_1_scl__PS CYREG_GPIO_PRT6_PS
#define I2C_1_scl__SHIFT 4u
#define I2C_1_sda__0__DR CYREG_GPIO_PRT6_DR
#define I2C_1_sda__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2C_1_sda__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2C_1_sda__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2C_1_sda__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define I2C_1_sda__0__HSIOM_GPIO 0u
#define I2C_1_sda__0__HSIOM_I2C 14u
#define I2C_1_sda__0__HSIOM_I2C_SDA 14u
#define I2C_1_sda__0__HSIOM_MASK 0x00F00000u
#define I2C_1_sda__0__HSIOM_SHIFT 20u
#define I2C_1_sda__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_1_sda__0__INTR CYREG_GPIO_PRT6_INTR
#define I2C_1_sda__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_1_sda__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2C_1_sda__0__MASK 0x20u
#define I2C_1_sda__0__PC CYREG_GPIO_PRT6_PC
#define I2C_1_sda__0__PC2 CYREG_GPIO_PRT6_PC2
#define I2C_1_sda__0__PORT 6u
#define I2C_1_sda__0__PS CYREG_GPIO_PRT6_PS
#define I2C_1_sda__0__SHIFT 5u
#define I2C_1_sda__DR CYREG_GPIO_PRT6_DR
#define I2C_1_sda__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2C_1_sda__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2C_1_sda__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2C_1_sda__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_1_sda__INTR CYREG_GPIO_PRT6_INTR
#define I2C_1_sda__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_1_sda__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2C_1_sda__MASK 0x20u
#define I2C_1_sda__PC CYREG_GPIO_PRT6_PC
#define I2C_1_sda__PC2 CYREG_GPIO_PRT6_PC2
#define I2C_1_sda__PORT 6u
#define I2C_1_sda__PS CYREG_GPIO_PRT6_PS
#define I2C_1_sda__SHIFT 5u

/* fault */
#define fault__0__DR CYREG_GPIO_PRT4_DR
#define fault__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define fault__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define fault__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define fault__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define fault__0__HSIOM_MASK 0x0F000000u
#define fault__0__HSIOM_SHIFT 24u
#define fault__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define fault__0__INTR CYREG_GPIO_PRT4_INTR
#define fault__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define fault__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define fault__0__MASK 0x40u
#define fault__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define fault__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define fault__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define fault__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define fault__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define fault__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define fault__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define fault__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define fault__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define fault__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define fault__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define fault__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define fault__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define fault__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define fault__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define fault__0__PC CYREG_GPIO_PRT4_PC
#define fault__0__PC2 CYREG_GPIO_PRT4_PC2
#define fault__0__PORT 4u
#define fault__0__PS CYREG_GPIO_PRT4_PS
#define fault__0__SHIFT 6u
#define fault__DR CYREG_GPIO_PRT4_DR
#define fault__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define fault__DR_INV CYREG_GPIO_PRT4_DR_INV
#define fault__DR_SET CYREG_GPIO_PRT4_DR_SET
#define fault__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define fault__INTR CYREG_GPIO_PRT4_INTR
#define fault__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define fault__INTSTAT CYREG_GPIO_PRT4_INTR
#define fault__MASK 0x40u
#define fault__PA__CFG0 CYREG_UDB_PA5_CFG0
#define fault__PA__CFG1 CYREG_UDB_PA5_CFG1
#define fault__PA__CFG10 CYREG_UDB_PA5_CFG10
#define fault__PA__CFG11 CYREG_UDB_PA5_CFG11
#define fault__PA__CFG12 CYREG_UDB_PA5_CFG12
#define fault__PA__CFG13 CYREG_UDB_PA5_CFG13
#define fault__PA__CFG14 CYREG_UDB_PA5_CFG14
#define fault__PA__CFG2 CYREG_UDB_PA5_CFG2
#define fault__PA__CFG3 CYREG_UDB_PA5_CFG3
#define fault__PA__CFG4 CYREG_UDB_PA5_CFG4
#define fault__PA__CFG5 CYREG_UDB_PA5_CFG5
#define fault__PA__CFG6 CYREG_UDB_PA5_CFG6
#define fault__PA__CFG7 CYREG_UDB_PA5_CFG7
#define fault__PA__CFG8 CYREG_UDB_PA5_CFG8
#define fault__PA__CFG9 CYREG_UDB_PA5_CFG9
#define fault__PC CYREG_GPIO_PRT4_PC
#define fault__PC2 CYREG_GPIO_PRT4_PC2
#define fault__PORT 4u
#define fault__PS CYREG_GPIO_PRT4_PS
#define fault__SHIFT 6u

/* Spare1 */
#define Spare1__0__DR CYREG_GPIO_PRT6_DR
#define Spare1__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Spare1__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Spare1__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Spare1__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define Spare1__0__HSIOM_MASK 0x0000000Fu
#define Spare1__0__HSIOM_SHIFT 0u
#define Spare1__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Spare1__0__INTR CYREG_GPIO_PRT6_INTR
#define Spare1__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Spare1__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define Spare1__0__MASK 0x01u
#define Spare1__0__PC CYREG_GPIO_PRT6_PC
#define Spare1__0__PC2 CYREG_GPIO_PRT6_PC2
#define Spare1__0__PORT 6u
#define Spare1__0__PS CYREG_GPIO_PRT6_PS
#define Spare1__0__SHIFT 0u
#define Spare1__DR CYREG_GPIO_PRT6_DR
#define Spare1__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Spare1__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Spare1__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Spare1__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Spare1__INTR CYREG_GPIO_PRT6_INTR
#define Spare1__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Spare1__INTSTAT CYREG_GPIO_PRT6_INTR
#define Spare1__MASK 0x01u
#define Spare1__PC CYREG_GPIO_PRT6_PC
#define Spare1__PC2 CYREG_GPIO_PRT6_PC2
#define Spare1__PORT 6u
#define Spare1__PS CYREG_GPIO_PRT6_PS
#define Spare1__SHIFT 0u

/* Spare2 */
#define Spare2__0__DR CYREG_GPIO_PRT6_DR
#define Spare2__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Spare2__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Spare2__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Spare2__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define Spare2__0__HSIOM_MASK 0x000000F0u
#define Spare2__0__HSIOM_SHIFT 4u
#define Spare2__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Spare2__0__INTR CYREG_GPIO_PRT6_INTR
#define Spare2__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Spare2__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define Spare2__0__MASK 0x02u
#define Spare2__0__PC CYREG_GPIO_PRT6_PC
#define Spare2__0__PC2 CYREG_GPIO_PRT6_PC2
#define Spare2__0__PORT 6u
#define Spare2__0__PS CYREG_GPIO_PRT6_PS
#define Spare2__0__SHIFT 1u
#define Spare2__DR CYREG_GPIO_PRT6_DR
#define Spare2__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Spare2__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Spare2__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Spare2__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Spare2__INTR CYREG_GPIO_PRT6_INTR
#define Spare2__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Spare2__INTSTAT CYREG_GPIO_PRT6_INTR
#define Spare2__MASK 0x02u
#define Spare2__PC CYREG_GPIO_PRT6_PC
#define Spare2__PC2 CYREG_GPIO_PRT6_PC2
#define Spare2__PORT 6u
#define Spare2__PS CYREG_GPIO_PRT6_PS
#define Spare2__SHIFT 1u

/* CAN_isr */
#define CAN_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CAN_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CAN_isr__INTC_MASK 0x20000000u
#define CAN_isr__INTC_NUMBER 29u
#define CAN_isr__INTC_PRIOR_MASK 0xC000u
#define CAN_isr__INTC_PRIOR_NUM 3u
#define CAN_isr__INTC_PRIOR_REG CYREG_CM0_IPR7
#define CAN_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define CAN_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL20
#define Clock_1__DIV_ID 0x00000041u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL21
#define Clock_2__DIV_ID 0x000000C0u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_24_5_CTL
#define Clock_2__FRAC_MASK 0x000000F8u
#define Clock_2__PA_DIV_ID 0x000000FFu

/* QuadDec */
#define QuadDec_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_bQuadDec_Stsreg__0__POS 0
#define QuadDec_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_bQuadDec_Stsreg__1__POS 1
#define QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST0
#define QuadDec_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_bQuadDec_Stsreg__2__POS 2
#define QuadDec_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_bQuadDec_Stsreg__3__POS 3
#define QuadDec_bQuadDec_Stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK0
#define QuadDec_bQuadDec_Stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL0
#define QuadDec_bQuadDec_Stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST0
#define QuadDec_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_bQuadDec_Stsreg__MASK_REG CYREG_UDB_W8_MSK0
#define QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define QuadDec_bQuadDec_Stsreg__STATUS_REG CYREG_UDB_W8_ST0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_UDB_W16_A02
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_UDB_W16_A12
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_UDB_W16_D02
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_UDB_W16_D12
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_UDB_W16_F02
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_UDB_W16_F12
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_A0_REG CYREG_UDB_W32_A02
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_A1_REG CYREG_UDB_W32_A12
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_D0_REG CYREG_UDB_W32_D02
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_D1_REG CYREG_UDB_W32_D12
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL2
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_F0_REG CYREG_UDB_W32_F02
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__32BIT_F1_REG CYREG_UDB_W32_F12
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_UDB_CAT16_A2
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_UDB_W8_A02
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_UDB_W8_A12
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_UDB_CAT16_D2
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_UDB_W8_D02
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_UDB_W8_D12
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_UDB_CAT16_F2
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_UDB_W8_F02
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_UDB_W8_F12
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_UDB_W16_A03
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_UDB_W16_A13
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_UDB_W16_D03
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_UDB_W16_D13
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_UDB_W16_F03
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_UDB_W16_F13
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_A0_REG CYREG_UDB_W32_A03
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_A1_REG CYREG_UDB_W32_A13
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_D0_REG CYREG_UDB_W32_D03
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_D1_REG CYREG_UDB_W32_D13
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_F0_REG CYREG_UDB_W32_F03
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__32BIT_F1_REG CYREG_UDB_W32_F13
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_UDB_CAT16_A3
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_UDB_W8_A03
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_UDB_W8_A13
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_UDB_CAT16_D3
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_UDB_W8_D03
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_UDB_W8_D13
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_UDB_CAT16_F3
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_UDB_W8_F03
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_UDB_W8_F13
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK2
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST3
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK3
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST3
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_UDB_W8_ST3

/* Timer_1 */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL6
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST6
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK6
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL6
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST6
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK4
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A04
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A14
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D04
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D14
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F04
#define Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F14
#define Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_A0_REG CYREG_UDB_W32_A04
#define Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_A1_REG CYREG_UDB_W32_A14
#define Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_D0_REG CYREG_UDB_W32_D04
#define Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_D1_REG CYREG_UDB_W32_D14
#define Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_F0_REG CYREG_UDB_W32_F04
#define Timer_1_TimerUDB_sT24_timerdp_u0__32BIT_F1_REG CYREG_UDB_W32_F14
#define Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A4
#define Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_UDB_W8_A04
#define Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_UDB_W8_A14
#define Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D4
#define Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_UDB_W8_D04
#define Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_UDB_W8_D14
#define Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F4
#define Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_UDB_W8_F04
#define Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_UDB_W8_F14
#define Timer_1_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define Timer_1_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_UDB_W16_A05
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_UDB_W16_A15
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_UDB_W16_D05
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_UDB_W16_D15
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_UDB_W16_F05
#define Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_UDB_W16_F15
#define Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A5
#define Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_UDB_W8_A05
#define Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_UDB_W8_A15
#define Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D5
#define Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_UDB_W8_D05
#define Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_UDB_W8_D15
#define Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F5
#define Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_UDB_W8_F05
#define Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_UDB_W8_F15
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_UDB_W16_A06
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_UDB_W16_A16
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_UDB_W16_D06
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_UDB_W16_D16
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL6
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_UDB_W16_F06
#define Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_UDB_W16_F16
#define Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_UDB_CAT16_A6
#define Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_UDB_W8_A06
#define Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_UDB_W8_A16
#define Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_UDB_CAT16_D6
#define Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_UDB_W8_D06
#define Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_UDB_W8_D16
#define Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL6
#define Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_UDB_CAT16_F6
#define Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_UDB_W8_F06
#define Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_UDB_W8_F16

/* Can_addr */
#define Can_addr_sts_sts_reg__0__MASK 0x01u
#define Can_addr_sts_sts_reg__0__POS 0
#define Can_addr_sts_sts_reg__1__MASK 0x02u
#define Can_addr_sts_sts_reg__1__POS 1
#define Can_addr_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define Can_addr_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST4
#define Can_addr_sts_sts_reg__2__MASK 0x04u
#define Can_addr_sts_sts_reg__2__POS 2
#define Can_addr_sts_sts_reg__32BIT_MASK_REG CYREG_UDB_W32_MSK4
#define Can_addr_sts_sts_reg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define Can_addr_sts_sts_reg__32BIT_STATUS_REG CYREG_UDB_W32_ST4
#define Can_addr_sts_sts_reg__MASK 0x07u
#define Can_addr_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK4
#define Can_addr_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define Can_addr_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK4
#define Can_addr_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define Can_addr_sts_sts_reg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST4
#define Can_addr_sts_sts_reg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST4
#define Can_addr_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST4

/* Pin_Test */
#define Pin_Test__0__DR CYREG_GPIO_PRT2_DR
#define Pin_Test__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_Test__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_Test__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_Test__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_Test__0__HSIOM_MASK 0xF0000000u
#define Pin_Test__0__HSIOM_SHIFT 28u
#define Pin_Test__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_Test__0__INTR CYREG_GPIO_PRT2_INTR
#define Pin_Test__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_Test__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_Test__0__MASK 0x80u
#define Pin_Test__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_Test__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_Test__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_Test__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_Test__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_Test__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_Test__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_Test__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_Test__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_Test__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_Test__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_Test__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_Test__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_Test__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_Test__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_Test__0__PC CYREG_GPIO_PRT2_PC
#define Pin_Test__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_Test__0__PORT 2u
#define Pin_Test__0__PS CYREG_GPIO_PRT2_PS
#define Pin_Test__0__SHIFT 7u
#define Pin_Test__DR CYREG_GPIO_PRT2_DR
#define Pin_Test__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_Test__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_Test__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_Test__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_Test__INTR CYREG_GPIO_PRT2_INTR
#define Pin_Test__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_Test__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_Test__MASK 0x80u
#define Pin_Test__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_Test__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_Test__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_Test__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_Test__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_Test__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_Test__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_Test__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_Test__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_Test__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_Test__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_Test__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_Test__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_Test__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_Test__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_Test__PC CYREG_GPIO_PRT2_PC
#define Pin_Test__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_Test__PORT 2u
#define Pin_Test__PS CYREG_GPIO_PRT2_PS
#define Pin_Test__SHIFT 7u

/* CAN_CanIP */
#define CAN_CanIP__BUFFER_STATUS CYREG_CAN1_BUFFER_STATUS
#define CAN_CanIP__CAN_RX0_ACR CYREG_CAN1_CAN_RX0_ACR
#define CAN_CanIP__CAN_RX0_ACR_DATA CYREG_CAN1_CAN_RX0_ACR_DATA
#define CAN_CanIP__CAN_RX0_AMR CYREG_CAN1_CAN_RX0_AMR
#define CAN_CanIP__CAN_RX0_AMR_DATA CYREG_CAN1_CAN_RX0_AMR_DATA
#define CAN_CanIP__CAN_RX0_CONTROL CYREG_CAN1_CAN_RX0_CONTROL
#define CAN_CanIP__CAN_RX0_DATA_HIGH CYREG_CAN1_CAN_RX0_DATA_HIGH
#define CAN_CanIP__CAN_RX0_DATA_LOW CYREG_CAN1_CAN_RX0_DATA_LOW
#define CAN_CanIP__CAN_RX0_ID CYREG_CAN1_CAN_RX0_ID
#define CAN_CanIP__CAN_RX1_ACR CYREG_CAN1_CAN_RX1_ACR
#define CAN_CanIP__CAN_RX1_ACR_DATA CYREG_CAN1_CAN_RX1_ACR_DATA
#define CAN_CanIP__CAN_RX1_AMR CYREG_CAN1_CAN_RX1_AMR
#define CAN_CanIP__CAN_RX1_AMR_DATA CYREG_CAN1_CAN_RX1_AMR_DATA
#define CAN_CanIP__CAN_RX1_CONTROL CYREG_CAN1_CAN_RX1_CONTROL
#define CAN_CanIP__CAN_RX1_DATA_HIGH CYREG_CAN1_CAN_RX1_DATA_HIGH
#define CAN_CanIP__CAN_RX1_DATA_LOW CYREG_CAN1_CAN_RX1_DATA_LOW
#define CAN_CanIP__CAN_RX1_ID CYREG_CAN1_CAN_RX1_ID
#define CAN_CanIP__CAN_RX10_ACR CYREG_CAN1_CAN_RX10_ACR
#define CAN_CanIP__CAN_RX10_ACR_DATA CYREG_CAN1_CAN_RX10_ACR_DATA
#define CAN_CanIP__CAN_RX10_AMR CYREG_CAN1_CAN_RX10_AMR
#define CAN_CanIP__CAN_RX10_AMR_DATA CYREG_CAN1_CAN_RX10_AMR_DATA
#define CAN_CanIP__CAN_RX10_CONTROL CYREG_CAN1_CAN_RX10_CONTROL
#define CAN_CanIP__CAN_RX10_DATA_HIGH CYREG_CAN1_CAN_RX10_DATA_HIGH
#define CAN_CanIP__CAN_RX10_DATA_LOW CYREG_CAN1_CAN_RX10_DATA_LOW
#define CAN_CanIP__CAN_RX10_ID CYREG_CAN1_CAN_RX10_ID
#define CAN_CanIP__CAN_RX11_ACR CYREG_CAN1_CAN_RX11_ACR
#define CAN_CanIP__CAN_RX11_ACR_DATA CYREG_CAN1_CAN_RX11_ACR_DATA
#define CAN_CanIP__CAN_RX11_AMR CYREG_CAN1_CAN_RX11_AMR
#define CAN_CanIP__CAN_RX11_AMR_DATA CYREG_CAN1_CAN_RX11_AMR_DATA
#define CAN_CanIP__CAN_RX11_CONTROL CYREG_CAN1_CAN_RX11_CONTROL
#define CAN_CanIP__CAN_RX11_DATA_HIGH CYREG_CAN1_CAN_RX11_DATA_HIGH
#define CAN_CanIP__CAN_RX11_DATA_LOW CYREG_CAN1_CAN_RX11_DATA_LOW
#define CAN_CanIP__CAN_RX11_ID CYREG_CAN1_CAN_RX11_ID
#define CAN_CanIP__CAN_RX12_ACR CYREG_CAN1_CAN_RX12_ACR
#define CAN_CanIP__CAN_RX12_ACR_DATA CYREG_CAN1_CAN_RX12_ACR_DATA
#define CAN_CanIP__CAN_RX12_AMR CYREG_CAN1_CAN_RX12_AMR
#define CAN_CanIP__CAN_RX12_AMR_DATA CYREG_CAN1_CAN_RX12_AMR_DATA
#define CAN_CanIP__CAN_RX12_CONTROL CYREG_CAN1_CAN_RX12_CONTROL
#define CAN_CanIP__CAN_RX12_DATA_HIGH CYREG_CAN1_CAN_RX12_DATA_HIGH
#define CAN_CanIP__CAN_RX12_DATA_LOW CYREG_CAN1_CAN_RX12_DATA_LOW
#define CAN_CanIP__CAN_RX12_ID CYREG_CAN1_CAN_RX12_ID
#define CAN_CanIP__CAN_RX13_ACR CYREG_CAN1_CAN_RX13_ACR
#define CAN_CanIP__CAN_RX13_ACR_DATA CYREG_CAN1_CAN_RX13_ACR_DATA
#define CAN_CanIP__CAN_RX13_AMR CYREG_CAN1_CAN_RX13_AMR
#define CAN_CanIP__CAN_RX13_AMR_DATA CYREG_CAN1_CAN_RX13_AMR_DATA
#define CAN_CanIP__CAN_RX13_CONTROL CYREG_CAN1_CAN_RX13_CONTROL
#define CAN_CanIP__CAN_RX13_DATA_HIGH CYREG_CAN1_CAN_RX13_DATA_HIGH
#define CAN_CanIP__CAN_RX13_DATA_LOW CYREG_CAN1_CAN_RX13_DATA_LOW
#define CAN_CanIP__CAN_RX13_ID CYREG_CAN1_CAN_RX13_ID
#define CAN_CanIP__CAN_RX14_ACR CYREG_CAN1_CAN_RX14_ACR
#define CAN_CanIP__CAN_RX14_ACR_DATA CYREG_CAN1_CAN_RX14_ACR_DATA
#define CAN_CanIP__CAN_RX14_AMR CYREG_CAN1_CAN_RX14_AMR
#define CAN_CanIP__CAN_RX14_AMR_DATA CYREG_CAN1_CAN_RX14_AMR_DATA
#define CAN_CanIP__CAN_RX14_CONTROL CYREG_CAN1_CAN_RX14_CONTROL
#define CAN_CanIP__CAN_RX14_DATA_HIGH CYREG_CAN1_CAN_RX14_DATA_HIGH
#define CAN_CanIP__CAN_RX14_DATA_LOW CYREG_CAN1_CAN_RX14_DATA_LOW
#define CAN_CanIP__CAN_RX14_ID CYREG_CAN1_CAN_RX14_ID
#define CAN_CanIP__CAN_RX15_ACR CYREG_CAN1_CAN_RX15_ACR
#define CAN_CanIP__CAN_RX15_ACR_DATA CYREG_CAN1_CAN_RX15_ACR_DATA
#define CAN_CanIP__CAN_RX15_AMR CYREG_CAN1_CAN_RX15_AMR
#define CAN_CanIP__CAN_RX15_AMR_DATA CYREG_CAN1_CAN_RX15_AMR_DATA
#define CAN_CanIP__CAN_RX15_CONTROL CYREG_CAN1_CAN_RX15_CONTROL
#define CAN_CanIP__CAN_RX15_DATA_HIGH CYREG_CAN1_CAN_RX15_DATA_HIGH
#define CAN_CanIP__CAN_RX15_DATA_LOW CYREG_CAN1_CAN_RX15_DATA_LOW
#define CAN_CanIP__CAN_RX15_ID CYREG_CAN1_CAN_RX15_ID
#define CAN_CanIP__CAN_RX2_ACR CYREG_CAN1_CAN_RX2_ACR
#define CAN_CanIP__CAN_RX2_ACR_DATA CYREG_CAN1_CAN_RX2_ACR_DATA
#define CAN_CanIP__CAN_RX2_AMR CYREG_CAN1_CAN_RX2_AMR
#define CAN_CanIP__CAN_RX2_AMR_DATA CYREG_CAN1_CAN_RX2_AMR_DATA
#define CAN_CanIP__CAN_RX2_CONTROL CYREG_CAN1_CAN_RX2_CONTROL
#define CAN_CanIP__CAN_RX2_DATA_HIGH CYREG_CAN1_CAN_RX2_DATA_HIGH
#define CAN_CanIP__CAN_RX2_DATA_LOW CYREG_CAN1_CAN_RX2_DATA_LOW
#define CAN_CanIP__CAN_RX2_ID CYREG_CAN1_CAN_RX2_ID
#define CAN_CanIP__CAN_RX3_ACR CYREG_CAN1_CAN_RX3_ACR
#define CAN_CanIP__CAN_RX3_ACR_DATA CYREG_CAN1_CAN_RX3_ACR_DATA
#define CAN_CanIP__CAN_RX3_AMR CYREG_CAN1_CAN_RX3_AMR
#define CAN_CanIP__CAN_RX3_AMR_DATA CYREG_CAN1_CAN_RX3_AMR_DATA
#define CAN_CanIP__CAN_RX3_CONTROL CYREG_CAN1_CAN_RX3_CONTROL
#define CAN_CanIP__CAN_RX3_DATA_HIGH CYREG_CAN1_CAN_RX3_DATA_HIGH
#define CAN_CanIP__CAN_RX3_DATA_LOW CYREG_CAN1_CAN_RX3_DATA_LOW
#define CAN_CanIP__CAN_RX3_ID CYREG_CAN1_CAN_RX3_ID
#define CAN_CanIP__CAN_RX4_ACR CYREG_CAN1_CAN_RX4_ACR
#define CAN_CanIP__CAN_RX4_ACR_DATA CYREG_CAN1_CAN_RX4_ACR_DATA
#define CAN_CanIP__CAN_RX4_AMR CYREG_CAN1_CAN_RX4_AMR
#define CAN_CanIP__CAN_RX4_AMR_DATA CYREG_CAN1_CAN_RX4_AMR_DATA
#define CAN_CanIP__CAN_RX4_CONTROL CYREG_CAN1_CAN_RX4_CONTROL
#define CAN_CanIP__CAN_RX4_DATA_HIGH CYREG_CAN1_CAN_RX4_DATA_HIGH
#define CAN_CanIP__CAN_RX4_DATA_LOW CYREG_CAN1_CAN_RX4_DATA_LOW
#define CAN_CanIP__CAN_RX4_ID CYREG_CAN1_CAN_RX4_ID
#define CAN_CanIP__CAN_RX5_ACR CYREG_CAN1_CAN_RX5_ACR
#define CAN_CanIP__CAN_RX5_ACR_DATA CYREG_CAN1_CAN_RX5_ACR_DATA
#define CAN_CanIP__CAN_RX5_AMR CYREG_CAN1_CAN_RX5_AMR
#define CAN_CanIP__CAN_RX5_AMR_DATA CYREG_CAN1_CAN_RX5_AMR_DATA
#define CAN_CanIP__CAN_RX5_CONTROL CYREG_CAN1_CAN_RX5_CONTROL
#define CAN_CanIP__CAN_RX5_DATA_HIGH CYREG_CAN1_CAN_RX5_DATA_HIGH
#define CAN_CanIP__CAN_RX5_DATA_LOW CYREG_CAN1_CAN_RX5_DATA_LOW
#define CAN_CanIP__CAN_RX5_ID CYREG_CAN1_CAN_RX5_ID
#define CAN_CanIP__CAN_RX6_ACR CYREG_CAN1_CAN_RX6_ACR
#define CAN_CanIP__CAN_RX6_ACR_DATA CYREG_CAN1_CAN_RX6_ACR_DATA
#define CAN_CanIP__CAN_RX6_AMR CYREG_CAN1_CAN_RX6_AMR
#define CAN_CanIP__CAN_RX6_AMR_DATA CYREG_CAN1_CAN_RX6_AMR_DATA
#define CAN_CanIP__CAN_RX6_CONTROL CYREG_CAN1_CAN_RX6_CONTROL
#define CAN_CanIP__CAN_RX6_DATA_HIGH CYREG_CAN1_CAN_RX6_DATA_HIGH
#define CAN_CanIP__CAN_RX6_DATA_LOW CYREG_CAN1_CAN_RX6_DATA_LOW
#define CAN_CanIP__CAN_RX6_ID CYREG_CAN1_CAN_RX6_ID
#define CAN_CanIP__CAN_RX7_ACR CYREG_CAN1_CAN_RX7_ACR
#define CAN_CanIP__CAN_RX7_ACR_DATA CYREG_CAN1_CAN_RX7_ACR_DATA
#define CAN_CanIP__CAN_RX7_AMR CYREG_CAN1_CAN_RX7_AMR
#define CAN_CanIP__CAN_RX7_AMR_DATA CYREG_CAN1_CAN_RX7_AMR_DATA
#define CAN_CanIP__CAN_RX7_CONTROL CYREG_CAN1_CAN_RX7_CONTROL
#define CAN_CanIP__CAN_RX7_DATA_HIGH CYREG_CAN1_CAN_RX7_DATA_HIGH
#define CAN_CanIP__CAN_RX7_DATA_LOW CYREG_CAN1_CAN_RX7_DATA_LOW
#define CAN_CanIP__CAN_RX7_ID CYREG_CAN1_CAN_RX7_ID
#define CAN_CanIP__CAN_RX8_ACR CYREG_CAN1_CAN_RX8_ACR
#define CAN_CanIP__CAN_RX8_ACR_DATA CYREG_CAN1_CAN_RX8_ACR_DATA
#define CAN_CanIP__CAN_RX8_AMR CYREG_CAN1_CAN_RX8_AMR
#define CAN_CanIP__CAN_RX8_AMR_DATA CYREG_CAN1_CAN_RX8_AMR_DATA
#define CAN_CanIP__CAN_RX8_CONTROL CYREG_CAN1_CAN_RX8_CONTROL
#define CAN_CanIP__CAN_RX8_DATA_HIGH CYREG_CAN1_CAN_RX8_DATA_HIGH
#define CAN_CanIP__CAN_RX8_DATA_LOW CYREG_CAN1_CAN_RX8_DATA_LOW
#define CAN_CanIP__CAN_RX8_ID CYREG_CAN1_CAN_RX8_ID
#define CAN_CanIP__CAN_RX9_ACR CYREG_CAN1_CAN_RX9_ACR
#define CAN_CanIP__CAN_RX9_ACR_DATA CYREG_CAN1_CAN_RX9_ACR_DATA
#define CAN_CanIP__CAN_RX9_AMR CYREG_CAN1_CAN_RX9_AMR
#define CAN_CanIP__CAN_RX9_AMR_DATA CYREG_CAN1_CAN_RX9_AMR_DATA
#define CAN_CanIP__CAN_RX9_CONTROL CYREG_CAN1_CAN_RX9_CONTROL
#define CAN_CanIP__CAN_RX9_DATA_HIGH CYREG_CAN1_CAN_RX9_DATA_HIGH
#define CAN_CanIP__CAN_RX9_DATA_LOW CYREG_CAN1_CAN_RX9_DATA_LOW
#define CAN_CanIP__CAN_RX9_ID CYREG_CAN1_CAN_RX9_ID
#define CAN_CanIP__CAN_TX0_CONTROL CYREG_CAN1_CAN_TX0_CONTROL
#define CAN_CanIP__CAN_TX0_DATA_HIGH CYREG_CAN1_CAN_TX0_DATA_HIGH
#define CAN_CanIP__CAN_TX0_DATA_LOW CYREG_CAN1_CAN_TX0_DATA_LOW
#define CAN_CanIP__CAN_TX0_ID CYREG_CAN1_CAN_TX0_ID
#define CAN_CanIP__CAN_TX1_CONTROL CYREG_CAN1_CAN_TX1_CONTROL
#define CAN_CanIP__CAN_TX1_DATA_HIGH CYREG_CAN1_CAN_TX1_DATA_HIGH
#define CAN_CanIP__CAN_TX1_DATA_LOW CYREG_CAN1_CAN_TX1_DATA_LOW
#define CAN_CanIP__CAN_TX1_ID CYREG_CAN1_CAN_TX1_ID
#define CAN_CanIP__CAN_TX2_CONTROL CYREG_CAN1_CAN_TX2_CONTROL
#define CAN_CanIP__CAN_TX2_DATA_HIGH CYREG_CAN1_CAN_TX2_DATA_HIGH
#define CAN_CanIP__CAN_TX2_DATA_LOW CYREG_CAN1_CAN_TX2_DATA_LOW
#define CAN_CanIP__CAN_TX2_ID CYREG_CAN1_CAN_TX2_ID
#define CAN_CanIP__CAN_TX3_CONTROL CYREG_CAN1_CAN_TX3_CONTROL
#define CAN_CanIP__CAN_TX3_DATA_HIGH CYREG_CAN1_CAN_TX3_DATA_HIGH
#define CAN_CanIP__CAN_TX3_DATA_LOW CYREG_CAN1_CAN_TX3_DATA_LOW
#define CAN_CanIP__CAN_TX3_ID CYREG_CAN1_CAN_TX3_ID
#define CAN_CanIP__CAN_TX4_CONTROL CYREG_CAN1_CAN_TX4_CONTROL
#define CAN_CanIP__CAN_TX4_DATA_HIGH CYREG_CAN1_CAN_TX4_DATA_HIGH
#define CAN_CanIP__CAN_TX4_DATA_LOW CYREG_CAN1_CAN_TX4_DATA_LOW
#define CAN_CanIP__CAN_TX4_ID CYREG_CAN1_CAN_TX4_ID
#define CAN_CanIP__CAN_TX5_CONTROL CYREG_CAN1_CAN_TX5_CONTROL
#define CAN_CanIP__CAN_TX5_DATA_HIGH CYREG_CAN1_CAN_TX5_DATA_HIGH
#define CAN_CanIP__CAN_TX5_DATA_LOW CYREG_CAN1_CAN_TX5_DATA_LOW
#define CAN_CanIP__CAN_TX5_ID CYREG_CAN1_CAN_TX5_ID
#define CAN_CanIP__CAN_TX6_CONTROL CYREG_CAN1_CAN_TX6_CONTROL
#define CAN_CanIP__CAN_TX6_DATA_HIGH CYREG_CAN1_CAN_TX6_DATA_HIGH
#define CAN_CanIP__CAN_TX6_DATA_LOW CYREG_CAN1_CAN_TX6_DATA_LOW
#define CAN_CanIP__CAN_TX6_ID CYREG_CAN1_CAN_TX6_ID
#define CAN_CanIP__CAN_TX7_CONTROL CYREG_CAN1_CAN_TX7_CONTROL
#define CAN_CanIP__CAN_TX7_DATA_HIGH CYREG_CAN1_CAN_TX7_DATA_HIGH
#define CAN_CanIP__CAN_TX7_DATA_LOW CYREG_CAN1_CAN_TX7_DATA_LOW
#define CAN_CanIP__CAN_TX7_ID CYREG_CAN1_CAN_TX7_ID
#define CAN_CanIP__CNTL CYREG_CAN1_CNTL
#define CAN_CanIP__COMMAND CYREG_CAN1_COMMAND
#define CAN_CanIP__CONFIG CYREG_CAN1_CONFIG
#define CAN_CanIP__ECR CYREG_CAN1_ECR
#define CAN_CanIP__ERROR_STATUS CYREG_CAN1_ERROR_STATUS
#define CAN_CanIP__INT_EBL CYREG_CAN1_INT_EBL
#define CAN_CanIP__INT_STATUS CYREG_CAN1_INT_STATUS
#define CAN_CanIP__INTR_CAN CYREG_CAN1_INTR_CAN
#define CAN_CanIP__INTR_CAN_MASK CYREG_CAN1_INTR_CAN_MASK
#define CAN_CanIP__INTR_CAN_MASKED CYREG_CAN1_INTR_CAN_MASKED
#define CAN_CanIP__INTR_CAN_SET CYREG_CAN1_INTR_CAN_SET
#define CAN_CanIP__TTCAN_CAPTURE CYREG_CAN1_TTCAN_CAPTURE
#define CAN_CanIP__TTCAN_COMPARE CYREG_CAN1_TTCAN_COMPARE
#define CAN_CanIP__TTCAN_COUNTER CYREG_CAN1_TTCAN_COUNTER
#define CAN_CanIP__TTCAN_TIMING CYREG_CAN1_TTCAN_TIMING

/* CAN_HFCLK */
#define CAN_HFCLK__DIV_ID 0x00000040u
#define CAN_HFCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CAN_HFCLK__PA_DIV_ID 0x000000FFu

/* Clock_PWM */
#define Clock_PWM__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define Clock_PWM__DIV_ID 0x00000043u
#define Clock_PWM__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define Clock_PWM__PA_DIV_ID 0x000000FFu

/* PWM_Motor */
#define PWM_Motor_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_Motor_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_Motor_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_Motor_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_Motor_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_Motor_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_Motor_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_Motor_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_Motor_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_Motor_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_Motor_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_Motor_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_Motor_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_Motor_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_Motor_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Pin_Motor */
#define Pin_Motor__0__DR CYREG_GPIO_PRT7_DR
#define Pin_Motor__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define Pin_Motor__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define Pin_Motor__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define Pin_Motor__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define Pin_Motor__0__HSIOM_MASK 0x0000000Fu
#define Pin_Motor__0__HSIOM_SHIFT 0u
#define Pin_Motor__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define Pin_Motor__0__INTR CYREG_GPIO_PRT7_INTR
#define Pin_Motor__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define Pin_Motor__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define Pin_Motor__0__MASK 0x01u
#define Pin_Motor__0__PC CYREG_GPIO_PRT7_PC
#define Pin_Motor__0__PC2 CYREG_GPIO_PRT7_PC2
#define Pin_Motor__0__PORT 7u
#define Pin_Motor__0__PS CYREG_GPIO_PRT7_PS
#define Pin_Motor__0__SHIFT 0u
#define Pin_Motor__DR CYREG_GPIO_PRT7_DR
#define Pin_Motor__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define Pin_Motor__DR_INV CYREG_GPIO_PRT7_DR_INV
#define Pin_Motor__DR_SET CYREG_GPIO_PRT7_DR_SET
#define Pin_Motor__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define Pin_Motor__INTR CYREG_GPIO_PRT7_INTR
#define Pin_Motor__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define Pin_Motor__INTSTAT CYREG_GPIO_PRT7_INTR
#define Pin_Motor__MASK 0x01u
#define Pin_Motor__PC CYREG_GPIO_PRT7_PC
#define Pin_Motor__PC2 CYREG_GPIO_PRT7_PC2
#define Pin_Motor__PORT 7u
#define Pin_Motor__PS CYREG_GPIO_PRT7_PS
#define Pin_Motor__SHIFT 0u

/* isr_period */
#define isr_period__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_period__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_period__INTC_MASK 0x02u
#define isr_period__INTC_NUMBER 1u
#define isr_period__INTC_PRIOR_MASK 0xC000u
#define isr_period__INTC_PRIOR_NUM 3u
#define isr_period__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_period__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_period__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Pin_Limit_1 */
#define Pin_Limit_1__0__DR CYREG_GPIO_PRT2_DR
#define Pin_Limit_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_Limit_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_Limit_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_Limit_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_Limit_1__0__HSIOM_MASK 0x000F0000u
#define Pin_Limit_1__0__HSIOM_SHIFT 16u
#define Pin_Limit_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_Limit_1__0__INTR CYREG_GPIO_PRT2_INTR
#define Pin_Limit_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_Limit_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_Limit_1__0__MASK 0x10u
#define Pin_Limit_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_Limit_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_Limit_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_Limit_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_Limit_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_Limit_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_Limit_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_Limit_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_Limit_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_Limit_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_Limit_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_Limit_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_Limit_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_Limit_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_Limit_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_Limit_1__0__PC CYREG_GPIO_PRT2_PC
#define Pin_Limit_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_Limit_1__0__PORT 2u
#define Pin_Limit_1__0__PS CYREG_GPIO_PRT2_PS
#define Pin_Limit_1__0__SHIFT 4u
#define Pin_Limit_1__DR CYREG_GPIO_PRT2_DR
#define Pin_Limit_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_Limit_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_Limit_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_Limit_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_Limit_1__INTR CYREG_GPIO_PRT2_INTR
#define Pin_Limit_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_Limit_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_Limit_1__MASK 0x10u
#define Pin_Limit_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_Limit_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_Limit_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_Limit_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_Limit_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_Limit_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_Limit_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_Limit_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_Limit_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_Limit_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_Limit_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_Limit_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_Limit_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_Limit_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_Limit_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_Limit_1__PC CYREG_GPIO_PRT2_PC
#define Pin_Limit_1__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_Limit_1__PORT 2u
#define Pin_Limit_1__PS CYREG_GPIO_PRT2_PS
#define Pin_Limit_1__SHIFT 4u

/* Pin_Limit_2 */
#define Pin_Limit_2__0__DR CYREG_GPIO_PRT2_DR
#define Pin_Limit_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_Limit_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_Limit_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_Limit_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Pin_Limit_2__0__HSIOM_MASK 0x00F00000u
#define Pin_Limit_2__0__HSIOM_SHIFT 20u
#define Pin_Limit_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_Limit_2__0__INTR CYREG_GPIO_PRT2_INTR
#define Pin_Limit_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_Limit_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_Limit_2__0__MASK 0x20u
#define Pin_Limit_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_Limit_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_Limit_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_Limit_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_Limit_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_Limit_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_Limit_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_Limit_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_Limit_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_Limit_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_Limit_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_Limit_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_Limit_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_Limit_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_Limit_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_Limit_2__0__PC CYREG_GPIO_PRT2_PC
#define Pin_Limit_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_Limit_2__0__PORT 2u
#define Pin_Limit_2__0__PS CYREG_GPIO_PRT2_PS
#define Pin_Limit_2__0__SHIFT 5u
#define Pin_Limit_2__DR CYREG_GPIO_PRT2_DR
#define Pin_Limit_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Pin_Limit_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Pin_Limit_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Pin_Limit_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_Limit_2__INTR CYREG_GPIO_PRT2_INTR
#define Pin_Limit_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Pin_Limit_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Pin_Limit_2__MASK 0x20u
#define Pin_Limit_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Pin_Limit_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Pin_Limit_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Pin_Limit_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Pin_Limit_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Pin_Limit_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Pin_Limit_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Pin_Limit_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Pin_Limit_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Pin_Limit_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Pin_Limit_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Pin_Limit_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Pin_Limit_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Pin_Limit_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Pin_Limit_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Pin_Limit_2__PC CYREG_GPIO_PRT2_PC
#define Pin_Limit_2__PC2 CYREG_GPIO_PRT2_PC2
#define Pin_Limit_2__PORT 2u
#define Pin_Limit_2__PS CYREG_GPIO_PRT2_PS
#define Pin_Limit_2__SHIFT 5u

/* isr_Limit_1 */
#define isr_Limit_1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_Limit_1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_Limit_1__INTC_MASK 0x01u
#define isr_Limit_1__INTC_NUMBER 0u
#define isr_Limit_1__INTC_PRIOR_MASK 0xC0u
#define isr_Limit_1__INTC_PRIOR_NUM 3u
#define isr_Limit_1__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_Limit_1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_Limit_1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* timer_clock */
#define timer_clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL22
#define timer_clock__DIV_ID 0x00000042u
#define timer_clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define timer_clock__PA_DIV_ID 0x000000FFu

/* Pin_Direction */
#define Pin_Direction__0__DR CYREG_GPIO_PRT7_DR
#define Pin_Direction__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define Pin_Direction__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define Pin_Direction__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define Pin_Direction__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define Pin_Direction__0__HSIOM_MASK 0x000000F0u
#define Pin_Direction__0__HSIOM_SHIFT 4u
#define Pin_Direction__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define Pin_Direction__0__INTR CYREG_GPIO_PRT7_INTR
#define Pin_Direction__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define Pin_Direction__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define Pin_Direction__0__MASK 0x02u
#define Pin_Direction__0__PC CYREG_GPIO_PRT7_PC
#define Pin_Direction__0__PC2 CYREG_GPIO_PRT7_PC2
#define Pin_Direction__0__PORT 7u
#define Pin_Direction__0__PS CYREG_GPIO_PRT7_PS
#define Pin_Direction__0__SHIFT 1u
#define Pin_Direction__DR CYREG_GPIO_PRT7_DR
#define Pin_Direction__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define Pin_Direction__DR_INV CYREG_GPIO_PRT7_DR_INV
#define Pin_Direction__DR_SET CYREG_GPIO_PRT7_DR_SET
#define Pin_Direction__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define Pin_Direction__INTR CYREG_GPIO_PRT7_INTR
#define Pin_Direction__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define Pin_Direction__INTSTAT CYREG_GPIO_PRT7_INTR
#define Pin_Direction__MASK 0x02u
#define Pin_Direction__PC CYREG_GPIO_PRT7_PC
#define Pin_Direction__PC2 CYREG_GPIO_PRT7_PC2
#define Pin_Direction__PORT 7u
#define Pin_Direction__PS CYREG_GPIO_PRT7_PS
#define Pin_Direction__SHIFT 1u

/* Pin_Encoder_A */
#define Pin_Encoder_A__0__DR CYREG_GPIO_PRT1_DR
#define Pin_Encoder_A__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_Encoder_A__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_Encoder_A__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_Encoder_A__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Encoder_A__0__HSIOM_MASK 0x0000000Fu
#define Pin_Encoder_A__0__HSIOM_SHIFT 0u
#define Pin_Encoder_A__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Encoder_A__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_Encoder_A__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Encoder_A__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_Encoder_A__0__MASK 0x01u
#define Pin_Encoder_A__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Encoder_A__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Encoder_A__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Encoder_A__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Encoder_A__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Encoder_A__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Encoder_A__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Encoder_A__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Encoder_A__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Encoder_A__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Encoder_A__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Encoder_A__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Encoder_A__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Encoder_A__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Encoder_A__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Encoder_A__0__PC CYREG_GPIO_PRT1_PC
#define Pin_Encoder_A__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_Encoder_A__0__PORT 1u
#define Pin_Encoder_A__0__PS CYREG_GPIO_PRT1_PS
#define Pin_Encoder_A__0__SHIFT 0u
#define Pin_Encoder_A__DR CYREG_GPIO_PRT1_DR
#define Pin_Encoder_A__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_Encoder_A__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_Encoder_A__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_Encoder_A__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Encoder_A__INTR CYREG_GPIO_PRT1_INTR
#define Pin_Encoder_A__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Encoder_A__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_Encoder_A__MASK 0x01u
#define Pin_Encoder_A__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Encoder_A__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Encoder_A__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Encoder_A__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Encoder_A__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Encoder_A__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Encoder_A__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Encoder_A__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Encoder_A__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Encoder_A__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Encoder_A__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Encoder_A__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Encoder_A__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Encoder_A__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Encoder_A__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Encoder_A__PC CYREG_GPIO_PRT1_PC
#define Pin_Encoder_A__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_Encoder_A__PORT 1u
#define Pin_Encoder_A__PS CYREG_GPIO_PRT1_PS
#define Pin_Encoder_A__SHIFT 0u

/* Pin_Encoder_B */
#define Pin_Encoder_B__0__DR CYREG_GPIO_PRT1_DR
#define Pin_Encoder_B__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_Encoder_B__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_Encoder_B__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_Encoder_B__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_Encoder_B__0__HSIOM_MASK 0x000000F0u
#define Pin_Encoder_B__0__HSIOM_SHIFT 4u
#define Pin_Encoder_B__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Encoder_B__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_Encoder_B__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Encoder_B__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_Encoder_B__0__MASK 0x02u
#define Pin_Encoder_B__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Encoder_B__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Encoder_B__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Encoder_B__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Encoder_B__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Encoder_B__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Encoder_B__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Encoder_B__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Encoder_B__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Encoder_B__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Encoder_B__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Encoder_B__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Encoder_B__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Encoder_B__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Encoder_B__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Encoder_B__0__PC CYREG_GPIO_PRT1_PC
#define Pin_Encoder_B__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_Encoder_B__0__PORT 1u
#define Pin_Encoder_B__0__PS CYREG_GPIO_PRT1_PS
#define Pin_Encoder_B__0__SHIFT 1u
#define Pin_Encoder_B__DR CYREG_GPIO_PRT1_DR
#define Pin_Encoder_B__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_Encoder_B__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_Encoder_B__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_Encoder_B__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Encoder_B__INTR CYREG_GPIO_PRT1_INTR
#define Pin_Encoder_B__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_Encoder_B__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_Encoder_B__MASK 0x02u
#define Pin_Encoder_B__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_Encoder_B__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_Encoder_B__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_Encoder_B__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_Encoder_B__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_Encoder_B__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_Encoder_B__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_Encoder_B__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_Encoder_B__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_Encoder_B__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_Encoder_B__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_Encoder_B__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_Encoder_B__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_Encoder_B__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_Encoder_B__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_Encoder_B__PC CYREG_GPIO_PRT1_PC
#define Pin_Encoder_B__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_Encoder_B__PORT 1u
#define Pin_Encoder_B__PS CYREG_GPIO_PRT1_PS
#define Pin_Encoder_B__SHIFT 1u

/* Status_Reg_Switches */
#define Status_Reg_Switches_sts_intr_sts_reg__0__MASK 0x01u
#define Status_Reg_Switches_sts_intr_sts_reg__0__POS 0
#define Status_Reg_Switches_sts_intr_sts_reg__1__MASK 0x02u
#define Status_Reg_Switches_sts_intr_sts_reg__1__POS 1
#define Status_Reg_Switches_sts_intr_sts_reg__MASK 0x03u
#define Status_Reg_Switches_sts_intr_sts_reg__MASK_REG CYREG_UDB_W8_MSK7
#define Status_Reg_Switches_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL7
#define Status_Reg_Switches_sts_intr_sts_reg__STATUS_REG CYREG_UDB_W8_ST7

/* Miscellaneous */
#define CY_PROJECT_NAME "Motor Board Rev1"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 40000000U
#define CYDEV_BCLK__HFCLK__KHZ 40000U
#define CYDEV_BCLK__HFCLK__MHZ 40U
#define CYDEV_BCLK__SYSCLK__HZ 40000000U
#define CYDEV_BCLK__SYSCLK__KHZ 40000U
#define CYDEV_BCLK__SYSCLK__MHZ 40U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x101111A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
