[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated_SPI"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SPI_MASTER|SPI_MASTER>io_cs",
    "sources":[
      "~SPI_MASTER|SPI_MASTER>io_start"
    ]
  }
]