<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>Lab1: DDR Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="PMcL.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Lab1
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___d_d_r___register___masks.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DDR Register Masks<div class="ingroups"><a class="el" href="group___peripheral__defines.html">Peripheral type defines</a> &raquo; <a class="el" href="group___d_d_r___peripheral.html">DDR</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa59464f6540e6b443a2249f0d8040db2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa59464f6540e6b443a2249f0d8040db2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR00_START_MASK</b>&#160;&#160;&#160;0x1u</td></tr>
<tr class="separator:gaa59464f6540e6b443a2249f0d8040db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba294aade0a27379f689e9881b7003ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba294aade0a27379f689e9881b7003ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR00_START_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaba294aade0a27379f689e9881b7003ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8350f79e9a0c4dc5ee0a98d4d1255c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8350f79e9a0c4dc5ee0a98d4d1255c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR00_DDRCLS_MASK</b>&#160;&#160;&#160;0xF00u</td></tr>
<tr class="separator:gaa8350f79e9a0c4dc5ee0a98d4d1255c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b1c07ed02eb4a78748a49b7c78e6c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5b1c07ed02eb4a78748a49b7c78e6c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR00_DDRCLS_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac5b1c07ed02eb4a78748a49b7c78e6c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85c757c25a7af4ec54a6a55a58ea27c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae85c757c25a7af4ec54a6a55a58ea27c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR00_DDRCLS</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR00_DDRCLS_SHIFT))&amp;DDR_CR00_DDRCLS_MASK)</td></tr>
<tr class="separator:gae85c757c25a7af4ec54a6a55a58ea27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2237413f3a5ceab44eb69500e792ecc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2237413f3a5ceab44eb69500e792ecc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR00_VERSION_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:ga2237413f3a5ceab44eb69500e792ecc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2e09ea415a018b5c711bee2a155844c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2e09ea415a018b5c711bee2a155844c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR00_VERSION_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa2e09ea415a018b5c711bee2a155844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8358e13c0ce4a56f610b33975cf3cd9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8358e13c0ce4a56f610b33975cf3cd9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR00_VERSION</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR00_VERSION_SHIFT))&amp;DDR_CR00_VERSION_MASK)</td></tr>
<tr class="separator:ga8358e13c0ce4a56f610b33975cf3cd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de93d9bb3a3f8e4a941449cbbbb45b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4de93d9bb3a3f8e4a941449cbbbb45b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR01_MAXROW_MASK</b>&#160;&#160;&#160;0x1Fu</td></tr>
<tr class="separator:ga4de93d9bb3a3f8e4a941449cbbbb45b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437c51e47bca1e8272be84305545c8e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga437c51e47bca1e8272be84305545c8e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR01_MAXROW_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga437c51e47bca1e8272be84305545c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174893d6f450e563a044863a264530cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga174893d6f450e563a044863a264530cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR01_MAXROW</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR01_MAXROW_SHIFT))&amp;DDR_CR01_MAXROW_MASK)</td></tr>
<tr class="separator:ga174893d6f450e563a044863a264530cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fe945e4db1a0d97bcbbdd2aa094b32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1fe945e4db1a0d97bcbbdd2aa094b32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR01_MAXCOL_MASK</b>&#160;&#160;&#160;0xF00u</td></tr>
<tr class="separator:gae1fe945e4db1a0d97bcbbdd2aa094b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588d16fa75a2816e48af1542b591d524"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga588d16fa75a2816e48af1542b591d524"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR01_MAXCOL_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga588d16fa75a2816e48af1542b591d524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25898e2705a21ac896f9cc18e554bd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab25898e2705a21ac896f9cc18e554bd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR01_MAXCOL</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR01_MAXCOL_SHIFT))&amp;DDR_CR01_MAXCOL_MASK)</td></tr>
<tr class="separator:gab25898e2705a21ac896f9cc18e554bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813bcee89f36622a7890773f2a9a9d9e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga813bcee89f36622a7890773f2a9a9d9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR01_CSMAX_MASK</b>&#160;&#160;&#160;0x30000u</td></tr>
<tr class="separator:ga813bcee89f36622a7890773f2a9a9d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7633c0fa935b3e85f17cb62e9e884be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7633c0fa935b3e85f17cb62e9e884be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR01_CSMAX_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab7633c0fa935b3e85f17cb62e9e884be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd5f5659a57509eae9a20ec15d26f03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cd5f5659a57509eae9a20ec15d26f03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR01_CSMAX</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR01_CSMAX_SHIFT))&amp;DDR_CR01_CSMAX_MASK)</td></tr>
<tr class="separator:ga9cd5f5659a57509eae9a20ec15d26f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e9da563886a3ad6f56810ad574a30b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e9da563886a3ad6f56810ad574a30b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR02_TINIT_MASK</b>&#160;&#160;&#160;0xFFFFFFu</td></tr>
<tr class="separator:ga1e9da563886a3ad6f56810ad574a30b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589d6e1a34abb9d902a16802280659e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga589d6e1a34abb9d902a16802280659e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR02_TINIT_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga589d6e1a34abb9d902a16802280659e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02bf065328e8dfe2bc4ed70def69330"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab02bf065328e8dfe2bc4ed70def69330"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR02_TINIT</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR02_TINIT_SHIFT))&amp;DDR_CR02_TINIT_MASK)</td></tr>
<tr class="separator:gab02bf065328e8dfe2bc4ed70def69330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1911f79275721ac8533ec303f801cd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1911f79275721ac8533ec303f801cd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR02_INITAREF_MASK</b>&#160;&#160;&#160;0xF000000u</td></tr>
<tr class="separator:gae1911f79275721ac8533ec303f801cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf507d19890039bc08a1740fd8bb412ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf507d19890039bc08a1740fd8bb412ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR02_INITAREF_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaf507d19890039bc08a1740fd8bb412ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc2511d77facfa376315085d8405156"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fc2511d77facfa376315085d8405156"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR02_INITAREF</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR02_INITAREF_SHIFT))&amp;DDR_CR02_INITAREF_MASK)</td></tr>
<tr class="separator:ga9fc2511d77facfa376315085d8405156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00cc61a4c6d5d4c1e42ecc0ff863f05b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00cc61a4c6d5d4c1e42ecc0ff863f05b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR03_LATLIN_MASK</b>&#160;&#160;&#160;0xFu</td></tr>
<tr class="separator:ga00cc61a4c6d5d4c1e42ecc0ff863f05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc9753c47eb65ff46d60bac1fe6c6e06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc9753c47eb65ff46d60bac1fe6c6e06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR03_LATLIN_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafc9753c47eb65ff46d60bac1fe6c6e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d810da151c9a158abd7bf28cc945172"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d810da151c9a158abd7bf28cc945172"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR03_LATLIN</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR03_LATLIN_SHIFT))&amp;DDR_CR03_LATLIN_MASK)</td></tr>
<tr class="separator:ga3d810da151c9a158abd7bf28cc945172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a0edf3761e0e0205024df33f87e01a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28a0edf3761e0e0205024df33f87e01a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR03_LATGATE_MASK</b>&#160;&#160;&#160;0xF00u</td></tr>
<tr class="separator:ga28a0edf3761e0e0205024df33f87e01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8022b117432190416ef801de9d05df0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8022b117432190416ef801de9d05df0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR03_LATGATE_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaa8022b117432190416ef801de9d05df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03211651b35f74e685b3af6952f431c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab03211651b35f74e685b3af6952f431c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR03_LATGATE</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR03_LATGATE_SHIFT))&amp;DDR_CR03_LATGATE_MASK)</td></tr>
<tr class="separator:gab03211651b35f74e685b3af6952f431c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64562ce55076f28a09c5baa0d262dca3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64562ce55076f28a09c5baa0d262dca3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR03_WRLAT_MASK</b>&#160;&#160;&#160;0xF0000u</td></tr>
<tr class="separator:ga64562ce55076f28a09c5baa0d262dca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b0caa2f58c8080f880f1fe5ce3e5f78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b0caa2f58c8080f880f1fe5ce3e5f78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR03_WRLAT_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga1b0caa2f58c8080f880f1fe5ce3e5f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7d234d4ffdd78f563c577d3b71fc44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc7d234d4ffdd78f563c577d3b71fc44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR03_WRLAT</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR03_WRLAT_SHIFT))&amp;DDR_CR03_WRLAT_MASK)</td></tr>
<tr class="separator:gafc7d234d4ffdd78f563c577d3b71fc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d5fb4a30bbbe51b919c3ff3b2a52a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3d5fb4a30bbbe51b919c3ff3b2a52a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR03_TCCD_MASK</b>&#160;&#160;&#160;0x1F000000u</td></tr>
<tr class="separator:gaf3d5fb4a30bbbe51b919c3ff3b2a52a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f070883f0f315b2915c3364344851d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f070883f0f315b2915c3364344851d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR03_TCCD_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga3f070883f0f315b2915c3364344851d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395acf65aac593426d1e7edf176c896a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga395acf65aac593426d1e7edf176c896a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR03_TCCD</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR03_TCCD_SHIFT))&amp;DDR_CR03_TCCD_MASK)</td></tr>
<tr class="separator:ga395acf65aac593426d1e7edf176c896a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02302bab2e6a9c962e14b67e7035f5fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02302bab2e6a9c962e14b67e7035f5fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR04_TBINT_MASK</b>&#160;&#160;&#160;0x7u</td></tr>
<tr class="separator:ga02302bab2e6a9c962e14b67e7035f5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81e3451e4191a4b5a15a72cc95023e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae81e3451e4191a4b5a15a72cc95023e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR04_TBINT_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae81e3451e4191a4b5a15a72cc95023e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af24e84b675287cfb107eab610e917a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4af24e84b675287cfb107eab610e917a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR04_TBINT</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR04_TBINT_SHIFT))&amp;DDR_CR04_TBINT_MASK)</td></tr>
<tr class="separator:ga4af24e84b675287cfb107eab610e917a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34bd9dd5331b1e3b8b62719a9802c81"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac34bd9dd5331b1e3b8b62719a9802c81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR04_TRRD_MASK</b>&#160;&#160;&#160;0x700u</td></tr>
<tr class="separator:gac34bd9dd5331b1e3b8b62719a9802c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a450ddbfce072f3771dc30eb5c2a835"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a450ddbfce072f3771dc30eb5c2a835"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR04_TRRD_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga3a450ddbfce072f3771dc30eb5c2a835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a124fefd8d572651c8df833867eae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba4a124fefd8d572651c8df833867eae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR04_TRRD</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR04_TRRD_SHIFT))&amp;DDR_CR04_TRRD_MASK)</td></tr>
<tr class="separator:gaba4a124fefd8d572651c8df833867eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2963c6b828fd21a34a8efabaf41dee64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2963c6b828fd21a34a8efabaf41dee64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR04_TRC_MASK</b>&#160;&#160;&#160;0x3F0000u</td></tr>
<tr class="separator:ga2963c6b828fd21a34a8efabaf41dee64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5e9700aa510317d0de141f7279f9ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f5e9700aa510317d0de141f7279f9ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR04_TRC_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga0f5e9700aa510317d0de141f7279f9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fa0166b297d3596ff1525567bb7173"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82fa0166b297d3596ff1525567bb7173"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR04_TRC</b>(x)                                                &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR04_TRC_SHIFT))&amp;DDR_CR04_TRC_MASK)</td></tr>
<tr class="separator:ga82fa0166b297d3596ff1525567bb7173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a600af23cfd356053e29d0969a30ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30a600af23cfd356053e29d0969a30ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR04_TRASMIN_MASK</b>&#160;&#160;&#160;0xFF000000u</td></tr>
<tr class="separator:ga30a600af23cfd356053e29d0969a30ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef279d22664292e4ea833b5bb602a0e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef279d22664292e4ea833b5bb602a0e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR04_TRASMIN_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaef279d22664292e4ea833b5bb602a0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df31734452d2c6157f80711606f22ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5df31734452d2c6157f80711606f22ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR04_TRASMIN</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR04_TRASMIN_SHIFT))&amp;DDR_CR04_TRASMIN_MASK)</td></tr>
<tr class="separator:ga5df31734452d2c6157f80711606f22ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb052ffd7dc89583236d5c16fbb5d046"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb052ffd7dc89583236d5c16fbb5d046"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR05_TWTR_MASK</b>&#160;&#160;&#160;0xFu</td></tr>
<tr class="separator:gadb052ffd7dc89583236d5c16fbb5d046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ccb6f106934917e0e2a90d7deebec3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70ccb6f106934917e0e2a90d7deebec3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR05_TWTR_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga70ccb6f106934917e0e2a90d7deebec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff81b69ccfb07dc33911f7e852e52f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ff81b69ccfb07dc33911f7e852e52f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR05_TWTR</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR05_TWTR_SHIFT))&amp;DDR_CR05_TWTR_MASK)</td></tr>
<tr class="separator:ga2ff81b69ccfb07dc33911f7e852e52f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae6840c185893c9c3262490219c85785"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae6840c185893c9c3262490219c85785"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR05_TRP_MASK</b>&#160;&#160;&#160;0xF00u</td></tr>
<tr class="separator:gaae6840c185893c9c3262490219c85785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3478b0d757f1834423db8a75b37578"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c3478b0d757f1834423db8a75b37578"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR05_TRP_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga8c3478b0d757f1834423db8a75b37578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2654d77e7c0a0fa3d383866ae6ac1dc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2654d77e7c0a0fa3d383866ae6ac1dc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR05_TRP</b>(x)                                                &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR05_TRP_SHIFT))&amp;DDR_CR05_TRP_MASK)</td></tr>
<tr class="separator:ga2654d77e7c0a0fa3d383866ae6ac1dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a172b1a6cd252868abb731d19c8108"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7a172b1a6cd252868abb731d19c8108"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR05_TRTP_MASK</b>&#160;&#160;&#160;0x70000u</td></tr>
<tr class="separator:gae7a172b1a6cd252868abb731d19c8108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa842aa5a893185a910aaec4b859412f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa842aa5a893185a910aaec4b859412f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR05_TRTP_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa842aa5a893185a910aaec4b859412f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7104326f930d2d0bc9e7caa0bb0a4897"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7104326f930d2d0bc9e7caa0bb0a4897"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR05_TRTP</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR05_TRTP_SHIFT))&amp;DDR_CR05_TRTP_MASK)</td></tr>
<tr class="separator:ga7104326f930d2d0bc9e7caa0bb0a4897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78d1e3d0b585efb024b9e5e1846c861"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab78d1e3d0b585efb024b9e5e1846c861"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR05_TMRD_MASK</b>&#160;&#160;&#160;0x1F000000u</td></tr>
<tr class="separator:gab78d1e3d0b585efb024b9e5e1846c861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642fee30cde8df2b20ab53e0bfead61f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga642fee30cde8df2b20ab53e0bfead61f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR05_TMRD_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga642fee30cde8df2b20ab53e0bfead61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2d9723c4b383e455f1e4eace77f558b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2d9723c4b383e455f1e4eace77f558b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR05_TMRD</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR05_TMRD_SHIFT))&amp;DDR_CR05_TMRD_MASK)</td></tr>
<tr class="separator:gac2d9723c4b383e455f1e4eace77f558b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e47f82f8e8224600cd30a20640e843"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46e47f82f8e8224600cd30a20640e843"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR06_TMOD_MASK</b>&#160;&#160;&#160;0xFFu</td></tr>
<tr class="separator:ga46e47f82f8e8224600cd30a20640e843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306ca228aee24cd91a358701f37fb045"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga306ca228aee24cd91a358701f37fb045"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR06_TMOD_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga306ca228aee24cd91a358701f37fb045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530d608b17b00ba90022c33148ee4bfb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga530d608b17b00ba90022c33148ee4bfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR06_TMOD</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR06_TMOD_SHIFT))&amp;DDR_CR06_TMOD_MASK)</td></tr>
<tr class="separator:ga530d608b17b00ba90022c33148ee4bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b9c655120cbb895150eb805896a00d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39b9c655120cbb895150eb805896a00d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR06_TRASMAX_MASK</b>&#160;&#160;&#160;0xFFFF00u</td></tr>
<tr class="separator:ga39b9c655120cbb895150eb805896a00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c0a9be33d08dc2519b8b05fae15c8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6c0a9be33d08dc2519b8b05fae15c8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR06_TRASMAX_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac6c0a9be33d08dc2519b8b05fae15c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae784e3f9d431535c49759d16ac72547b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae784e3f9d431535c49759d16ac72547b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR06_TRASMAX</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR06_TRASMAX_SHIFT))&amp;DDR_CR06_TRASMAX_MASK)</td></tr>
<tr class="separator:gae784e3f9d431535c49759d16ac72547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278f50ecb4e932655845567a71183828"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga278f50ecb4e932655845567a71183828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR06_INTWBR_MASK</b>&#160;&#160;&#160;0x1000000u</td></tr>
<tr class="separator:ga278f50ecb4e932655845567a71183828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9410d3b28f872240240ebe35e0097775"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9410d3b28f872240240ebe35e0097775"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR06_INTWBR_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga9410d3b28f872240240ebe35e0097775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc0837cfc90660bbce72e82a09aea48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fc0837cfc90660bbce72e82a09aea48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR07_CLKPW_MASK</b>&#160;&#160;&#160;0x7u</td></tr>
<tr class="separator:ga6fc0837cfc90660bbce72e82a09aea48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf2d1ab407cfead6ab0231c23bebc7af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf2d1ab407cfead6ab0231c23bebc7af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR07_CLKPW_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacf2d1ab407cfead6ab0231c23bebc7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9091c9208548ccbbaa020d6dc0387d01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9091c9208548ccbbaa020d6dc0387d01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR07_CLKPW</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR07_CLKPW_SHIFT))&amp;DDR_CR07_CLKPW_MASK)</td></tr>
<tr class="separator:ga9091c9208548ccbbaa020d6dc0387d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac417ad253bce276e439a36beb3a6ed36"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac417ad253bce276e439a36beb3a6ed36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR07_TCKESR_MASK</b>&#160;&#160;&#160;0x1F00u</td></tr>
<tr class="separator:gac417ad253bce276e439a36beb3a6ed36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b351d63ccfb1168e3024f09acc3e3ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b351d63ccfb1168e3024f09acc3e3ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR07_TCKESR_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga6b351d63ccfb1168e3024f09acc3e3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27170b9488f826f51c2f4c4a46217ce5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27170b9488f826f51c2f4c4a46217ce5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR07_TCKESR</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR07_TCKESR_SHIFT))&amp;DDR_CR07_TCKESR_MASK)</td></tr>
<tr class="separator:ga27170b9488f826f51c2f4c4a46217ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341ea9f92e1aa385bdfcdb6661dba360"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga341ea9f92e1aa385bdfcdb6661dba360"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR07_AP_MASK</b>&#160;&#160;&#160;0x10000u</td></tr>
<tr class="separator:ga341ea9f92e1aa385bdfcdb6661dba360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e3aa6105e1e9d2689160354dd89c5be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e3aa6105e1e9d2689160354dd89c5be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR07_AP_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga5e3aa6105e1e9d2689160354dd89c5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b575a44cd2000e7b9791295cc91db7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b575a44cd2000e7b9791295cc91db7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR07_CCAPEN_MASK</b>&#160;&#160;&#160;0x1000000u</td></tr>
<tr class="separator:ga5b575a44cd2000e7b9791295cc91db7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad016669f9e05f8e061beab81a61404ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad016669f9e05f8e061beab81a61404ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR07_CCAPEN_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gad016669f9e05f8e061beab81a61404ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b001bf86ca73a5bdcb3d218c8faa735"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b001bf86ca73a5bdcb3d218c8faa735"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR08_TRAS_MASK</b>&#160;&#160;&#160;0x1u</td></tr>
<tr class="separator:ga4b001bf86ca73a5bdcb3d218c8faa735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd7fe161c3a33b4ba4037a670363d49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0dd7fe161c3a33b4ba4037a670363d49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR08_TRAS_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0dd7fe161c3a33b4ba4037a670363d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3106136fac8cf4cb65af4da52bb467"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e3106136fac8cf4cb65af4da52bb467"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR08_TRASDI_MASK</b>&#160;&#160;&#160;0xFF00u</td></tr>
<tr class="separator:ga9e3106136fac8cf4cb65af4da52bb467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443730af5810c5cb6a3c73ff1c203ecd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga443730af5810c5cb6a3c73ff1c203ecd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR08_TRASDI_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga443730af5810c5cb6a3c73ff1c203ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c16f891b89888cadae8bbc80ff86dbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c16f891b89888cadae8bbc80ff86dbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR08_TRASDI</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR08_TRASDI_SHIFT))&amp;DDR_CR08_TRASDI_MASK)</td></tr>
<tr class="separator:ga9c16f891b89888cadae8bbc80ff86dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd6c951de597ef4a295228d62ae257d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadfd6c951de597ef4a295228d62ae257d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR08_TWR_MASK</b>&#160;&#160;&#160;0x1F0000u</td></tr>
<tr class="separator:gadfd6c951de597ef4a295228d62ae257d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eb08db13958498ea6557e0dc7bee42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86eb08db13958498ea6557e0dc7bee42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR08_TWR_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga86eb08db13958498ea6557e0dc7bee42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dad08f356c38c61524c673bbcf7764f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dad08f356c38c61524c673bbcf7764f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR08_TWR</b>(x)                                                &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR08_TWR_SHIFT))&amp;DDR_CR08_TWR_MASK)</td></tr>
<tr class="separator:ga1dad08f356c38c61524c673bbcf7764f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e9baa6f0bd549e4d8192d95240cf0c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e9baa6f0bd549e4d8192d95240cf0c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR08_TDAL_MASK</b>&#160;&#160;&#160;0x1F000000u</td></tr>
<tr class="separator:ga0e9baa6f0bd549e4d8192d95240cf0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59167e7e956066d2afcafdfa58ccdecb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59167e7e956066d2afcafdfa58ccdecb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR08_TDAL_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga59167e7e956066d2afcafdfa58ccdecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437ed233a8d7b53346a49fbfb02faa01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga437ed233a8d7b53346a49fbfb02faa01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR08_TDAL</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR08_TDAL_SHIFT))&amp;DDR_CR08_TDAL_MASK)</td></tr>
<tr class="separator:ga437ed233a8d7b53346a49fbfb02faa01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb52eb283fe966e8440ffd9046987b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabeb52eb283fe966e8440ffd9046987b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR09_TDLL_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:gabeb52eb283fe966e8440ffd9046987b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776606291af0cbb64295525bfdcd51f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga776606291af0cbb64295525bfdcd51f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR09_TDLL_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga776606291af0cbb64295525bfdcd51f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde000f325504faf2cd54511498f81ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadde000f325504faf2cd54511498f81ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR09_TDLL</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR09_TDLL_SHIFT))&amp;DDR_CR09_TDLL_MASK)</td></tr>
<tr class="separator:gadde000f325504faf2cd54511498f81ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c69349792c9b06d35fb2b6395114ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82c69349792c9b06d35fb2b6395114ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR09_NOCMD_MASK</b>&#160;&#160;&#160;0x10000u</td></tr>
<tr class="separator:ga82c69349792c9b06d35fb2b6395114ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f46b37d1d9031c010ac4f32b38c45a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78f46b37d1d9031c010ac4f32b38c45a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR09_NOCMD_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga78f46b37d1d9031c010ac4f32b38c45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7f0ca0a836c4669e32ce4dcab4cd97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c7f0ca0a836c4669e32ce4dcab4cd97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR09_BSTLEN_MASK</b>&#160;&#160;&#160;0x7000000u</td></tr>
<tr class="separator:ga4c7f0ca0a836c4669e32ce4dcab4cd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf14d2e173d38ce3d1227c04496cbcd52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf14d2e173d38ce3d1227c04496cbcd52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR09_BSTLEN_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaf14d2e173d38ce3d1227c04496cbcd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304381d47292897a1f71405f861be1a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga304381d47292897a1f71405f861be1a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR09_BSTLEN</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR09_BSTLEN_SHIFT))&amp;DDR_CR09_BSTLEN_MASK)</td></tr>
<tr class="separator:ga304381d47292897a1f71405f861be1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd56500c472ce40ea6f6a335e49252f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd56500c472ce40ea6f6a335e49252f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR10_TFAW_MASK</b>&#160;&#160;&#160;0x3Fu</td></tr>
<tr class="separator:gadd56500c472ce40ea6f6a335e49252f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5540561673eda03d9008474d171089bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5540561673eda03d9008474d171089bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR10_TFAW_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5540561673eda03d9008474d171089bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536ed3653156cb8d143dde37e624b0d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga536ed3653156cb8d143dde37e624b0d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR10_TFAW</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR10_TFAW_SHIFT))&amp;DDR_CR10_TFAW_MASK)</td></tr>
<tr class="separator:ga536ed3653156cb8d143dde37e624b0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a26c969a4a5e88f0351e6e661cee93c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a26c969a4a5e88f0351e6e661cee93c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR10_TCPD_MASK</b>&#160;&#160;&#160;0xFFFF00u</td></tr>
<tr class="separator:ga2a26c969a4a5e88f0351e6e661cee93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f71b7e472ea311e5ece52d9f6fb453"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0f71b7e472ea311e5ece52d9f6fb453"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR10_TCPD_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac0f71b7e472ea311e5ece52d9f6fb453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad473a3d771a2c371a259c05ebb2471a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad473a3d771a2c371a259c05ebb2471a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR10_TCPD</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR10_TCPD_SHIFT))&amp;DDR_CR10_TCPD_MASK)</td></tr>
<tr class="separator:gad473a3d771a2c371a259c05ebb2471a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3003388b6dfca3121f66b2c6de573f3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3003388b6dfca3121f66b2c6de573f3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR10_TRPAB_MASK</b>&#160;&#160;&#160;0xF000000u</td></tr>
<tr class="separator:ga3003388b6dfca3121f66b2c6de573f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3cf72d46340ca2a447efbad0e87594"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d3cf72d46340ca2a447efbad0e87594"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR10_TRPAB_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga5d3cf72d46340ca2a447efbad0e87594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f747d8f6f6c8fb8c95f3e02c9f8457d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f747d8f6f6c8fb8c95f3e02c9f8457d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR10_TRPAB</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR10_TRPAB_SHIFT))&amp;DDR_CR10_TRPAB_MASK)</td></tr>
<tr class="separator:ga3f747d8f6f6c8fb8c95f3e02c9f8457d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe8a030a9fcb4c151ee59497d2abba4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3fe8a030a9fcb4c151ee59497d2abba4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR11_REGDIMM_MASK</b>&#160;&#160;&#160;0x1u</td></tr>
<tr class="separator:ga3fe8a030a9fcb4c151ee59497d2abba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4e2aa30b372093c4bd7f683f4dd9b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b4e2aa30b372093c4bd7f683f4dd9b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR11_REGDIMM_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1b4e2aa30b372093c4bd7f683f4dd9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f1cc10e14a0499afc3d3ce68bf8ae1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83f1cc10e14a0499afc3d3ce68bf8ae1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR11_AREF_MASK</b>&#160;&#160;&#160;0x100u</td></tr>
<tr class="separator:ga83f1cc10e14a0499afc3d3ce68bf8ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259349755173a8cca2e32006d9554ba2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga259349755173a8cca2e32006d9554ba2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR11_AREF_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga259349755173a8cca2e32006d9554ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3d9c301afd116e251ea3e98a26c045"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d3d9c301afd116e251ea3e98a26c045"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR11_AREFMODE_MASK</b>&#160;&#160;&#160;0x10000u</td></tr>
<tr class="separator:ga3d3d9c301afd116e251ea3e98a26c045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac51c84eee11d66db65f08849d21caab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac51c84eee11d66db65f08849d21caab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR11_AREFMODE_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaac51c84eee11d66db65f08849d21caab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d6254a6ae1f80fea6b56bb7eafec22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9d6254a6ae1f80fea6b56bb7eafec22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR11_TREFEN_MASK</b>&#160;&#160;&#160;0x1000000u</td></tr>
<tr class="separator:gaf9d6254a6ae1f80fea6b56bb7eafec22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf924526245ce6a4c587c16907685b72a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf924526245ce6a4c587c16907685b72a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR11_TREFEN_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaf924526245ce6a4c587c16907685b72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9339b962153bc45804a3d9b756339614"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9339b962153bc45804a3d9b756339614"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR12_TRFC_MASK</b>&#160;&#160;&#160;0x3FFu</td></tr>
<tr class="separator:ga9339b962153bc45804a3d9b756339614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b095c80bd038c1d9683029a9510972"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0b095c80bd038c1d9683029a9510972"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR12_TRFC_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad0b095c80bd038c1d9683029a9510972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48bd3739246f71f6054d7612e882d46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad48bd3739246f71f6054d7612e882d46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR12_TRFC</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR12_TRFC_SHIFT))&amp;DDR_CR12_TRFC_MASK)</td></tr>
<tr class="separator:gad48bd3739246f71f6054d7612e882d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60628d79989a0fff0e946e3a2aa8dc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa60628d79989a0fff0e946e3a2aa8dc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR12_TREF_MASK</b>&#160;&#160;&#160;0x3FFF0000u</td></tr>
<tr class="separator:gaa60628d79989a0fff0e946e3a2aa8dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7d130b99f93ee6992377a38b25fb0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f7d130b99f93ee6992377a38b25fb0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR12_TREF_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga6f7d130b99f93ee6992377a38b25fb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741467c7299998a6e81e69a7d184a4e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga741467c7299998a6e81e69a7d184a4e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR12_TREF</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR12_TREF_SHIFT))&amp;DDR_CR12_TREF_MASK)</td></tr>
<tr class="separator:ga741467c7299998a6e81e69a7d184a4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0c6be095292b2378b9f77c5c9c6a8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a0c6be095292b2378b9f77c5c9c6a8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR13_TREFINT_MASK</b>&#160;&#160;&#160;0x3FFFu</td></tr>
<tr class="separator:ga1a0c6be095292b2378b9f77c5c9c6a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da01a4adf69cc23d3f34ae028aab326"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6da01a4adf69cc23d3f34ae028aab326"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR13_TREFINT_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6da01a4adf69cc23d3f34ae028aab326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed5ff0b56124f79d539d04e62c76d9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ed5ff0b56124f79d539d04e62c76d9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR13_TREFINT</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR13_TREFINT_SHIFT))&amp;DDR_CR13_TREFINT_MASK)</td></tr>
<tr class="separator:ga8ed5ff0b56124f79d539d04e62c76d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048994e5d2218a1a9c46183cc17354f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga048994e5d2218a1a9c46183cc17354f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR13_PD_MASK</b>&#160;&#160;&#160;0x10000u</td></tr>
<tr class="separator:ga048994e5d2218a1a9c46183cc17354f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079e720b7f261f2e33ff1cfde3601035"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga079e720b7f261f2e33ff1cfde3601035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR13_PD_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga079e720b7f261f2e33ff1cfde3601035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992a5c28097e3e0df2cfefb38eaf1911"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga992a5c28097e3e0df2cfefb38eaf1911"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR14_TPDEX_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:ga992a5c28097e3e0df2cfefb38eaf1911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93676bed2437d49be17367214d00bcc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac93676bed2437d49be17367214d00bcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR14_TPDEX_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac93676bed2437d49be17367214d00bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a3988ed7184da2145458ace7e3e6dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82a3988ed7184da2145458ace7e3e6dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR14_TPDEX</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR14_TPDEX_SHIFT))&amp;DDR_CR14_TPDEX_MASK)</td></tr>
<tr class="separator:ga82a3988ed7184da2145458ace7e3e6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0d2a7f838400bb36fa7b0e4a74d178"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d0d2a7f838400bb36fa7b0e4a74d178"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR14_TXSR_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:ga6d0d2a7f838400bb36fa7b0e4a74d178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8602fbfe82fbf8e80e426ffcb5e4d7c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8602fbfe82fbf8e80e426ffcb5e4d7c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR14_TXSR_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga8602fbfe82fbf8e80e426ffcb5e4d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88ad27e55bf84ee36059ad476ea2b3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae88ad27e55bf84ee36059ad476ea2b3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR14_TXSR</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR14_TXSR_SHIFT))&amp;DDR_CR14_TXSR_MASK)</td></tr>
<tr class="separator:gae88ad27e55bf84ee36059ad476ea2b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaf4ca9a632bc1ffdd2070c0593759a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadaf4ca9a632bc1ffdd2070c0593759a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR15_TXSNR_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:gadaf4ca9a632bc1ffdd2070c0593759a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1758dc2c083dc10cb1a42108e9445cc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1758dc2c083dc10cb1a42108e9445cc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR15_TXSNR_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1758dc2c083dc10cb1a42108e9445cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ed18bb8d4fd29535b036b95f909851"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga69ed18bb8d4fd29535b036b95f909851"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR15_TXSNR</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR15_TXSNR_SHIFT))&amp;DDR_CR15_TXSNR_MASK)</td></tr>
<tr class="separator:ga69ed18bb8d4fd29535b036b95f909851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897a73e18a2152f1ba34290a97f66616"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga897a73e18a2152f1ba34290a97f66616"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR15_SREF_MASK</b>&#160;&#160;&#160;0x10000u</td></tr>
<tr class="separator:ga897a73e18a2152f1ba34290a97f66616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53a378ee6085743af324446a46ac970"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad53a378ee6085743af324446a46ac970"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR15_SREF_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad53a378ee6085743af324446a46ac970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2b4b2b867b56edfb4d2f776a655ae8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca2b4b2b867b56edfb4d2f776a655ae8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR15_PUREF_MASK</b>&#160;&#160;&#160;0x1000000u</td></tr>
<tr class="separator:gaca2b4b2b867b56edfb4d2f776a655ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca64111b719a4cd19448d7704b69533"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ca64111b719a4cd19448d7704b69533"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR15_PUREF_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga2ca64111b719a4cd19448d7704b69533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45134f9ae0f9277f06f5804608be973f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45134f9ae0f9277f06f5804608be973f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR16_QKREF_MASK</b>&#160;&#160;&#160;0x1u</td></tr>
<tr class="separator:ga45134f9ae0f9277f06f5804608be973f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada3b482c0751f383aeb5938275a9ff4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada3b482c0751f383aeb5938275a9ff4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR16_QKREF_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gada3b482c0751f383aeb5938275a9ff4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967ed75b116fa6a9258b76273d49164b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga967ed75b116fa6a9258b76273d49164b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR16_CLKDLY_MASK</b>&#160;&#160;&#160;0x700u</td></tr>
<tr class="separator:ga967ed75b116fa6a9258b76273d49164b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2262538a7ca3f2d59aeec28c4e1b8a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2262538a7ca3f2d59aeec28c4e1b8a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR16_CLKDLY_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaf2262538a7ca3f2d59aeec28c4e1b8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga475927df4a9153a5d28e1892d4db074f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga475927df4a9153a5d28e1892d4db074f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR16_CLKDLY</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR16_CLKDLY_SHIFT))&amp;DDR_CR16_CLKDLY_MASK)</td></tr>
<tr class="separator:ga475927df4a9153a5d28e1892d4db074f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbb43e4c1e4d0a8f8b75ac8d2c2ab77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaccbb43e4c1e4d0a8f8b75ac8d2c2ab77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR16_LPCTRL_MASK</b>&#160;&#160;&#160;0x1F0000u</td></tr>
<tr class="separator:gaccbb43e4c1e4d0a8f8b75ac8d2c2ab77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga003e46bfb62e361877abd43f03a3bdef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga003e46bfb62e361877abd43f03a3bdef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR16_LPCTRL_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga003e46bfb62e361877abd43f03a3bdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaede71ad82dba0295746270b7c5b7e2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaede71ad82dba0295746270b7c5b7e2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR16_LPCTRL</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR16_LPCTRL_SHIFT))&amp;DDR_CR16_LPCTRL_MASK)</td></tr>
<tr class="separator:gaaede71ad82dba0295746270b7c5b7e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacac624471a3d54b68194c7c249a7d670"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacac624471a3d54b68194c7c249a7d670"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR17_LPPDCNT_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:gacac624471a3d54b68194c7c249a7d670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140fc16e3102ef7b986e4766055c9b89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga140fc16e3102ef7b986e4766055c9b89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR17_LPPDCNT_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga140fc16e3102ef7b986e4766055c9b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3954fde3676d44186826d83d10e34f00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3954fde3676d44186826d83d10e34f00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR17_LPPDCNT</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR17_LPPDCNT_SHIFT))&amp;DDR_CR17_LPPDCNT_MASK)</td></tr>
<tr class="separator:ga3954fde3676d44186826d83d10e34f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5343c4fe073fd94f7206486edd14fabb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5343c4fe073fd94f7206486edd14fabb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR17_LPRFCNT_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:ga5343c4fe073fd94f7206486edd14fabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a80320164078e57d145eb576f36e9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39a80320164078e57d145eb576f36e9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR17_LPRFCNT_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga39a80320164078e57d145eb576f36e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03587cbfe28fe7b218ffa364dd6dab3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa03587cbfe28fe7b218ffa364dd6dab3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR17_LPRFCNT</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR17_LPRFCNT_SHIFT))&amp;DDR_CR17_LPRFCNT_MASK)</td></tr>
<tr class="separator:gaa03587cbfe28fe7b218ffa364dd6dab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb46ef24b625bb42add2be2b6914b85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7cb46ef24b625bb42add2be2b6914b85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR18_LPEXTCNT_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:ga7cb46ef24b625bb42add2be2b6914b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4210dc544f8bbaa004c9ec9ac07fc1ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4210dc544f8bbaa004c9ec9ac07fc1ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR18_LPEXTCNT_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4210dc544f8bbaa004c9ec9ac07fc1ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab53f32dd437d2e05cd69f3d357cd484"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab53f32dd437d2e05cd69f3d357cd484"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR18_LPEXTCNT</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR18_LPEXTCNT_SHIFT))&amp;DDR_CR18_LPEXTCNT_MASK)</td></tr>
<tr class="separator:gaab53f32dd437d2e05cd69f3d357cd484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1380327bc5b0e5e9dc8df58518eff52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1380327bc5b0e5e9dc8df58518eff52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR18_LPAUTO_MASK</b>&#160;&#160;&#160;0x1F0000u</td></tr>
<tr class="separator:gac1380327bc5b0e5e9dc8df58518eff52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510239b1d59fe892348074f86e912f4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga510239b1d59fe892348074f86e912f4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR18_LPAUTO_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga510239b1d59fe892348074f86e912f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dc306131fa512c2b80deef72b025a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8dc306131fa512c2b80deef72b025a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR18_LPAUTO</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR18_LPAUTO_SHIFT))&amp;DDR_CR18_LPAUTO_MASK)</td></tr>
<tr class="separator:gab8dc306131fa512c2b80deef72b025a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69b6e53d34ef3f085654530c0a32244"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab69b6e53d34ef3f085654530c0a32244"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR19_LPINTCNT_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:gab69b6e53d34ef3f085654530c0a32244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93309d66d1d6bb4447c992a8312a4432"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93309d66d1d6bb4447c992a8312a4432"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR19_LPINTCNT_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga93309d66d1d6bb4447c992a8312a4432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b2a793485f0671b579cafe7f6715ce4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b2a793485f0671b579cafe7f6715ce4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR19_LPINTCNT</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR19_LPINTCNT_SHIFT))&amp;DDR_CR19_LPINTCNT_MASK)</td></tr>
<tr class="separator:ga8b2a793485f0671b579cafe7f6715ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0214dd2f4428d7863a3d134a6858a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b0214dd2f4428d7863a3d134a6858a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR19_LPRFHOLD_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:ga9b0214dd2f4428d7863a3d134a6858a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701c5f8885ba7a37d182997dad825bf3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga701c5f8885ba7a37d182997dad825bf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR19_LPRFHOLD_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga701c5f8885ba7a37d182997dad825bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82db8af0b44e1ee62357fec51892d676"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82db8af0b44e1ee62357fec51892d676"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR19_LPRFHOLD</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR19_LPRFHOLD_SHIFT))&amp;DDR_CR19_LPRFHOLD_MASK)</td></tr>
<tr class="separator:ga82db8af0b44e1ee62357fec51892d676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ecd21caf0396f107bfe985fc164c52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06ecd21caf0396f107bfe985fc164c52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR20_LPRE_MASK</b>&#160;&#160;&#160;0x3u</td></tr>
<tr class="separator:ga06ecd21caf0396f107bfe985fc164c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29f7c03077e1461074db573f7381e04e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29f7c03077e1461074db573f7381e04e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR20_LPRE_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga29f7c03077e1461074db573f7381e04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b11cc5b189419933962c04ddf1d7d8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b11cc5b189419933962c04ddf1d7d8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR20_LPRE</b>(x)                                              &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR20_LPRE_SHIFT))&amp;DDR_CR20_LPRE_MASK)</td></tr>
<tr class="separator:ga9b11cc5b189419933962c04ddf1d7d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c1ce2264778cffd806b58285e09380"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47c1ce2264778cffd806b58285e09380"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR20_CKSRE_MASK</b>&#160;&#160;&#160;0xF00u</td></tr>
<tr class="separator:ga47c1ce2264778cffd806b58285e09380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc27e17c13bb6d855a7621753ca1b04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dc27e17c13bb6d855a7621753ca1b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR20_CKSRE_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9dc27e17c13bb6d855a7621753ca1b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743fc04cd04d39af69bf74a4d44db58d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga743fc04cd04d39af69bf74a4d44db58d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR20_CKSRE</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR20_CKSRE_SHIFT))&amp;DDR_CR20_CKSRE_MASK)</td></tr>
<tr class="separator:ga743fc04cd04d39af69bf74a4d44db58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f586b59b7376a638087c197eaf276f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f586b59b7376a638087c197eaf276f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR20_CKSRX_MASK</b>&#160;&#160;&#160;0xF0000u</td></tr>
<tr class="separator:ga1f586b59b7376a638087c197eaf276f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b600587a2df603f6b64ed3eb7d86e67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b600587a2df603f6b64ed3eb7d86e67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR20_CKSRX_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga4b600587a2df603f6b64ed3eb7d86e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b8f5615f42320bf9b749bf801e91ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6b8f5615f42320bf9b749bf801e91ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR20_CKSRX</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR20_CKSRX_SHIFT))&amp;DDR_CR20_CKSRX_MASK)</td></tr>
<tr class="separator:gaa6b8f5615f42320bf9b749bf801e91ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90daea83d3ce1e37b57c4ac0e00f0291"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90daea83d3ce1e37b57c4ac0e00f0291"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR20_WRMD_MASK</b>&#160;&#160;&#160;0x1000000u</td></tr>
<tr class="separator:ga90daea83d3ce1e37b57c4ac0e00f0291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2169bd402223b8666d07a7ffa00cad8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2169bd402223b8666d07a7ffa00cad8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR20_WRMD_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga2169bd402223b8666d07a7ffa00cad8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b836b8df6b45c990baf17453263d11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07b836b8df6b45c990baf17453263d11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR21_MR0DAT0_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:ga07b836b8df6b45c990baf17453263d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga426753174a7964080f7aa64ca42264fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga426753174a7964080f7aa64ca42264fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR21_MR0DAT0_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga426753174a7964080f7aa64ca42264fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853a97d7bddb2864b84662f3f30d94f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga853a97d7bddb2864b84662f3f30d94f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR21_MR0DAT0</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR21_MR0DAT0_SHIFT))&amp;DDR_CR21_MR0DAT0_MASK)</td></tr>
<tr class="separator:ga853a97d7bddb2864b84662f3f30d94f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e9862b87d30e431b5625901754fcad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0e9862b87d30e431b5625901754fcad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR21_MR1DAT0_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:gaa0e9862b87d30e431b5625901754fcad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa946a8ccca9eb80a28a8cdddaa2c47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadfa946a8ccca9eb80a28a8cdddaa2c47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR21_MR1DAT0_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gadfa946a8ccca9eb80a28a8cdddaa2c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739910b443ad045dfb582322bc08f86f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga739910b443ad045dfb582322bc08f86f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR21_MR1DAT0</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR21_MR1DAT0_SHIFT))&amp;DDR_CR21_MR1DAT0_MASK)</td></tr>
<tr class="separator:ga739910b443ad045dfb582322bc08f86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab836b10a64429635c7a64460f8bf5132"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab836b10a64429635c7a64460f8bf5132"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR22_MR2DATA0_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:gab836b10a64429635c7a64460f8bf5132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b7ec00255d0b7a3b4b91347ffc4a70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3b7ec00255d0b7a3b4b91347ffc4a70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR22_MR2DATA0_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab3b7ec00255d0b7a3b4b91347ffc4a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b528e95966c4951222da035247c2f7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b528e95966c4951222da035247c2f7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR22_MR2DATA0</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR22_MR2DATA0_SHIFT))&amp;DDR_CR22_MR2DATA0_MASK)</td></tr>
<tr class="separator:ga0b528e95966c4951222da035247c2f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cdbc794400570a81530eaaec3f67c46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7cdbc794400570a81530eaaec3f67c46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR22_MR3DAT0_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:ga7cdbc794400570a81530eaaec3f67c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21daf373caf4cc0c6508348855832eee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21daf373caf4cc0c6508348855832eee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR22_MR3DAT0_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga21daf373caf4cc0c6508348855832eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf68f21714a6bf8ba6aeb1a53ac72633"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf68f21714a6bf8ba6aeb1a53ac72633"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR22_MR3DAT0</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR22_MR3DAT0_SHIFT))&amp;DDR_CR22_MR3DAT0_MASK)</td></tr>
<tr class="separator:gabf68f21714a6bf8ba6aeb1a53ac72633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7303d818acc7315cc3cab8146f587b62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7303d818acc7315cc3cab8146f587b62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR23_Not_Used_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:ga7303d818acc7315cc3cab8146f587b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8419358d5af35014d48fe6437803f3d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8419358d5af35014d48fe6437803f3d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR23_Not_Used_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8419358d5af35014d48fe6437803f3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c13a60b8330383ff45b57ec4b38f8f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c13a60b8330383ff45b57ec4b38f8f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR23_Not_Used</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR23_Not_Used_SHIFT))&amp;DDR_CR23_Not_Used_MASK)</td></tr>
<tr class="separator:ga8c13a60b8330383ff45b57ec4b38f8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaacd5532bba2037ad30526e24b27167"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaaacd5532bba2037ad30526e24b27167"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR23_NOT_USED_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:gaaaacd5532bba2037ad30526e24b27167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd6bb06fb63dda58f63182de59dff2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadcd6bb06fb63dda58f63182de59dff2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR23_NOT_USED_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gadcd6bb06fb63dda58f63182de59dff2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f34874f4847399a16ee1a94971cc3c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f34874f4847399a16ee1a94971cc3c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR23_NOT_USED</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR23_NOT_USED_SHIFT))&amp;DDR_CR23_NOT_USED_MASK)</td></tr>
<tr class="separator:ga9f34874f4847399a16ee1a94971cc3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629b73cac4054f6e91cc8926bcd4cb6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga629b73cac4054f6e91cc8926bcd4cb6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR25_BNK8_MASK</b>&#160;&#160;&#160;0x1u</td></tr>
<tr class="separator:ga629b73cac4054f6e91cc8926bcd4cb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f49e965be6acdc65cc6e02665b3b330"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f49e965be6acdc65cc6e02665b3b330"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR25_BNK8_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6f49e965be6acdc65cc6e02665b3b330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5cbb2154c170678c6197fdd9c3dea9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a5cbb2154c170678c6197fdd9c3dea9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR25_ADDPINS_MASK</b>&#160;&#160;&#160;0x700u</td></tr>
<tr class="separator:ga0a5cbb2154c170678c6197fdd9c3dea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5976c68539d55137f706975e0e0bca0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5976c68539d55137f706975e0e0bca0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR25_ADDPINS_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5976c68539d55137f706975e0e0bca0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915a144579ccc72fe4e57f41e73a043f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga915a144579ccc72fe4e57f41e73a043f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR25_ADDPINS</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR25_ADDPINS_SHIFT))&amp;DDR_CR25_ADDPINS_MASK)</td></tr>
<tr class="separator:ga915a144579ccc72fe4e57f41e73a043f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06aecbbc80dde72889c5fb6837c7d7ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06aecbbc80dde72889c5fb6837c7d7ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR25_COLSIZ_MASK</b>&#160;&#160;&#160;0x70000u</td></tr>
<tr class="separator:ga06aecbbc80dde72889c5fb6837c7d7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf6a87da1ec41f30edb86b4d3acf97e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3bf6a87da1ec41f30edb86b4d3acf97e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR25_COLSIZ_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga3bf6a87da1ec41f30edb86b4d3acf97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823c0fb75b6ac31dc99116a617d8baf8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga823c0fb75b6ac31dc99116a617d8baf8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR25_COLSIZ</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR25_COLSIZ_SHIFT))&amp;DDR_CR25_COLSIZ_MASK)</td></tr>
<tr class="separator:ga823c0fb75b6ac31dc99116a617d8baf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51a88f26be259a9f86bcb1b56386788"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae51a88f26be259a9f86bcb1b56386788"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR25_APREBIT_MASK</b>&#160;&#160;&#160;0xF000000u</td></tr>
<tr class="separator:gae51a88f26be259a9f86bcb1b56386788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a557a1fb1705029b7e43ccd5a9920db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a557a1fb1705029b7e43ccd5a9920db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR25_APREBIT_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga7a557a1fb1705029b7e43ccd5a9920db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47633c27abd8838b734e1d5cd5e342d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47633c27abd8838b734e1d5cd5e342d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR25_APREBIT</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR25_APREBIT_SHIFT))&amp;DDR_CR25_APREBIT_MASK)</td></tr>
<tr class="separator:ga47633c27abd8838b734e1d5cd5e342d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569c7ca0823bb66ee02ad5b40c29e37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab569c7ca0823bb66ee02ad5b40c29e37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR26_AGECNT_MASK</b>&#160;&#160;&#160;0xFFu</td></tr>
<tr class="separator:gab569c7ca0823bb66ee02ad5b40c29e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa552705cd467d0a21c96806bdade9cba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa552705cd467d0a21c96806bdade9cba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR26_AGECNT_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa552705cd467d0a21c96806bdade9cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b9cac000cb4127f45ee04ba57a29a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3b9cac000cb4127f45ee04ba57a29a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR26_AGECNT</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR26_AGECNT_SHIFT))&amp;DDR_CR26_AGECNT_MASK)</td></tr>
<tr class="separator:gaf3b9cac000cb4127f45ee04ba57a29a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7aeb4b9ce030c5165829df8d589316"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb7aeb4b9ce030c5165829df8d589316"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR26_CMDAGE_MASK</b>&#160;&#160;&#160;0xFF00u</td></tr>
<tr class="separator:gafb7aeb4b9ce030c5165829df8d589316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb538d3859e89ad7f95016c930873843"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb538d3859e89ad7f95016c930873843"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR26_CMDAGE_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gacb538d3859e89ad7f95016c930873843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac086b32fdc1a35071b2beaaadef51c12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac086b32fdc1a35071b2beaaadef51c12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR26_CMDAGE</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR26_CMDAGE_SHIFT))&amp;DDR_CR26_CMDAGE_MASK)</td></tr>
<tr class="separator:gac086b32fdc1a35071b2beaaadef51c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a94ef4e7ec59f382f2f53c279ba8ebc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a94ef4e7ec59f382f2f53c279ba8ebc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR26_ADDCOL_MASK</b>&#160;&#160;&#160;0x10000u</td></tr>
<tr class="separator:ga2a94ef4e7ec59f382f2f53c279ba8ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8279bb867ece86f65859715f00cc0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b8279bb867ece86f65859715f00cc0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR26_ADDCOL_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga4b8279bb867ece86f65859715f00cc0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga391de7295f33f58c36b781d9494c638f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga391de7295f33f58c36b781d9494c638f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR26_BNKSPT_MASK</b>&#160;&#160;&#160;0x1000000u</td></tr>
<tr class="separator:ga391de7295f33f58c36b781d9494c638f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c096187a244288113584c2ad55964d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0c096187a244288113584c2ad55964d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR26_BNKSPT_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gac0c096187a244288113584c2ad55964d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da376fbbfc78af11932ed233826bb0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4da376fbbfc78af11932ed233826bb0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR27_PLEN_MASK</b>&#160;&#160;&#160;0x1u</td></tr>
<tr class="separator:ga4da376fbbfc78af11932ed233826bb0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff6ee6e984c68fc0a4d2a7e874a727b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabff6ee6e984c68fc0a4d2a7e874a727b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR27_PLEN_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabff6ee6e984c68fc0a4d2a7e874a727b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0797f1c58458f262850af8177cf540c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0797f1c58458f262850af8177cf540c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR27_PRIEN_MASK</b>&#160;&#160;&#160;0x100u</td></tr>
<tr class="separator:gab0797f1c58458f262850af8177cf540c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08166185809739db4a44e36f44ef2e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab08166185809739db4a44e36f44ef2e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR27_PRIEN_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab08166185809739db4a44e36f44ef2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c26206b8a2371ee3d0eee93ad35f62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85c26206b8a2371ee3d0eee93ad35f62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR27_RWEN_MASK</b>&#160;&#160;&#160;0x10000u</td></tr>
<tr class="separator:ga85c26206b8a2371ee3d0eee93ad35f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee39945e1d8ccc00d7a169fc46ac8d56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee39945e1d8ccc00d7a169fc46ac8d56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR27_RWEN_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaee39945e1d8ccc00d7a169fc46ac8d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569b7146adbdf10342f26b2b0039dc19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga569b7146adbdf10342f26b2b0039dc19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR27_SWPEN_MASK</b>&#160;&#160;&#160;0x1000000u</td></tr>
<tr class="separator:ga569b7146adbdf10342f26b2b0039dc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767d36bbe0334c42bb18171b5e9fc072"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga767d36bbe0334c42bb18171b5e9fc072"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR27_SWPEN_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga767d36bbe0334c42bb18171b5e9fc072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838f856066b5e756a2b8613fd6308206"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga838f856066b5e756a2b8613fd6308206"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR28_CSMAP_MASK</b>&#160;&#160;&#160;0x1u</td></tr>
<tr class="separator:ga838f856066b5e756a2b8613fd6308206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f20d8ebe9d0a676eaded3da17ada072"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f20d8ebe9d0a676eaded3da17ada072"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR28_CSMAP_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8f20d8ebe9d0a676eaded3da17ada072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3839a7ea4140a01359214c2c81dd87d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3839a7ea4140a01359214c2c81dd87d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR28_REDUC_MASK</b>&#160;&#160;&#160;0x100u</td></tr>
<tr class="separator:gac3839a7ea4140a01359214c2c81dd87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2589fd8eb2c71439daf20550c477db3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2589fd8eb2c71439daf20550c477db3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR28_REDUC_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2589fd8eb2c71439daf20550c477db3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78c99970a1761df9d749647bbc56d17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa78c99970a1761df9d749647bbc56d17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR28_BIGEND_MASK</b>&#160;&#160;&#160;0x10000u</td></tr>
<tr class="separator:gaa78c99970a1761df9d749647bbc56d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga939ebca61808820e8d46f07356e911be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga939ebca61808820e8d46f07356e911be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR28_BIGEND_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga939ebca61808820e8d46f07356e911be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709f327e745fc76ab4d870ee8107df03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga709f327e745fc76ab4d870ee8107df03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR28_CMDLATR_MASK</b>&#160;&#160;&#160;0x1000000u</td></tr>
<tr class="separator:ga709f327e745fc76ab4d870ee8107df03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9f4835e7ce7b815ceac6c1bc78490d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c9f4835e7ce7b815ceac6c1bc78490d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR28_CMDLATR_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga1c9f4835e7ce7b815ceac6c1bc78490d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1258baae0f4a4cc4d8a2b28d69956521"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1258baae0f4a4cc4d8a2b28d69956521"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR29_WRLATR_MASK</b>&#160;&#160;&#160;0x1u</td></tr>
<tr class="separator:ga1258baae0f4a4cc4d8a2b28d69956521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017ef5d66e89a09787e7c06d8eb58c2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga017ef5d66e89a09787e7c06d8eb58c2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR29_WRLATR_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga017ef5d66e89a09787e7c06d8eb58c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be18cfa75555a0e6c2f702a8cb1b33a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2be18cfa75555a0e6c2f702a8cb1b33a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR29_FSTWR_MASK</b>&#160;&#160;&#160;0x100u</td></tr>
<tr class="separator:ga2be18cfa75555a0e6c2f702a8cb1b33a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9737b7fc93a5f3551248158b8d4308"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c9737b7fc93a5f3551248158b8d4308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR29_FSTWR_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2c9737b7fc93a5f3551248158b8d4308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511b12f6d0fcdc662f65956c01e7529b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga511b12f6d0fcdc662f65956c01e7529b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR29_QFULL_MASK</b>&#160;&#160;&#160;0x30000u</td></tr>
<tr class="separator:ga511b12f6d0fcdc662f65956c01e7529b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550daae5121363f0c15e27911da0eb96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga550daae5121363f0c15e27911da0eb96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR29_QFULL_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga550daae5121363f0c15e27911da0eb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae197d10af0ff281442bf23698471f16f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae197d10af0ff281442bf23698471f16f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR29_QFULL</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR29_QFULL_SHIFT))&amp;DDR_CR29_QFULL_MASK)</td></tr>
<tr class="separator:gae197d10af0ff281442bf23698471f16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b3739148a2fe4cc0eed49e192e5bcc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b3739148a2fe4cc0eed49e192e5bcc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR29_RESYNC_MASK</b>&#160;&#160;&#160;0x1000000u</td></tr>
<tr class="separator:ga6b3739148a2fe4cc0eed49e192e5bcc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a1f2bd3fecf705ed56180f96c9eaad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1a1f2bd3fecf705ed56180f96c9eaad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR29_RESYNC_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gad1a1f2bd3fecf705ed56180f96c9eaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1d0ffa57c02ac98627246d447fc16b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e1d0ffa57c02ac98627246d447fc16b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR30_RSYNCRF_MASK</b>&#160;&#160;&#160;0x1u</td></tr>
<tr class="separator:ga7e1d0ffa57c02ac98627246d447fc16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd020ece22c76bf8ee5a91a022ca865"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bd020ece22c76bf8ee5a91a022ca865"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR30_RSYNCRF_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5bd020ece22c76bf8ee5a91a022ca865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063b0675be83a281bc84337b29a8c82d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga063b0675be83a281bc84337b29a8c82d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR30_INTSTAT_MASK</b>&#160;&#160;&#160;0x1FF00u</td></tr>
<tr class="separator:ga063b0675be83a281bc84337b29a8c82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2a74de209352bb03d72112adfd7ad9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c2a74de209352bb03d72112adfd7ad9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR30_INTSTAT_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga7c2a74de209352bb03d72112adfd7ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193fee2fee25e87848dcd95dc2582a2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga193fee2fee25e87848dcd95dc2582a2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR30_INTSTAT</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR30_INTSTAT_SHIFT))&amp;DDR_CR30_INTSTAT_MASK)</td></tr>
<tr class="separator:ga193fee2fee25e87848dcd95dc2582a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4fe95a26cb4bba2dfc4e05bac6676af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4fe95a26cb4bba2dfc4e05bac6676af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR30_INTACK_MASK</b>&#160;&#160;&#160;0xFF000000u</td></tr>
<tr class="separator:gac4fe95a26cb4bba2dfc4e05bac6676af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817cd84b63058ddc4d6a04ea7dcdb7e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga817cd84b63058ddc4d6a04ea7dcdb7e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR30_INTACK_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga817cd84b63058ddc4d6a04ea7dcdb7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545f1f3f7f91e36b2ad106084e5af20e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga545f1f3f7f91e36b2ad106084e5af20e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR30_INTACK</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR30_INTACK_SHIFT))&amp;DDR_CR30_INTACK_MASK)</td></tr>
<tr class="separator:ga545f1f3f7f91e36b2ad106084e5af20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577e3ab41429e23baaed8fe3ed1e485b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga577e3ab41429e23baaed8fe3ed1e485b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR31_INTMASK_MASK</b>&#160;&#160;&#160;0x1FFu</td></tr>
<tr class="separator:ga577e3ab41429e23baaed8fe3ed1e485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b7a32614a9186188c3362cc535708c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b7a32614a9186188c3362cc535708c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR31_INTMASK_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5b7a32614a9186188c3362cc535708c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df7b85b85a521892ce200fd02bc84b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7df7b85b85a521892ce200fd02bc84b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR31_INTMASK</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR31_INTMASK_SHIFT))&amp;DDR_CR31_INTMASK_MASK)</td></tr>
<tr class="separator:ga7df7b85b85a521892ce200fd02bc84b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2308d41e01224cca565a1f4171bc93b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab2308d41e01224cca565a1f4171bc93b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR32_OORAD_MASK</b>&#160;&#160;&#160;0xFFFFFFFFu</td></tr>
<tr class="separator:gab2308d41e01224cca565a1f4171bc93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe58a8468c9ffc5b5351d22ae52831e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe58a8468c9ffc5b5351d22ae52831e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR32_OORAD_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabe58a8468c9ffc5b5351d22ae52831e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fbb1c7eb28b83fa62173e4595b2a77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90fbb1c7eb28b83fa62173e4595b2a77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR32_OORAD</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR32_OORAD_SHIFT))&amp;DDR_CR32_OORAD_MASK)</td></tr>
<tr class="separator:ga90fbb1c7eb28b83fa62173e4595b2a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa924977d6ba8342ac85a94f4b9572fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa924977d6ba8342ac85a94f4b9572fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR33_OORLEN_MASK</b>&#160;&#160;&#160;0x3FFu</td></tr>
<tr class="separator:gafa924977d6ba8342ac85a94f4b9572fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ba2276b3a75726280e189daefc8a02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7ba2276b3a75726280e189daefc8a02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR33_OORLEN_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa7ba2276b3a75726280e189daefc8a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993ee736c0bebd6703b323b4dc10cc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf993ee736c0bebd6703b323b4dc10cc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR33_OORLEN</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR33_OORLEN_SHIFT))&amp;DDR_CR33_OORLEN_MASK)</td></tr>
<tr class="separator:gaf993ee736c0bebd6703b323b4dc10cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c23171c107566a445bab5fb5297f787"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c23171c107566a445bab5fb5297f787"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR33_OORTYP_MASK</b>&#160;&#160;&#160;0x3F0000u</td></tr>
<tr class="separator:ga9c23171c107566a445bab5fb5297f787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695e17a46391a69ddf2ddcb3b52be747"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga695e17a46391a69ddf2ddcb3b52be747"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR33_OORTYP_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga695e17a46391a69ddf2ddcb3b52be747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac93e1eb8478193f34be5afbea948ab1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac93e1eb8478193f34be5afbea948ab1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR33_OORTYP</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR33_OORTYP_SHIFT))&amp;DDR_CR33_OORTYP_MASK)</td></tr>
<tr class="separator:gaac93e1eb8478193f34be5afbea948ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eeac50cede920b060e4532dcd4165e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0eeac50cede920b060e4532dcd4165e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR33_OORID_MASK</b>&#160;&#160;&#160;0x3000000u</td></tr>
<tr class="separator:ga0eeac50cede920b060e4532dcd4165e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4b5f103918a7e09c58964fcc8fe3d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c4b5f103918a7e09c58964fcc8fe3d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR33_OORID_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga7c4b5f103918a7e09c58964fcc8fe3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8783a1bdf1a5ece1de0f26b9a5a1458"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8783a1bdf1a5ece1de0f26b9a5a1458"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR33_OORID</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR33_OORID_SHIFT))&amp;DDR_CR33_OORID_MASK)</td></tr>
<tr class="separator:gaa8783a1bdf1a5ece1de0f26b9a5a1458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541b9057c03e9742fcd7f69d21c05d31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga541b9057c03e9742fcd7f69d21c05d31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR34_ODTRDC_MASK</b>&#160;&#160;&#160;0x1u</td></tr>
<tr class="separator:ga541b9057c03e9742fcd7f69d21c05d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698980d26d0c10f7f3b7e2e3258e5651"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga698980d26d0c10f7f3b7e2e3258e5651"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR34_ODTRDC_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga698980d26d0c10f7f3b7e2e3258e5651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad31e1c30841ddfe3a2dc2a5f0f0982e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad31e1c30841ddfe3a2dc2a5f0f0982e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR34_ODTWRCS_MASK</b>&#160;&#160;&#160;0x100u</td></tr>
<tr class="separator:gaad31e1c30841ddfe3a2dc2a5f0f0982e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2a7038837a0ac077cefbad527d56b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca2a7038837a0ac077cefbad527d56b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR34_ODTWRCS_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaca2a7038837a0ac077cefbad527d56b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6540a597104bb7336b874b2cf07f29bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6540a597104bb7336b874b2cf07f29bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR35_R2WSMCS_MASK</b>&#160;&#160;&#160;0xFu</td></tr>
<tr class="separator:ga6540a597104bb7336b874b2cf07f29bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5fb8fab760f5bbbf5737a79ec3d94a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a5fb8fab760f5bbbf5737a79ec3d94a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR35_R2WSMCS_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9a5fb8fab760f5bbbf5737a79ec3d94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d79c7354d9554684e22270b02430bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31d79c7354d9554684e22270b02430bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR35_R2WSMCS</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR35_R2WSMCS_SHIFT))&amp;DDR_CR35_R2WSMCS_MASK)</td></tr>
<tr class="separator:ga31d79c7354d9554684e22270b02430bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fb7945039d8c773fc5aa917f8dbcb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82fb7945039d8c773fc5aa917f8dbcb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR35_W2RSMCS_MASK</b>&#160;&#160;&#160;0xF00u</td></tr>
<tr class="separator:ga82fb7945039d8c773fc5aa917f8dbcb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7bdb4c39462dced05654f9a31bbc6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad7bdb4c39462dced05654f9a31bbc6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR35_W2RSMCS_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaad7bdb4c39462dced05654f9a31bbc6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e3ffc74ad7cc2d8b9513c4921f693e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77e3ffc74ad7cc2d8b9513c4921f693e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR35_W2RSMCS</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR35_W2RSMCS_SHIFT))&amp;DDR_CR35_W2RSMCS_MASK)</td></tr>
<tr class="separator:ga77e3ffc74ad7cc2d8b9513c4921f693e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5dcca4afa81909f167dd511eb19c6dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5dcca4afa81909f167dd511eb19c6dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR36_Not_Used_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:gac5dcca4afa81909f167dd511eb19c6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c05dd6f8aae8676e93facf3d793019c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c05dd6f8aae8676e93facf3d793019c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR36_Not_Used_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4c05dd6f8aae8676e93facf3d793019c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ea8db1454e085882aeff53bd257db3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83ea8db1454e085882aeff53bd257db3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR36_Not_Used</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR36_Not_Used_SHIFT))&amp;DDR_CR36_Not_Used_MASK)</td></tr>
<tr class="separator:ga83ea8db1454e085882aeff53bd257db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef44c38573953fbcb44f134b1414977d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef44c38573953fbcb44f134b1414977d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR36_NOT_USED_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:gaef44c38573953fbcb44f134b1414977d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20bce3fa90acadf850483e652142eab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae20bce3fa90acadf850483e652142eab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR36_NOT_USED_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gae20bce3fa90acadf850483e652142eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ace70c72340eff6e2bed1aac615dc39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ace70c72340eff6e2bed1aac615dc39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR36_NOT_USED</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR36_NOT_USED_SHIFT))&amp;DDR_CR36_NOT_USED_MASK)</td></tr>
<tr class="separator:ga4ace70c72340eff6e2bed1aac615dc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bd4b9759d961a2c231ceaa8e067a61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77bd4b9759d961a2c231ceaa8e067a61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR37_R2RSAME_MASK</b>&#160;&#160;&#160;0x7u</td></tr>
<tr class="separator:ga77bd4b9759d961a2c231ceaa8e067a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a43053c5c9f6427a80738752bc2d9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0a43053c5c9f6427a80738752bc2d9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR37_R2RSAME_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad0a43053c5c9f6427a80738752bc2d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dab4a1fe3b80c6012ccbdc2ba86951a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7dab4a1fe3b80c6012ccbdc2ba86951a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR37_R2RSAME</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR37_R2RSAME_SHIFT))&amp;DDR_CR37_R2RSAME_MASK)</td></tr>
<tr class="separator:ga7dab4a1fe3b80c6012ccbdc2ba86951a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29534c3bdf76ca021cbb088bf518137d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29534c3bdf76ca021cbb088bf518137d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR37_R2WSAME_MASK</b>&#160;&#160;&#160;0x700u</td></tr>
<tr class="separator:ga29534c3bdf76ca021cbb088bf518137d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c46b2dd81e2be0bf53279cfe0c1ac85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c46b2dd81e2be0bf53279cfe0c1ac85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR37_R2WSAME_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4c46b2dd81e2be0bf53279cfe0c1ac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586cfee4e22ff2c446002692f915421f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga586cfee4e22ff2c446002692f915421f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR37_R2WSAME</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR37_R2WSAME_SHIFT))&amp;DDR_CR37_R2WSAME_MASK)</td></tr>
<tr class="separator:ga586cfee4e22ff2c446002692f915421f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8a7702fbc19927689f996bbe8a8220"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf8a7702fbc19927689f996bbe8a8220"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR37_W2RSAME_MASK</b>&#160;&#160;&#160;0x70000u</td></tr>
<tr class="separator:gacf8a7702fbc19927689f996bbe8a8220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc0a1c4d5d50b546f9af16847cb2ef9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacc0a1c4d5d50b546f9af16847cb2ef9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR37_W2RSAME_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaacc0a1c4d5d50b546f9af16847cb2ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67196339d98f12c1ff1f95e72da1757d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67196339d98f12c1ff1f95e72da1757d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR37_W2RSAME</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR37_W2RSAME_SHIFT))&amp;DDR_CR37_W2RSAME_MASK)</td></tr>
<tr class="separator:ga67196339d98f12c1ff1f95e72da1757d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1196dd1108210144ac7b52b7e678a597"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1196dd1108210144ac7b52b7e678a597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR37_W2WSAME_MASK</b>&#160;&#160;&#160;0x7000000u</td></tr>
<tr class="separator:ga1196dd1108210144ac7b52b7e678a597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c424d6c617d41e7376832d3081cb16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64c424d6c617d41e7376832d3081cb16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR37_W2WSAME_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga64c424d6c617d41e7376832d3081cb16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee442625a39244dc5a357451114c50ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee442625a39244dc5a357451114c50ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR37_W2WSAME</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR37_W2WSAME_SHIFT))&amp;DDR_CR37_W2WSAME_MASK)</td></tr>
<tr class="separator:gaee442625a39244dc5a357451114c50ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8658bbac033b55771043bb99229feb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd8658bbac033b55771043bb99229feb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR38_PDNCS_MASK</b>&#160;&#160;&#160;0x1Fu</td></tr>
<tr class="separator:gacd8658bbac033b55771043bb99229feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e63b79de4950743e22c7e8eaff3067"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21e63b79de4950743e22c7e8eaff3067"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR38_PDNCS_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga21e63b79de4950743e22c7e8eaff3067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1323540a48f8751e6ff492e1b813ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c1323540a48f8751e6ff492e1b813ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR38_PDNCS</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR38_PDNCS_SHIFT))&amp;DDR_CR38_PDNCS_MASK)</td></tr>
<tr class="separator:ga2c1323540a48f8751e6ff492e1b813ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e14511b6ffff003820ebeaa5b60cb9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e14511b6ffff003820ebeaa5b60cb9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR38_PUPCS_MASK</b>&#160;&#160;&#160;0x1F00u</td></tr>
<tr class="separator:ga7e14511b6ffff003820ebeaa5b60cb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84618075a76fec149f19dd1ed8e5dfe5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84618075a76fec149f19dd1ed8e5dfe5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR38_PUPCS_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga84618075a76fec149f19dd1ed8e5dfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea270fa332a8609c34e6a08a4cbca273"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea270fa332a8609c34e6a08a4cbca273"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR38_PUPCS</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR38_PUPCS_SHIFT))&amp;DDR_CR38_PUPCS_MASK)</td></tr>
<tr class="separator:gaea270fa332a8609c34e6a08a4cbca273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e73f54f232e5ba4a3ae98e1cc7b2e7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e73f54f232e5ba4a3ae98e1cc7b2e7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR38_PWRCNT_MASK</b>&#160;&#160;&#160;0x7FF0000u</td></tr>
<tr class="separator:ga2e73f54f232e5ba4a3ae98e1cc7b2e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b7e6d2525dfa5b54fd9377efb412c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8b7e6d2525dfa5b54fd9377efb412c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR38_PWRCNT_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa8b7e6d2525dfa5b54fd9377efb412c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0090631b8f2aa646557f6fabeb2eecf5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0090631b8f2aa646557f6fabeb2eecf5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR38_PWRCNT</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR38_PWRCNT_SHIFT))&amp;DDR_CR38_PWRCNT_MASK)</td></tr>
<tr class="separator:ga0090631b8f2aa646557f6fabeb2eecf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac099ae641b7d5794ac7bdee022d04b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafac099ae641b7d5794ac7bdee022d04b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR39_P0RDCNT_MASK</b>&#160;&#160;&#160;0x7FFu</td></tr>
<tr class="separator:gafac099ae641b7d5794ac7bdee022d04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736cc7367a9b85e7c79c19bc0d9ac75f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga736cc7367a9b85e7c79c19bc0d9ac75f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR39_P0RDCNT_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga736cc7367a9b85e7c79c19bc0d9ac75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7400db390d5cc59311a313ac31f925e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7400db390d5cc59311a313ac31f925e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR39_P0RDCNT</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR39_P0RDCNT_SHIFT))&amp;DDR_CR39_P0RDCNT_MASK)</td></tr>
<tr class="separator:ga7400db390d5cc59311a313ac31f925e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736913071f0b2d64460a9fd5f3b2a43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6736913071f0b2d64460a9fd5f3b2a43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR39_RP0_MASK</b>&#160;&#160;&#160;0x30000u</td></tr>
<tr class="separator:ga6736913071f0b2d64460a9fd5f3b2a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac524ea5413073bf87deef32c722374f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac524ea5413073bf87deef32c722374f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR39_RP0_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gac524ea5413073bf87deef32c722374f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bd137811741b9d955b20cb47f18622"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27bd137811741b9d955b20cb47f18622"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR39_RP0</b>(x)                                                &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR39_RP0_SHIFT))&amp;DDR_CR39_RP0_MASK)</td></tr>
<tr class="separator:ga27bd137811741b9d955b20cb47f18622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf100cdf28bffbb685a017a7564462eb3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf100cdf28bffbb685a017a7564462eb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR39_WP0_MASK</b>&#160;&#160;&#160;0x3000000u</td></tr>
<tr class="separator:gaf100cdf28bffbb685a017a7564462eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce81b6acd65e8fc664d2f433e9743d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ce81b6acd65e8fc664d2f433e9743d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR39_WP0_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga0ce81b6acd65e8fc664d2f433e9743d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e6a8f2aeefbcd7e043f88459209c50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73e6a8f2aeefbcd7e043f88459209c50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR39_WP0</b>(x)                                                &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR39_WP0_SHIFT))&amp;DDR_CR39_WP0_MASK)</td></tr>
<tr class="separator:ga73e6a8f2aeefbcd7e043f88459209c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781e071528d8b3fbbe5cba4818d93cbd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga781e071528d8b3fbbe5cba4818d93cbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR40_P0TYP_MASK</b>&#160;&#160;&#160;0x3u</td></tr>
<tr class="separator:ga781e071528d8b3fbbe5cba4818d93cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb019add0b2a25d440a6066f1ac80b70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb019add0b2a25d440a6066f1ac80b70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR40_P0TYP_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabb019add0b2a25d440a6066f1ac80b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa314a075f53607752f436dd5601f6851"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa314a075f53607752f436dd5601f6851"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR40_P0TYP</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR40_P0TYP_SHIFT))&amp;DDR_CR40_P0TYP_MASK)</td></tr>
<tr class="separator:gaa314a075f53607752f436dd5601f6851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7f19a939d889df738146a84e0c64dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab7f19a939d889df738146a84e0c64dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR40_P1WRCNT_MASK</b>&#160;&#160;&#160;0x7FF00u</td></tr>
<tr class="separator:gaab7f19a939d889df738146a84e0c64dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabaf61d906307671e8621d0732db10c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafabaf61d906307671e8621d0732db10c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR40_P1WRCNT_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafabaf61d906307671e8621d0732db10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1e00e874d471e967f52473dbcc1690"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc1e00e874d471e967f52473dbcc1690"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR40_P1WRCNT</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR40_P1WRCNT_SHIFT))&amp;DDR_CR40_P1WRCNT_MASK)</td></tr>
<tr class="separator:gafc1e00e874d471e967f52473dbcc1690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e59433001272c8ba955e76659f07e3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e59433001272c8ba955e76659f07e3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR41_P1RDCNT_MASK</b>&#160;&#160;&#160;0x7FFu</td></tr>
<tr class="separator:ga7e59433001272c8ba955e76659f07e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94918f2f7022ced979860154a586f9af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94918f2f7022ced979860154a586f9af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR41_P1RDCNT_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga94918f2f7022ced979860154a586f9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff9e1f14ef56959a4b7be46a8cbb58b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ff9e1f14ef56959a4b7be46a8cbb58b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR41_P1RDCNT</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR41_P1RDCNT_SHIFT))&amp;DDR_CR41_P1RDCNT_MASK)</td></tr>
<tr class="separator:ga3ff9e1f14ef56959a4b7be46a8cbb58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eac7e0d5d3d37e884eb468c44b61385"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7eac7e0d5d3d37e884eb468c44b61385"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR41_RP1_MASK</b>&#160;&#160;&#160;0x30000u</td></tr>
<tr class="separator:ga7eac7e0d5d3d37e884eb468c44b61385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ddc206b67fe56c8f452e1c92357447"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3ddc206b67fe56c8f452e1c92357447"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR41_RP1_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad3ddc206b67fe56c8f452e1c92357447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8381819b2e72fd502f87259bd931cba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8381819b2e72fd502f87259bd931cba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR41_RP1</b>(x)                                                &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR41_RP1_SHIFT))&amp;DDR_CR41_RP1_MASK)</td></tr>
<tr class="separator:gaf8381819b2e72fd502f87259bd931cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a75faba4242dfa57bede1689ca283f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07a75faba4242dfa57bede1689ca283f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR41_WP1_MASK</b>&#160;&#160;&#160;0x3000000u</td></tr>
<tr class="separator:ga07a75faba4242dfa57bede1689ca283f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633f3f608b4ae885443d0f72deca2620"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga633f3f608b4ae885443d0f72deca2620"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR41_WP1_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga633f3f608b4ae885443d0f72deca2620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d83a82ff18c8ba5f27480c66435ae2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68d83a82ff18c8ba5f27480c66435ae2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR41_WP1</b>(x)                                                &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR41_WP1_SHIFT))&amp;DDR_CR41_WP1_MASK)</td></tr>
<tr class="separator:ga68d83a82ff18c8ba5f27480c66435ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad375ffafebec5d3dcfcf2bd40320354"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad375ffafebec5d3dcfcf2bd40320354"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR42_P1TYP_MASK</b>&#160;&#160;&#160;0x3u</td></tr>
<tr class="separator:gaad375ffafebec5d3dcfcf2bd40320354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac107be72b4c4850ed6c75611eb2d6051"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac107be72b4c4850ed6c75611eb2d6051"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR42_P1TYP_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac107be72b4c4850ed6c75611eb2d6051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6dccdcde6170cfa8c85724027dec2fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6dccdcde6170cfa8c85724027dec2fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR42_P1TYP</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR42_P1TYP_SHIFT))&amp;DDR_CR42_P1TYP_MASK)</td></tr>
<tr class="separator:gab6dccdcde6170cfa8c85724027dec2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2e7c7266b46ebb4f7ca95ac65599c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d2e7c7266b46ebb4f7ca95ac65599c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR42_P2WRCNT_MASK</b>&#160;&#160;&#160;0x7FF00u</td></tr>
<tr class="separator:ga9d2e7c7266b46ebb4f7ca95ac65599c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabebfe4014819e5df192cca6a555229b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabebfe4014819e5df192cca6a555229b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR42_P2WRCNT_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaabebfe4014819e5df192cca6a555229b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb56a6af7a45de1449589926ab640418"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb56a6af7a45de1449589926ab640418"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR42_P2WRCNT</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR42_P2WRCNT_SHIFT))&amp;DDR_CR42_P2WRCNT_MASK)</td></tr>
<tr class="separator:gadb56a6af7a45de1449589926ab640418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc0e56a18091683abbde63f0bd3f8ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0fc0e56a18091683abbde63f0bd3f8ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR43_P2RDCNT_MASK</b>&#160;&#160;&#160;0x7FFu</td></tr>
<tr class="separator:ga0fc0e56a18091683abbde63f0bd3f8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752d73b28d6fdf737592f62c49572cce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga752d73b28d6fdf737592f62c49572cce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR43_P2RDCNT_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga752d73b28d6fdf737592f62c49572cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cf403be1831d601302110e2fb9d625"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga05cf403be1831d601302110e2fb9d625"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR43_P2RDCNT</b>(x)                                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR43_P2RDCNT_SHIFT))&amp;DDR_CR43_P2RDCNT_MASK)</td></tr>
<tr class="separator:ga05cf403be1831d601302110e2fb9d625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db73ccc0bc675d08f34c8ff6abaf029"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4db73ccc0bc675d08f34c8ff6abaf029"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR43_RP2_MASK</b>&#160;&#160;&#160;0x30000u</td></tr>
<tr class="separator:ga4db73ccc0bc675d08f34c8ff6abaf029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe30f3561473f07c856a981b82c5658"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1fe30f3561473f07c856a981b82c5658"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR43_RP2_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga1fe30f3561473f07c856a981b82c5658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1958a7ec206991570f2005473ee6529d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1958a7ec206991570f2005473ee6529d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR43_RP2</b>(x)                                                &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR43_RP2_SHIFT))&amp;DDR_CR43_RP2_MASK)</td></tr>
<tr class="separator:ga1958a7ec206991570f2005473ee6529d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d40175f499db18c06eb99fa8c655ad8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d40175f499db18c06eb99fa8c655ad8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR43_WP2_MASK</b>&#160;&#160;&#160;0x3000000u</td></tr>
<tr class="separator:ga2d40175f499db18c06eb99fa8c655ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35f0437967b809ed3dece103e192e65"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab35f0437967b809ed3dece103e192e65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR43_WP2_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gab35f0437967b809ed3dece103e192e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1513e9bed5751349d5638564e1e2e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e1513e9bed5751349d5638564e1e2e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR43_WP2</b>(x)                                                &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR43_WP2_SHIFT))&amp;DDR_CR43_WP2_MASK)</td></tr>
<tr class="separator:ga1e1513e9bed5751349d5638564e1e2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1d44cb8917e15f4e40fd2fa9e6de76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c1d44cb8917e15f4e40fd2fa9e6de76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR44_P2TYP_MASK</b>&#160;&#160;&#160;0x3u</td></tr>
<tr class="separator:ga3c1d44cb8917e15f4e40fd2fa9e6de76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb22eeca31f6386156391a3c65bc6dd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb22eeca31f6386156391a3c65bc6dd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR44_P2TYP_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gadb22eeca31f6386156391a3c65bc6dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec73c7e238ac84cc01b1b3b259121ed0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec73c7e238ac84cc01b1b3b259121ed0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR44_P2TYP</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR44_P2TYP_SHIFT))&amp;DDR_CR44_P2TYP_MASK)</td></tr>
<tr class="separator:gaec73c7e238ac84cc01b1b3b259121ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab503821d0a61fd8c5df556a42d0d236b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab503821d0a61fd8c5df556a42d0d236b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR44_WRRLAT_MASK</b>&#160;&#160;&#160;0x100u</td></tr>
<tr class="separator:gab503821d0a61fd8c5df556a42d0d236b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9d98035e02a37208f20eada039067c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc9d98035e02a37208f20eada039067c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR44_WRRLAT_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gabc9d98035e02a37208f20eada039067c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebdd5d5f5a9bc986682c213bef0fa974"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaebdd5d5f5a9bc986682c213bef0fa974"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR44_WRRSHARE_MASK</b>&#160;&#160;&#160;0x10000u</td></tr>
<tr class="separator:gaebdd5d5f5a9bc986682c213bef0fa974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56da26e7f08f1f87eb7adde440ceb912"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56da26e7f08f1f87eb7adde440ceb912"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR44_WRRSHARE_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga56da26e7f08f1f87eb7adde440ceb912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d684c9a07cec3bd001d1b7acfb5ac8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d684c9a07cec3bd001d1b7acfb5ac8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR44_WRRERR_MASK</b>&#160;&#160;&#160;0xF000000u</td></tr>
<tr class="separator:ga0d684c9a07cec3bd001d1b7acfb5ac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22f37d4f2d794da136a28e3c4833097"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad22f37d4f2d794da136a28e3c4833097"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR44_WRRERR_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gad22f37d4f2d794da136a28e3c4833097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbb36e4e2b7539847fc2123494864c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fbb36e4e2b7539847fc2123494864c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR44_WRRERR</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR44_WRRERR_SHIFT))&amp;DDR_CR44_WRRERR_MASK)</td></tr>
<tr class="separator:ga9fbb36e4e2b7539847fc2123494864c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca4ab2d62dd9d5740d0060923e0a33c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaca4ab2d62dd9d5740d0060923e0a33c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR45_P0PRI0_MASK</b>&#160;&#160;&#160;0xFu</td></tr>
<tr class="separator:gaaca4ab2d62dd9d5740d0060923e0a33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbdb2b1a6c80d4a9ea5c0f7e48e0c677"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbdb2b1a6c80d4a9ea5c0f7e48e0c677"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR45_P0PRI0_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafbdb2b1a6c80d4a9ea5c0f7e48e0c677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b59200403cc8785af9f85f5b6d0501"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5b59200403cc8785af9f85f5b6d0501"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR45_P0PRI0</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR45_P0PRI0_SHIFT))&amp;DDR_CR45_P0PRI0_MASK)</td></tr>
<tr class="separator:gad5b59200403cc8785af9f85f5b6d0501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace36a2c23258928765f641f5ed42c2ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace36a2c23258928765f641f5ed42c2ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR45_P0PRI1_MASK</b>&#160;&#160;&#160;0xF00u</td></tr>
<tr class="separator:gace36a2c23258928765f641f5ed42c2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b6b53cb6a07c234e647169250193f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36b6b53cb6a07c234e647169250193f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR45_P0PRI1_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga36b6b53cb6a07c234e647169250193f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe0990d5179416889dd09466e15edbb3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe0990d5179416889dd09466e15edbb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR45_P0PRI1</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR45_P0PRI1_SHIFT))&amp;DDR_CR45_P0PRI1_MASK)</td></tr>
<tr class="separator:gafe0990d5179416889dd09466e15edbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28824cf9451050e5092ca659fabb2c2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28824cf9451050e5092ca659fabb2c2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR45_P0PRI2_MASK</b>&#160;&#160;&#160;0xF0000u</td></tr>
<tr class="separator:ga28824cf9451050e5092ca659fabb2c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599c478ee3cc80fca3d27205c5d045b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga599c478ee3cc80fca3d27205c5d045b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR45_P0PRI2_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga599c478ee3cc80fca3d27205c5d045b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e84fefc76cd5af54a6a5aafcc0dc9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5e84fefc76cd5af54a6a5aafcc0dc9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR45_P0PRI2</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR45_P0PRI2_SHIFT))&amp;DDR_CR45_P0PRI2_MASK)</td></tr>
<tr class="separator:gae5e84fefc76cd5af54a6a5aafcc0dc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4d6266cd9a5b459e6ae55e065d0fd3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad4d6266cd9a5b459e6ae55e065d0fd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR45_P0PRI3_MASK</b>&#160;&#160;&#160;0xF000000u</td></tr>
<tr class="separator:gaad4d6266cd9a5b459e6ae55e065d0fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6160d26ca548d4418183ebfff604a2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6160d26ca548d4418183ebfff604a2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR45_P0PRI3_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gad6160d26ca548d4418183ebfff604a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae184449b71c3ec8df7c80474266fced3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae184449b71c3ec8df7c80474266fced3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR45_P0PRI3</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR45_P0PRI3_SHIFT))&amp;DDR_CR45_P0PRI3_MASK)</td></tr>
<tr class="separator:gae184449b71c3ec8df7c80474266fced3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d386d9dc3a331b6b24ee599505a697"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6d386d9dc3a331b6b24ee599505a697"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR46_P0ORD_MASK</b>&#160;&#160;&#160;0x3u</td></tr>
<tr class="separator:gae6d386d9dc3a331b6b24ee599505a697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbbe531641ad62395be51c807918d3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadbbe531641ad62395be51c807918d3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR46_P0ORD_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaadbbe531641ad62395be51c807918d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c204e5c04bc9a554aa750c597d9b4b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77c204e5c04bc9a554aa750c597d9b4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR46_P0ORD</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR46_P0ORD_SHIFT))&amp;DDR_CR46_P0ORD_MASK)</td></tr>
<tr class="separator:ga77c204e5c04bc9a554aa750c597d9b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29586073b3ecc0a9027bf32305016b84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29586073b3ecc0a9027bf32305016b84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR46_P0PRIRLX_MASK</b>&#160;&#160;&#160;0x3FF00u</td></tr>
<tr class="separator:ga29586073b3ecc0a9027bf32305016b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4641eb29cc3d73a4910a44566c6fe062"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4641eb29cc3d73a4910a44566c6fe062"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR46_P0PRIRLX_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4641eb29cc3d73a4910a44566c6fe062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07497011f7cfd24338359ee0fd0e2c5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07497011f7cfd24338359ee0fd0e2c5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR46_P0PRIRLX</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR46_P0PRIRLX_SHIFT))&amp;DDR_CR46_P0PRIRLX_MASK)</td></tr>
<tr class="separator:ga07497011f7cfd24338359ee0fd0e2c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2479949ba30d7eeef1a46150b1dee101"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2479949ba30d7eeef1a46150b1dee101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR46_P1PRI0_MASK</b>&#160;&#160;&#160;0xF000000u</td></tr>
<tr class="separator:ga2479949ba30d7eeef1a46150b1dee101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1151fc20444f72936ab9c7de65d33f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f1151fc20444f72936ab9c7de65d33f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR46_P1PRI0_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga1f1151fc20444f72936ab9c7de65d33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf528150e909eb215347023bfcfad771"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf528150e909eb215347023bfcfad771"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR46_P1PRI0</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR46_P1PRI0_SHIFT))&amp;DDR_CR46_P1PRI0_MASK)</td></tr>
<tr class="separator:gabf528150e909eb215347023bfcfad771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46639cb097517b7a7323f388b47eaf44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46639cb097517b7a7323f388b47eaf44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR47_P1PRI1_MASK</b>&#160;&#160;&#160;0xFu</td></tr>
<tr class="separator:ga46639cb097517b7a7323f388b47eaf44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7048f627371d6ed39c12538e59c120"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d7048f627371d6ed39c12538e59c120"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR47_P1PRI1_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6d7048f627371d6ed39c12538e59c120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc356773a031483551a79cec8f35c11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cc356773a031483551a79cec8f35c11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR47_P1PRI1</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR47_P1PRI1_SHIFT))&amp;DDR_CR47_P1PRI1_MASK)</td></tr>
<tr class="separator:ga2cc356773a031483551a79cec8f35c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41140f9a89d2d2ce4d431e57f861bd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac41140f9a89d2d2ce4d431e57f861bd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR47_P1PRI2_MASK</b>&#160;&#160;&#160;0xF00u</td></tr>
<tr class="separator:gac41140f9a89d2d2ce4d431e57f861bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a4c2be364914528897b7c42b67d2a04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a4c2be364914528897b7c42b67d2a04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR47_P1PRI2_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga6a4c2be364914528897b7c42b67d2a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff485eabac4a4e3ec2a07e6b864b4bba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff485eabac4a4e3ec2a07e6b864b4bba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR47_P1PRI2</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR47_P1PRI2_SHIFT))&amp;DDR_CR47_P1PRI2_MASK)</td></tr>
<tr class="separator:gaff485eabac4a4e3ec2a07e6b864b4bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d955066ac5d7956d6c084093f692eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3d955066ac5d7956d6c084093f692eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR47_P1PRI3_MASK</b>&#160;&#160;&#160;0xF0000u</td></tr>
<tr class="separator:gae3d955066ac5d7956d6c084093f692eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca1f5366ac9d3b01bcfabeec049fa46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadca1f5366ac9d3b01bcfabeec049fa46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR47_P1PRI3_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gadca1f5366ac9d3b01bcfabeec049fa46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f33bdb597b09ba0a958e68af21c73d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f33bdb597b09ba0a958e68af21c73d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR47_P1PRI3</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR47_P1PRI3_SHIFT))&amp;DDR_CR47_P1PRI3_MASK)</td></tr>
<tr class="separator:ga9f33bdb597b09ba0a958e68af21c73d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa452b6192cba0e8e39d2bc39c580dfd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa452b6192cba0e8e39d2bc39c580dfd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR47_P1ORD_MASK</b>&#160;&#160;&#160;0x3000000u</td></tr>
<tr class="separator:gaa452b6192cba0e8e39d2bc39c580dfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3175fac5d15922314ac381e2b849f5fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3175fac5d15922314ac381e2b849f5fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR47_P1ORD_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga3175fac5d15922314ac381e2b849f5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafacd1965be9089f342e1eedb3dfb4608"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafacd1965be9089f342e1eedb3dfb4608"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR47_P1ORD</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR47_P1ORD_SHIFT))&amp;DDR_CR47_P1ORD_MASK)</td></tr>
<tr class="separator:gafacd1965be9089f342e1eedb3dfb4608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf746a9719e11b5bf80bbb6ec6475134"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf746a9719e11b5bf80bbb6ec6475134"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR48_P1PRIRLX_MASK</b>&#160;&#160;&#160;0x3FFu</td></tr>
<tr class="separator:gaaf746a9719e11b5bf80bbb6ec6475134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda5e665d5837a9eec733275a50c5604"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabda5e665d5837a9eec733275a50c5604"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR48_P1PRIRLX_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabda5e665d5837a9eec733275a50c5604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37494dd484c9e4f2782d8925453c8418"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37494dd484c9e4f2782d8925453c8418"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR48_P1PRIRLX</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR48_P1PRIRLX_SHIFT))&amp;DDR_CR48_P1PRIRLX_MASK)</td></tr>
<tr class="separator:ga37494dd484c9e4f2782d8925453c8418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182c34ef99b4832e1771dd9c28103144"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga182c34ef99b4832e1771dd9c28103144"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR48_P2PRI0_MASK</b>&#160;&#160;&#160;0xF0000u</td></tr>
<tr class="separator:ga182c34ef99b4832e1771dd9c28103144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa8af8cba82173b2580c3cbbec11771"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7aa8af8cba82173b2580c3cbbec11771"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR48_P2PRI0_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga7aa8af8cba82173b2580c3cbbec11771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718f1b0f6daa9b1a84f62821b15582f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga718f1b0f6daa9b1a84f62821b15582f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR48_P2PRI0</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR48_P2PRI0_SHIFT))&amp;DDR_CR48_P2PRI0_MASK)</td></tr>
<tr class="separator:ga718f1b0f6daa9b1a84f62821b15582f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044ad28eb0b6e22fabad3f58fd70d6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2044ad28eb0b6e22fabad3f58fd70d6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR48_P2PRI1_MASK</b>&#160;&#160;&#160;0xF000000u</td></tr>
<tr class="separator:ga2044ad28eb0b6e22fabad3f58fd70d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fdee9484e3e0148262219e5a0f816c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15fdee9484e3e0148262219e5a0f816c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR48_P2PRI1_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga15fdee9484e3e0148262219e5a0f816c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae135cadecdab457e6a107692ec43231b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae135cadecdab457e6a107692ec43231b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR48_P2PRI1</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR48_P2PRI1_SHIFT))&amp;DDR_CR48_P2PRI1_MASK)</td></tr>
<tr class="separator:gae135cadecdab457e6a107692ec43231b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc05dabaa62228e44b308cb7bf4d14e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc05dabaa62228e44b308cb7bf4d14e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR49_P2PRI2_MASK</b>&#160;&#160;&#160;0xFu</td></tr>
<tr class="separator:gafc05dabaa62228e44b308cb7bf4d14e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c782180156959422958f39b36dad0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67c782180156959422958f39b36dad0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR49_P2PRI2_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga67c782180156959422958f39b36dad0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe3267db00c9e2d9d3d4048fd307ce7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacfe3267db00c9e2d9d3d4048fd307ce7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR49_P2PRI2</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR49_P2PRI2_SHIFT))&amp;DDR_CR49_P2PRI2_MASK)</td></tr>
<tr class="separator:gacfe3267db00c9e2d9d3d4048fd307ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22490a4f0a63d367b526e9b64d36942"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae22490a4f0a63d367b526e9b64d36942"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR49_P2PRI3_MASK</b>&#160;&#160;&#160;0xF00u</td></tr>
<tr class="separator:gae22490a4f0a63d367b526e9b64d36942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4341302251bb3aac0e50f05601ee837"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4341302251bb3aac0e50f05601ee837"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR49_P2PRI3_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaf4341302251bb3aac0e50f05601ee837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2f1ca904e4f62f2a5f888c58d7669f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc2f1ca904e4f62f2a5f888c58d7669f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR49_P2PRI3</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR49_P2PRI3_SHIFT))&amp;DDR_CR49_P2PRI3_MASK)</td></tr>
<tr class="separator:gabc2f1ca904e4f62f2a5f888c58d7669f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a36cea2b045d06719872b145340cec3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a36cea2b045d06719872b145340cec3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR49_P2ORD_MASK</b>&#160;&#160;&#160;0x30000u</td></tr>
<tr class="separator:ga0a36cea2b045d06719872b145340cec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92841f5d65cb2f53ebc526e87dd212b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac92841f5d65cb2f53ebc526e87dd212b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR49_P2ORD_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gac92841f5d65cb2f53ebc526e87dd212b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5222828cdae396a1986fa8d38fedb500"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5222828cdae396a1986fa8d38fedb500"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR49_P2ORD</b>(x)                                            &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR49_P2ORD_SHIFT))&amp;DDR_CR49_P2ORD_MASK)</td></tr>
<tr class="separator:ga5222828cdae396a1986fa8d38fedb500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24d6c3fa1b13a70bbb39d7a2f0bc43d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae24d6c3fa1b13a70bbb39d7a2f0bc43d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR50_P2PRIRLX_MASK</b>&#160;&#160;&#160;0x3FFu</td></tr>
<tr class="separator:gae24d6c3fa1b13a70bbb39d7a2f0bc43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7536cbfd9397b2bc0440fa98b6aa88d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7536cbfd9397b2bc0440fa98b6aa88d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR50_P2PRIRLX_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga7536cbfd9397b2bc0440fa98b6aa88d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99e4623d9174e9d4a85d4528bf87abc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab99e4623d9174e9d4a85d4528bf87abc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR50_P2PRIRLX</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR50_P2PRIRLX_SHIFT))&amp;DDR_CR50_P2PRIRLX_MASK)</td></tr>
<tr class="separator:gab99e4623d9174e9d4a85d4528bf87abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad13fba43f7cb8ce5748fb1f022a5df5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad13fba43f7cb8ce5748fb1f022a5df5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR50_CLKSTATUS_MASK</b>&#160;&#160;&#160;0x10000u</td></tr>
<tr class="separator:gaad13fba43f7cb8ce5748fb1f022a5df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00210fe46e936c0fcdc2a0cffd3d9c68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00210fe46e936c0fcdc2a0cffd3d9c68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR50_CLKSTATUS_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga00210fe46e936c0fcdc2a0cffd3d9c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d6abdb1c8b96c5c90055b1ffc1ca06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga55d6abdb1c8b96c5c90055b1ffc1ca06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR51_DLLRSTDLY_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:ga55d6abdb1c8b96c5c90055b1ffc1ca06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5787fea670b51b33ac083a161435f3d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5787fea670b51b33ac083a161435f3d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR51_DLLRSTDLY_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5787fea670b51b33ac083a161435f3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e67b9318a944ffeeb2528b0e276ef75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e67b9318a944ffeeb2528b0e276ef75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR51_DLLRSTDLY</b>(x)                                    &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR51_DLLRSTDLY_SHIFT))&amp;DDR_CR51_DLLRSTDLY_MASK)</td></tr>
<tr class="separator:ga2e67b9318a944ffeeb2528b0e276ef75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4ae0585b0dfe499f31753e6b94c6fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe4ae0585b0dfe499f31753e6b94c6fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR51_DLLRADLY_MASK</b>&#160;&#160;&#160;0xFF0000u</td></tr>
<tr class="separator:gafe4ae0585b0dfe499f31753e6b94c6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38f44fd706940292f3aac372f52dbef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf38f44fd706940292f3aac372f52dbef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR51_DLLRADLY_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaf38f44fd706940292f3aac372f52dbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407b7ff5157c162bf3c787290edfefae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga407b7ff5157c162bf3c787290edfefae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR51_DLLRADLY</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR51_DLLRADLY_SHIFT))&amp;DDR_CR51_DLLRADLY_MASK)</td></tr>
<tr class="separator:ga407b7ff5157c162bf3c787290edfefae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d48fd2fe30f9e36786cc5bcf0fadd05"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d48fd2fe30f9e36786cc5bcf0fadd05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR51_PHYWRLAT_MASK</b>&#160;&#160;&#160;0xF000000u</td></tr>
<tr class="separator:ga7d48fd2fe30f9e36786cc5bcf0fadd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262889062dd32c116fe4759a17fd62f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga262889062dd32c116fe4759a17fd62f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR51_PHYWRLAT_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga262889062dd32c116fe4759a17fd62f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1b875e76b2e40c2270454f7a9d64e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f1b875e76b2e40c2270454f7a9d64e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR51_PHYWRLAT</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR51_PHYWRLAT_SHIFT))&amp;DDR_CR51_PHYWRLAT_MASK)</td></tr>
<tr class="separator:ga9f1b875e76b2e40c2270454f7a9d64e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa43914e01a1fb779110cf16d58522e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa43914e01a1fb779110cf16d58522e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR52_PYWRLTBS_MASK</b>&#160;&#160;&#160;0xFu</td></tr>
<tr class="separator:gaaa43914e01a1fb779110cf16d58522e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e50c5acb4108433ede93c21da68db1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e50c5acb4108433ede93c21da68db1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR52_PYWRLTBS_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5e50c5acb4108433ede93c21da68db1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578af60353e024a02e5380250fde962d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga578af60353e024a02e5380250fde962d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR52_PYWRLTBS</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR52_PYWRLTBS_SHIFT))&amp;DDR_CR52_PYWRLTBS_MASK)</td></tr>
<tr class="separator:ga578af60353e024a02e5380250fde962d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2110fbbe93aaea128748182343022f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e2110fbbe93aaea128748182343022f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR52_PHYRDLAT_MASK</b>&#160;&#160;&#160;0xF00u</td></tr>
<tr class="separator:ga1e2110fbbe93aaea128748182343022f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07b71d26ad1ab36af1316c1de85634b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad07b71d26ad1ab36af1316c1de85634b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR52_PHYRDLAT_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad07b71d26ad1ab36af1316c1de85634b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05772a72df194c3842d7a5f601f9067"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa05772a72df194c3842d7a5f601f9067"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR52_PHYRDLAT</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR52_PHYRDLAT_SHIFT))&amp;DDR_CR52_PHYRDLAT_MASK)</td></tr>
<tr class="separator:gaa05772a72df194c3842d7a5f601f9067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29dc5621818b958b7b3b908bb90a62d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab29dc5621818b958b7b3b908bb90a62d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR52_RDDATAEN_MASK</b>&#160;&#160;&#160;0xF0000u</td></tr>
<tr class="separator:gab29dc5621818b958b7b3b908bb90a62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b553de0a345bec973a9a301385a2270"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b553de0a345bec973a9a301385a2270"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR52_RDDATAEN_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga1b553de0a345bec973a9a301385a2270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df626b86a5a198e500429414f49a6e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6df626b86a5a198e500429414f49a6e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR52_RDDATAEN</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR52_RDDATAEN_SHIFT))&amp;DDR_CR52_RDDATAEN_MASK)</td></tr>
<tr class="separator:ga6df626b86a5a198e500429414f49a6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57089278ba77a206c0b68dc9e3d0b19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab57089278ba77a206c0b68dc9e3d0b19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR52_RDDTENBAS_MASK</b>&#160;&#160;&#160;0xF000000u</td></tr>
<tr class="separator:gab57089278ba77a206c0b68dc9e3d0b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5fed8a238d80b95700c78c8021badd5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5fed8a238d80b95700c78c8021badd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR52_RDDTENBAS_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gad5fed8a238d80b95700c78c8021badd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae16d31fe5edcadfd8b621450b05bd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ae16d31fe5edcadfd8b621450b05bd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR52_RDDTENBAS</b>(x)                                    &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR52_RDDTENBAS_SHIFT))&amp;DDR_CR52_RDDTENBAS_MASK)</td></tr>
<tr class="separator:ga0ae16d31fe5edcadfd8b621450b05bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d2d83a6fe176ead1042648f890e1f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7d2d83a6fe176ead1042648f890e1f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR53_CLKDISCS_MASK</b>&#160;&#160;&#160;0x1u</td></tr>
<tr class="separator:gad7d2d83a6fe176ead1042648f890e1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411e6746713d5c9088f299f61e303b48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga411e6746713d5c9088f299f61e303b48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR53_CLKDISCS_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga411e6746713d5c9088f299f61e303b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe21c6a517b841164322525272d40523"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe21c6a517b841164322525272d40523"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR53_CRTLUPDMN_MASK</b>&#160;&#160;&#160;0xF00u</td></tr>
<tr class="separator:gafe21c6a517b841164322525272d40523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed487c85758cf43cafa769f80a5f73a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabed487c85758cf43cafa769f80a5f73a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR53_CRTLUPDMN_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gabed487c85758cf43cafa769f80a5f73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74358f6e9e32c971e26444673d515a32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74358f6e9e32c971e26444673d515a32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR53_CRTLUPDMN</b>(x)                                    &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR53_CRTLUPDMN_SHIFT))&amp;DDR_CR53_CRTLUPDMN_MASK)</td></tr>
<tr class="separator:ga74358f6e9e32c971e26444673d515a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7540716487ea4115636ba473e6d68b18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7540716487ea4115636ba473e6d68b18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR53_CTRLUPDMX_MASK</b>&#160;&#160;&#160;0x3FFF0000u</td></tr>
<tr class="separator:ga7540716487ea4115636ba473e6d68b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc18f40fcd5f15ddf00ded1920b4573b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc18f40fcd5f15ddf00ded1920b4573b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR53_CTRLUPDMX_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gadc18f40fcd5f15ddf00ded1920b4573b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe403eed7d8280b9eb70ecb767a3c3a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe403eed7d8280b9eb70ecb767a3c3a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR53_CTRLUPDMX</b>(x)                                    &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR53_CTRLUPDMX_SHIFT))&amp;DDR_CR53_CTRLUPDMX_MASK)</td></tr>
<tr class="separator:gabe403eed7d8280b9eb70ecb767a3c3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79bffb329f00cac5fa21918a1c5007b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79bffb329f00cac5fa21918a1c5007b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR54_PHYUPDTY0_MASK</b>&#160;&#160;&#160;0x3FFFu</td></tr>
<tr class="separator:ga79bffb329f00cac5fa21918a1c5007b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d2bb9aeee00ee7a08118ffa451933f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d2bb9aeee00ee7a08118ffa451933f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR54_PHYUPDTY0_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2d2bb9aeee00ee7a08118ffa451933f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14cc1e1bee92cda792f89c6fb3c78f91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14cc1e1bee92cda792f89c6fb3c78f91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR54_PHYUPDTY0</b>(x)                                    &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR54_PHYUPDTY0_SHIFT))&amp;DDR_CR54_PHYUPDTY0_MASK)</td></tr>
<tr class="separator:ga14cc1e1bee92cda792f89c6fb3c78f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220f3a61f7a2d68a99ae90b0ecae0eb4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga220f3a61f7a2d68a99ae90b0ecae0eb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR54_PHYUPDTY1_MASK</b>&#160;&#160;&#160;0x3FFF0000u</td></tr>
<tr class="separator:ga220f3a61f7a2d68a99ae90b0ecae0eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46e1d193480285e1e131f940ffcfb45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad46e1d193480285e1e131f940ffcfb45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR54_PHYUPDTY1_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad46e1d193480285e1e131f940ffcfb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d47da3cd4e2bb927e91190bc1051b54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d47da3cd4e2bb927e91190bc1051b54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR54_PHYUPDTY1</b>(x)                                    &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR54_PHYUPDTY1_SHIFT))&amp;DDR_CR54_PHYUPDTY1_MASK)</td></tr>
<tr class="separator:ga3d47da3cd4e2bb927e91190bc1051b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8670c8fd96d6cae3a283c2dac55b83b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8670c8fd96d6cae3a283c2dac55b83b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR55_PHYUPDTY2_MASK</b>&#160;&#160;&#160;0x3FFFu</td></tr>
<tr class="separator:ga8670c8fd96d6cae3a283c2dac55b83b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8469e8733e20a5756a04fcc1f05e7de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8469e8733e20a5756a04fcc1f05e7de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR55_PHYUPDTY2_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad8469e8733e20a5756a04fcc1f05e7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2ad6f83d80fac5314688ad39247de8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8c2ad6f83d80fac5314688ad39247de8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR55_PHYUPDTY2</b>(x)                                    &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR55_PHYUPDTY2_SHIFT))&amp;DDR_CR55_PHYUPDTY2_MASK)</td></tr>
<tr class="separator:ga8c2ad6f83d80fac5314688ad39247de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790e1b5714700bc464229c8a08be22ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga790e1b5714700bc464229c8a08be22ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR55_PHYUPDTY3_MASK</b>&#160;&#160;&#160;0x3FFF0000u</td></tr>
<tr class="separator:ga790e1b5714700bc464229c8a08be22ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee52180d3e7e70b654f54f693ca12eca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee52180d3e7e70b654f54f693ca12eca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR55_PHYUPDTY3_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaee52180d3e7e70b654f54f693ca12eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83d1074ed06eb220de7af407f87b02e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae83d1074ed06eb220de7af407f87b02e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR55_PHYUPDTY3</b>(x)                                    &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR55_PHYUPDTY3_SHIFT))&amp;DDR_CR55_PHYUPDTY3_MASK)</td></tr>
<tr class="separator:gae83d1074ed06eb220de7af407f87b02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd92b6dc6a57da2453c71619e9511b7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd92b6dc6a57da2453c71619e9511b7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR56_PHYUPDRESP_MASK</b>&#160;&#160;&#160;0x3FFFu</td></tr>
<tr class="separator:gadd92b6dc6a57da2453c71619e9511b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94f55d5af0f7374bb512f7558481b60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf94f55d5af0f7374bb512f7558481b60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR56_PHYUPDRESP_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf94f55d5af0f7374bb512f7558481b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288b84390721bd46a88ce5f0c03ac698"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga288b84390721bd46a88ce5f0c03ac698"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR56_PHYUPDRESP</b>(x)                                  &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR56_PHYUPDRESP_SHIFT))&amp;DDR_CR56_PHYUPDRESP_MASK)</td></tr>
<tr class="separator:ga288b84390721bd46a88ce5f0c03ac698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe0fc6d9cafdc02a8882f453a633430"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fe0fc6d9cafdc02a8882f453a633430"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR56_RDLATADJ_MASK</b>&#160;&#160;&#160;0xF0000u</td></tr>
<tr class="separator:ga6fe0fc6d9cafdc02a8882f453a633430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8499a45de65ae563fa9d9cddcbcd2609"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8499a45de65ae563fa9d9cddcbcd2609"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR56_RDLATADJ_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga8499a45de65ae563fa9d9cddcbcd2609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2186423a813101d74ad56caa06b7d9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2186423a813101d74ad56caa06b7d9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR56_RDLATADJ</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR56_RDLATADJ_SHIFT))&amp;DDR_CR56_RDLATADJ_MASK)</td></tr>
<tr class="separator:gaf2186423a813101d74ad56caa06b7d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1fb624dff63e05cabccf49c23fac78f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1fb624dff63e05cabccf49c23fac78f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR56_WRLATADJ_MASK</b>&#160;&#160;&#160;0xF000000u</td></tr>
<tr class="separator:gac1fb624dff63e05cabccf49c23fac78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09364cd52f56f3b15b0b7296675c16e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09364cd52f56f3b15b0b7296675c16e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR56_WRLATADJ_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga09364cd52f56f3b15b0b7296675c16e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff1818da114c647778871bdb9afc7b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ff1818da114c647778871bdb9afc7b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR56_WRLATADJ</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR56_WRLATADJ_SHIFT))&amp;DDR_CR56_WRLATADJ_MASK)</td></tr>
<tr class="separator:ga6ff1818da114c647778871bdb9afc7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645c0dd904e468fae0f64fd100a80577"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga645c0dd904e468fae0f64fd100a80577"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR57_CMDDLY_MASK</b>&#160;&#160;&#160;0xFu</td></tr>
<tr class="separator:ga645c0dd904e468fae0f64fd100a80577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8ff5f5925da19838e9df97a881642e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b8ff5f5925da19838e9df97a881642e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR57_CMDDLY_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8b8ff5f5925da19838e9df97a881642e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aca615bf06cf59349807213b4fd8047"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4aca615bf06cf59349807213b4fd8047"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR57_CMDDLY</b>(x)                                          &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR57_CMDDLY_SHIFT))&amp;DDR_CR57_CMDDLY_MASK)</td></tr>
<tr class="separator:ga4aca615bf06cf59349807213b4fd8047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487656b82d9005a342e37aa220fb8903"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga487656b82d9005a342e37aa220fb8903"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR57_CLKDISDLY_MASK</b>&#160;&#160;&#160;0x700u</td></tr>
<tr class="separator:ga487656b82d9005a342e37aa220fb8903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86ab12bd6c5908bea510a8737e3f263"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae86ab12bd6c5908bea510a8737e3f263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR57_CLKDISDLY_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae86ab12bd6c5908bea510a8737e3f263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4cc3c2a99b0048e20360efaa5482e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf4cc3c2a99b0048e20360efaa5482e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR57_CLKDISDLY</b>(x)                                    &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR57_CLKDISDLY_SHIFT))&amp;DDR_CR57_CLKDISDLY_MASK)</td></tr>
<tr class="separator:gacf4cc3c2a99b0048e20360efaa5482e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade02246dfbb43fcd8080ef4a02183bcd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade02246dfbb43fcd8080ef4a02183bcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR57_CLKENDLY_MASK</b>&#160;&#160;&#160;0xF0000u</td></tr>
<tr class="separator:gade02246dfbb43fcd8080ef4a02183bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e64c3301603d3b5daa8d4a57499e3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12e64c3301603d3b5daa8d4a57499e3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR57_CLKENDLY_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga12e64c3301603d3b5daa8d4a57499e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7cf5132aba1c6d2d4d053541cfcd37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed7cf5132aba1c6d2d4d053541cfcd37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR57_CLKENDLY</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR57_CLKENDLY_SHIFT))&amp;DDR_CR57_CLKENDLY_MASK)</td></tr>
<tr class="separator:gaed7cf5132aba1c6d2d4d053541cfcd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ed3ce99b48193e7c1fb781bdc57caf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80ed3ce99b48193e7c1fb781bdc57caf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR57_ODTALTEN_MASK</b>&#160;&#160;&#160;0x1000000u</td></tr>
<tr class="separator:ga80ed3ce99b48193e7c1fb781bdc57caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87d9bd95d54a3ec43dcfb4e6c5c8bba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae87d9bd95d54a3ec43dcfb4e6c5c8bba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR57_ODTALTEN_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gae87d9bd95d54a3ec43dcfb4e6c5c8bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac68a9931fb5a4984123707d60c9832f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac68a9931fb5a4984123707d60c9832f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR58_Not_Used_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:gac68a9931fb5a4984123707d60c9832f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85188df722655f29764d2764c756df44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85188df722655f29764d2764c756df44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR58_Not_Used_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga85188df722655f29764d2764c756df44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac515f89a84aeb7d64fce22f7f02d50f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac515f89a84aeb7d64fce22f7f02d50f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR58_Not_Used</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR58_Not_Used_SHIFT))&amp;DDR_CR58_Not_Used_MASK)</td></tr>
<tr class="separator:gac515f89a84aeb7d64fce22f7f02d50f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca0cd57a54cca49f87349a0038abfd19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca0cd57a54cca49f87349a0038abfd19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR58_NOT_USED_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:gaca0cd57a54cca49f87349a0038abfd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0447c558110ec4616974381600805a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0447c558110ec4616974381600805a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR58_NOT_USED_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab0447c558110ec4616974381600805a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab041afdc2b1ac528355d1cdfe18f81b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab041afdc2b1ac528355d1cdfe18f81b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR58_NOT_USED</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR58_NOT_USED_SHIFT))&amp;DDR_CR58_NOT_USED_MASK)</td></tr>
<tr class="separator:gab041afdc2b1ac528355d1cdfe18f81b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978eba5f0d02766351042ce2101ef72b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga978eba5f0d02766351042ce2101ef72b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR59_Not_Used_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:ga978eba5f0d02766351042ce2101ef72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c2a2290e27bd7e3d96e6b9831052ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58c2a2290e27bd7e3d96e6b9831052ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR59_Not_Used_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga58c2a2290e27bd7e3d96e6b9831052ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b67fd50e9c9a44c423f1cf1b9edec79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b67fd50e9c9a44c423f1cf1b9edec79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR59_Not_Used</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR59_Not_Used_SHIFT))&amp;DDR_CR59_Not_Used_MASK)</td></tr>
<tr class="separator:ga7b67fd50e9c9a44c423f1cf1b9edec79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbc2f625620e20201b79887c1782e2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dbc2f625620e20201b79887c1782e2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR59_NOT_USED_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:ga1dbc2f625620e20201b79887c1782e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19496be4aca332c29a2aacef3668bd1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae19496be4aca332c29a2aacef3668bd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR59_NOT_USED_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gae19496be4aca332c29a2aacef3668bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc23711198de73c836f0d3842c74ca6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc23711198de73c836f0d3842c74ca6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR59_NOT_USED</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR59_NOT_USED_SHIFT))&amp;DDR_CR59_NOT_USED_MASK)</td></tr>
<tr class="separator:gabc23711198de73c836f0d3842c74ca6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586193a59348eb584646145079b64bf2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga586193a59348eb584646145079b64bf2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR60_Not_Used_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:ga586193a59348eb584646145079b64bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784206d5118843708089d1f20665d941"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga784206d5118843708089d1f20665d941"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR60_Not_Used_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga784206d5118843708089d1f20665d941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa825cf9871f35348c63e5bdd225b34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabaa825cf9871f35348c63e5bdd225b34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR60_Not_Used</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR60_Not_Used_SHIFT))&amp;DDR_CR60_Not_Used_MASK)</td></tr>
<tr class="separator:gabaa825cf9871f35348c63e5bdd225b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f142ff992b01ac64a9044a176efee56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f142ff992b01ac64a9044a176efee56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR60_NOT_USED_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:ga1f142ff992b01ac64a9044a176efee56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c00166c19f002eb32e6dfee58d20c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2c00166c19f002eb32e6dfee58d20c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR60_NOT_USED_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad2c00166c19f002eb32e6dfee58d20c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c0b3e67914f24d99ffee501ab50c50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65c0b3e67914f24d99ffee501ab50c50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR60_NOT_USED</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR60_NOT_USED_SHIFT))&amp;DDR_CR60_NOT_USED_MASK)</td></tr>
<tr class="separator:ga65c0b3e67914f24d99ffee501ab50c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8af3470a55f398165423777c1e7517"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef8af3470a55f398165423777c1e7517"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR61_Not_Used_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:gaef8af3470a55f398165423777c1e7517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1d12ffbc26f56d82baee78830af9a76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1d12ffbc26f56d82baee78830af9a76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR61_Not_Used_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae1d12ffbc26f56d82baee78830af9a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c7d13c998b4943822fb3097d5b9428"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27c7d13c998b4943822fb3097d5b9428"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR61_Not_Used</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR61_Not_Used_SHIFT))&amp;DDR_CR61_Not_Used_MASK)</td></tr>
<tr class="separator:ga27c7d13c998b4943822fb3097d5b9428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1772b78171e5df81e1a82a1ae0edbd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b1772b78171e5df81e1a82a1ae0edbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR61_NOT_USED_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:ga6b1772b78171e5df81e1a82a1ae0edbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a77b5bbfb3190983f2dafdddc70b9ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a77b5bbfb3190983f2dafdddc70b9ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR61_NOT_USED_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga8a77b5bbfb3190983f2dafdddc70b9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1bfd8249b226b338286fd3bbd6e3ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc1bfd8249b226b338286fd3bbd6e3ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR61_NOT_USED</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR61_NOT_USED_SHIFT))&amp;DDR_CR61_NOT_USED_MASK)</td></tr>
<tr class="separator:gadc1bfd8249b226b338286fd3bbd6e3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c74f873f0af45ea7e45030dc67a190f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c74f873f0af45ea7e45030dc67a190f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR62_Not_Used_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:ga2c74f873f0af45ea7e45030dc67a190f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a0d452f8322c0702130d4561320668"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5a0d452f8322c0702130d4561320668"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR62_Not_Used_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad5a0d452f8322c0702130d4561320668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga154cac575b848928860a10127064f568"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga154cac575b848928860a10127064f568"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR62_Not_Used</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR62_Not_Used_SHIFT))&amp;DDR_CR62_Not_Used_MASK)</td></tr>
<tr class="separator:ga154cac575b848928860a10127064f568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3641c055a6eee236878bd58a8f363753"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3641c055a6eee236878bd58a8f363753"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR62_NOT_USED_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:ga3641c055a6eee236878bd58a8f363753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e661059f99d8260d5b2efa71a67cbc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e661059f99d8260d5b2efa71a67cbc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR62_NOT_USED_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga9e661059f99d8260d5b2efa71a67cbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89b05959ebcf430c3654922a50d9046"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf89b05959ebcf430c3654922a50d9046"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR62_NOT_USED</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR62_NOT_USED_SHIFT))&amp;DDR_CR62_NOT_USED_MASK)</td></tr>
<tr class="separator:gaf89b05959ebcf430c3654922a50d9046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbaafd4f3f8c0da5d84f5aa64cd3faa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6bbaafd4f3f8c0da5d84f5aa64cd3faa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR63_Not_Used_MASK</b>&#160;&#160;&#160;0xFFFFu</td></tr>
<tr class="separator:ga6bbaafd4f3f8c0da5d84f5aa64cd3faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a04735ab2e0f571b2761115780426e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33a04735ab2e0f571b2761115780426e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR63_Not_Used_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga33a04735ab2e0f571b2761115780426e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cac5d81e9dbb670f57d30190d66038e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cac5d81e9dbb670f57d30190d66038e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR63_Not_Used</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR63_Not_Used_SHIFT))&amp;DDR_CR63_Not_Used_MASK)</td></tr>
<tr class="separator:ga2cac5d81e9dbb670f57d30190d66038e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce899bb35c80b8752fb187be8579ef5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ce899bb35c80b8752fb187be8579ef5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR63_NOT_USED_MASK</b>&#160;&#160;&#160;0xFFFF0000u</td></tr>
<tr class="separator:ga1ce899bb35c80b8752fb187be8579ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c70314762c6678df7f3bd85038c81f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c70314762c6678df7f3bd85038c81f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR63_NOT_USED_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga3c70314762c6678df7f3bd85038c81f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98bc863640c37538f1adf73049791020"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98bc863640c37538f1adf73049791020"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_CR63_NOT_USED</b>(x)                                      &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_CR63_NOT_USED_SHIFT))&amp;DDR_CR63_NOT_USED_MASK)</td></tr>
<tr class="separator:ga98bc863640c37538f1adf73049791020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8cace14bc76c718f3b215a38c91e98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb8cace14bc76c718f3b215a38c91e98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_RCR_RST_MASK</b>&#160;&#160;&#160;0x40000000u</td></tr>
<tr class="separator:gadb8cace14bc76c718f3b215a38c91e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2944714df0d0d60b0d487bc1f46ff8fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2944714df0d0d60b0d487bc1f46ff8fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_RCR_RST_SHIFT</b>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga2944714df0d0d60b0d487bc1f46ff8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a0950bfe42621f42e68e983486eda1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5a0950bfe42621f42e68e983486eda1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_PAD_CTRL_SPARE_DLY_CTRL_MASK</b>&#160;&#160;&#160;0xFu</td></tr>
<tr class="separator:gab5a0950bfe42621f42e68e983486eda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad782e079eb2620d908f9895d98948772"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad782e079eb2620d908f9895d98948772"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_PAD_CTRL_SPARE_DLY_CTRL_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad782e079eb2620d908f9895d98948772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02cad0035d9ae30bbd731eed6bbb961f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02cad0035d9ae30bbd731eed6bbb961f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_PAD_CTRL_SPARE_DLY_CTRL</b>(x)                  &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_PAD_CTRL_SPARE_DLY_CTRL_SHIFT))&amp;DDR_PAD_CTRL_SPARE_DLY_CTRL_MASK)</td></tr>
<tr class="separator:ga02cad0035d9ae30bbd731eed6bbb961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3a241ffa833cae83124435c6385832"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a3a241ffa833cae83124435c6385832"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_PAD_CTRL_PAD_ODT_CS0_MASK</b>&#160;&#160;&#160;0x3000000u</td></tr>
<tr class="separator:ga1a3a241ffa833cae83124435c6385832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5d8c9d2414a61efb8236461ae5dfbd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f5d8c9d2414a61efb8236461ae5dfbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_PAD_CTRL_PAD_ODT_CS0_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga1f5d8c9d2414a61efb8236461ae5dfbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132d837ce412c784b83b101f18cf5c7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga132d837ce412c784b83b101f18cf5c7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DDR_PAD_CTRL_PAD_ODT_CS0</b>(x)                        &#160;&#160;&#160;(((uint32_t)(((uint32_t)(x))&lt;&lt;DDR_PAD_CTRL_PAD_ODT_CS0_SHIFT))&amp;DDR_PAD_CTRL_PAD_ODT_CS0_MASK)</td></tr>
<tr class="separator:ga132d837ce412c784b83b101f18cf5c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Aug 14 2015 10:46:06 for Lab1 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.10 </li>
  </ul>
</div>
</body>
</html>
