$date
	Sun Apr 13 17:08:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! out $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module m1 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 ! out $end
$var wire 1 & s0 $end
$var wire 1 ( s0n $end
$var wire 1 ' s1 $end
$var wire 1 ) s1n $end
$var wire 1 * w0 $end
$var wire 1 + w1 $end
$var wire 1 , w2 $end
$var wire 1 - w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
0*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1*
1"
#10
0!
0)
0*
1'
1#
0"
#15
1)
0(
0'
1&
1$
0#
#20
1!
0)
1-
1'
1%
0$
#25
1*
1!
1)
1(
0-
0'
0&
0%
1#
1"
#30
0)
1,
0*
1'
1$
0"
#35
0!
0,
1)
0(
0'
1&
1%
0#
#40
