/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [24:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [10:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_1z[0] | celloutsig_0_5z;
  assign celloutsig_0_12z = celloutsig_0_11z | in_data[52];
  assign celloutsig_1_7z = celloutsig_1_4z | celloutsig_1_1z;
  assign celloutsig_1_13z = celloutsig_1_7z | celloutsig_1_1z;
  assign celloutsig_0_2z = in_data[54] | celloutsig_0_0z;
  assign celloutsig_1_10z = celloutsig_1_1z | celloutsig_1_5z;
  assign celloutsig_1_14z = celloutsig_1_0z | celloutsig_1_10z;
  assign celloutsig_0_0z = in_data[26:18] == in_data[31:23];
  assign celloutsig_1_19z = { celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_3z } == { celloutsig_1_17z[0], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_4z = { in_data[77:69], celloutsig_0_0z } == { celloutsig_0_1z[8:1], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_2z } == { celloutsig_0_1z[0], celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[33:11], celloutsig_0_8z } == { in_data[50:48], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_11z = { celloutsig_0_7z[12:9], celloutsig_0_8z } == { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_13z = { in_data[77:72], celloutsig_0_0z, celloutsig_0_4z } == { celloutsig_0_1z[2:0], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_9z } == { celloutsig_0_7z[9:8], celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_7z[21:16], celloutsig_0_4z } == { celloutsig_0_7z[7:3], celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[157:155] == in_data[188:186];
  assign celloutsig_1_1z = in_data[136:126] == { in_data[145:136], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[156:147], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } == { in_data[160:142], celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } == in_data[106:104];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z } == in_data[124:123];
  assign celloutsig_1_9z = { in_data[148], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } == { in_data[151:143], celloutsig_1_5z };
  assign celloutsig_1_15z = { in_data[125:113], celloutsig_1_10z } == { in_data[123:118], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_1_18z = ! { celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_5z };
  assign celloutsig_0_3z = ! in_data[40:36];
  assign celloutsig_0_8z = ! celloutsig_0_7z[4:0];
  assign celloutsig_0_10z = ! { celloutsig_0_1z[8:0], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_11z = ! { in_data[114:105], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_12z = ! { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_4z };
  always_latch
    if (clkin_data[96]) celloutsig_1_17z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_17z = { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 22'h000000;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_1z[4:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_1z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[64:54];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_15z = 25'h0000000;
    else if (clkin_data[0]) celloutsig_0_15z = { in_data[72:58], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_14z };
  assign { out_data[128], out_data[96], out_data[56:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
