(pcb "C:\Users\John Bradley\Documents\jupiterace\KiCad\SBREADER\sdreader.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.2)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer Top
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Route2
      (type signal)
      (property
        (index 1)
      )
    )
    (layer Route15
      (type signal)
      (property
        (index 2)
      )
    )
    (layer Bottom
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (path pcb 0  183896 -138019  113106 -138019  113106 -71988.6  183896 -71988.6
            183896 -138019)
    )
    (via "Via[0-3]_800:400_um")
    (rule
      (width 250)
      (clearance 152.5)
      (clearance 152.5 (type default_smd))
      (clearance 38.1 (type smd_smd))
    )
  )
  (placement
    (component "sdreader:TE_7-5530843-0"
      (place J1 156286 -77058.6 front 0 (PN "JUPITER-ACE-FEMALE-CPU"))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (place R3 152476 -118969 front 270 (PN 10K))
      (place R4 156286 -118969 front 270 (PN 4K7))
      (place R5 160096 -118969 front 270 (PN 10K))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (place C1 166446 -120239 front 0 (PN 20p))
      (place C2 172796 -120239 front 180 (PN 20p))
    )
    (component "Crystal:Crystal_HC18-U_Vertical"
      (place Q1 153746 -125319 front 0 (PN 16MHz))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place IC7 140970 -102870 front 90 (PN 7432N))
      (place IC8 140970 -114300 front 90 (PN 7404N))
      (place IC4 166370 -113030 front 90 (PN 7400N))
      (place IC5 115570 -102870 front 90 (PN 7400N))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place IC1 139700 -91440 front 90 (PN 74139N))
      (place IC2 165100 -101600 front 90 (PN 74165N))
      (place U$1 115570 -114300 front 90 (PN 74HCT163N))
      (place IC9 163830 -91440 front 90 (PN 7485N))
      (place IC3 115570 -91440 front 90 (PN 74595N))
    )
    (component sdreader:RTRIM4G_J
      (place R1 172796 -126589 front 90 (PN 10K))
      (place R2 180416 -118969 front 0 (PN 10k))
    )
    (component "sdreader:FPS009-3003"
      (place X3 119456 -121509 front 90 (PN "FPS009-30"))
    )
    (component "sdreader:C025-024X044"
      (place C3 135966 -93568.6 front 0 (PN 0.1µF))
      (place C4 160096 -94838.6 front 0 (PN 0.1µF))
      (place C5 161366 -111349 front 0 (PN 0.1µF))
    )
  )
  (library
    (image "sdreader:TE_7-5530843-0"
      (outline (path signal 127  -33020 5080  -33020 -5080))
      (outline (path signal 350  -37925 -5500  -38000.3 -5656.37  -38169.5 -5694.99  -38305.2 -5586.78
            -38305.2 -5413.22  -38169.5 -5305.01  -38000.3 -5343.63  -37925 -5500))
      (outline (path signal 50  -43125 5125  -43125 -5125))
      (outline (path signal 50  27885 5125  -43125 5125))
      (outline (path signal 50  27885 -5125  27885 5125))
      (outline (path signal 50  -43125 -5125  27885 -5125))
      (outline (path signal 254  27432 -4673.6  -42672 -4673.6))
      (outline (path signal 254  27432 4673.6  27432 -4673.6))
      (outline (path signal 254  -42672 4673.6  27432 4673.6))
      (outline (path signal 254  -42672 -4673.6  -42672 4673.6))
      (outline (path signal 254  27432 -4730  -42672 -4730))
      (outline (path signal 254  27432 4730  27432 -4730))
      (outline (path signal 254  -42672 4730  27432 4730))
      (outline (path signal 254  -42672 -4730  -42672 4730))
      (pin Round[A]Pad_1524_um 50 22860 2425.7)
      (pin Round[A]Pad_1524_um 49 22860 -2425.7)
      (pin Round[A]Pad_1524_um 48 20320 2425.7)
      (pin Round[A]Pad_1524_um 47 20320 -2425.7)
      (pin Round[A]Pad_1524_um 46 17780 2425.7)
      (pin Round[A]Pad_1524_um 45 17780 -2425.7)
      (pin Round[A]Pad_1524_um 44 15240 2425.7)
      (pin Round[A]Pad_1524_um 43 15240 -2425.7)
      (pin Round[A]Pad_1524_um 42 12700 2425.7)
      (pin Round[A]Pad_1524_um 41 12700 -2425.7)
      (pin Round[A]Pad_1524_um 40 10160 2425.7)
      (pin Round[A]Pad_1524_um 39 10160 -2425.7)
      (pin Round[A]Pad_1524_um 38 7620 2425.7)
      (pin Round[A]Pad_1524_um 37 7620 -2425.7)
      (pin Round[A]Pad_1524_um 36 5080 2425.7)
      (pin Round[A]Pad_1524_um 35 5080 -2425.7)
      (pin Round[A]Pad_1524_um 34 2540 2425.7)
      (pin Round[A]Pad_1524_um 33 2540 -2425.7)
      (pin Round[A]Pad_1524_um 32 0 2425.7)
      (pin Round[A]Pad_1524_um 31 0 -2425.7)
      (pin Round[A]Pad_1524_um 30 -2540 2425.7)
      (pin Round[A]Pad_1524_um 29 -2540 -2425.7)
      (pin Round[A]Pad_1524_um 28 -5080 2425.7)
      (pin Round[A]Pad_1524_um 27 -5080 -2425.7)
      (pin Round[A]Pad_1524_um 26 -7620 2425.7)
      (pin Round[A]Pad_1524_um 25 -7620 -2425.7)
      (pin Round[A]Pad_1524_um 24 -10160 2425.7)
      (pin Round[A]Pad_1524_um 23 -10160 -2425.7)
      (pin Round[A]Pad_1524_um 22 -12700 2425.7)
      (pin Round[A]Pad_1524_um 21 -12700 -2425.7)
      (pin Round[A]Pad_1524_um 20 -15240 2425.7)
      (pin Round[A]Pad_1524_um 19 -15240 -2425.7)
      (pin Round[A]Pad_1524_um 18 -17780 2425.7)
      (pin Round[A]Pad_1524_um 17 -17780 -2425.7)
      (pin Round[A]Pad_1524_um 16 -20320 2425.7)
      (pin Round[A]Pad_1524_um 15 -20320 -2425.7)
      (pin Round[A]Pad_1524_um 14 -22860 2425.7)
      (pin Round[A]Pad_1524_um 13 -22860 -2425.7)
      (pin Round[A]Pad_1524_um 12 -25400 2425.7)
      (pin Round[A]Pad_1524_um 11 -25400 -2425.7)
      (pin Round[A]Pad_1524_um 10 -27940 2425.7)
      (pin Round[A]Pad_1524_um 9 -27940 -2425.7)
      (pin Round[A]Pad_1524_um 8 -30480 2425.7)
      (pin Round[A]Pad_1524_um 7 -30480 -2425.7)
      (pin Round[A]Pad_1524_um 4 -35560 2425.7)
      (pin Round[A]Pad_1524_um 3 -35560 -2425.7)
      (pin Round[A]Pad_1524_um 2 -38100 2425.7)
      (pin Rect[A]Pad_1524x1524_um 1 -38100 -2425.7)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (outline (path signal 50  3590 1500  -1500 1500))
      (outline (path signal 50  3590 -1500  3590 1500))
      (outline (path signal 50  -1500 -1500  3590 -1500))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 120  1370 0  1440 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  1370 0  1287.38 -468.568  1049.48 -880.619  685 -1186.45
            237.898 -1349.19  -237.898 -1349.19  -685 -1186.45  -1049.48 -880.619
            -1287.38 -468.568  -1370 0  -1287.38 468.568  -1049.48 880.619
            -685 1186.45  -237.898 1349.19  237.898 1349.19  685 1186.45
            1049.48 880.619  1287.38 468.568  1370 0))
      (outline (path signal 100  1250 0  1174.62 -427.525  957.556 -803.485  625 -1082.53
            217.06 -1231.01  -217.06 -1231.01  -625 -1082.53  -957.556 -803.485
            -1174.62 -427.525  -1250 0  -1174.62 427.525  -957.556 803.485
            -625 1082.53  -217.06 1231.01  217.06 1231.01  625 1082.53  957.556 803.485
            1174.62 427.525  1250 0))
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (outline (path signal 50  3550 1050  -1050 1050))
      (outline (path signal 50  3550 -1050  3550 1050))
      (outline (path signal 50  -1050 -1050  3550 -1050))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 120  621 -920  1879 -920))
      (outline (path signal 120  621 920  1879 920))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  -250 800  -250 -800))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Crystal:Crystal_HC18-U_Vertical"
      (outline (path signal 50  8400 2800  -3500 2800))
      (outline (path signal 50  8400 -2800  8400 2800))
      (outline (path signal 50  -3500 -2800  8400 -2800))
      (outline (path signal 50  -3500 2800  -3500 -2800))
      (outline (path signal 120  -675 -2525  5575 -2525))
      (outline (path signal 120  -675 2525  5575 2525))
      (outline (path signal 100  -550 -2000  5450 -2000))
      (outline (path signal 100  -550 2000  5450 2000))
      (outline (path signal 100  -675 -2325  5575 -2325))
      (outline (path signal 100  -675 2325  5575 2325))
      (pin Round[A]Pad_1500_um 2 4900 0)
      (pin Round[A]Pad_1500_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image sdreader:RTRIM4G_J
      (outline (path signal 101.6  1850 0  1767.81 -545.297  1528.54 -1042.14  1153.46 -1446.39
            675.881 -1722.12  138.251 -1844.83  -411.664 -1803.62  -925 -1602.15
            -1356.15 -1258.32  -1666.79 -802.685  -1829.34 -275.728  -1829.34 275.728
            -1666.79 802.685  -1356.15 1258.32  -925 1602.15  -411.664 1803.62
            138.251 1844.83  675.881 1722.12  1153.46 1446.39  1528.54 1042.14
            1767.81 545.297  1850 0))
      (outline (path signal 254  -250 -2400  250 -2400))
      (outline (path signal 254  2400 2400  1250 2400))
      (outline (path signal 254  2400 -2400  2400 2400))
      (outline (path signal 254  2000 -2400  2400 -2400))
      (outline (path signal 254  -2400 2400  -1250 2400))
      (outline (path signal 254  -2400 -2400  -2400 2400))
      (outline (path signal 254  -2100 -2400  -2400 -2400))
      (outline (path signal 254  2400 2400  -2400 2400))
      (outline (path signal 254  2400 -2400  2400 2400))
      (outline (path signal 254  -2400 -2400  2400 -2400))
      (outline (path signal 254  -2400 2400  -2400 -2400))
      (pin Rect[T]Pad_2000x1300_um 2 0 2750)
      (pin Rect[T]Pad_1300x1300_um 3 1150 -2750)
      (pin Rect[T]Pad_1300x1300_um 1 -1150 -2750)
    )
    (image "sdreader:FPS009-3003"
      (outline (path signal 203.2  7200 -23400  -2200 -23400))
      (outline (path signal 203.2  7200 -26000  7200 -23400))
      (outline (path signal 203.2  4700 -26000  7200 -26000))
      (outline (path signal 203.2  -2200 -14100  -2200 -23400))
      (outline (path signal 203.2  -1500 -14100  -2200 -14100))
      (outline (path signal 203.2  -1500 -9150  -1500 -14100))
      (outline (path signal 203.2  -2200 -9150  -1500 -9150))
      (outline (path signal 203.2  -2200 -6650  -2200 -9150))
      (outline (path signal 203.2  -2750 -6650  -2200 -6650))
      (outline (path signal 203.2  -2750 -4000  -2750 -6650))
      (outline (path signal 203.2  250 -4000  -2750 -4000))
      (outline (path signal 203.2  250 -1550  250 -4000))
      (outline (path signal 203.2  7200 -1550  250 -1550))
      (outline (path signal 203.2  7200 1200  7200 -1550))
      (outline (path signal 203.2  4750 1200  7200 1200))
      (outline (path signal 203.2  900 1200  4750 1200))
      (outline (path signal 203.2  -15900 1200  900 1200))
      (outline (path signal 203.2  -15900 -26000  -15900 1200))
      (outline (path signal 203.2  950 -26000  -15900 -26000))
      (outline (path signal 203.2  4700 -26000  950 -26000))
      (pin Rect[T]Pad_2650x1700_um 9 1885 -2800)
      (pin Rect[T]Pad_2650x1300_um 8 -415 -21925)
      (pin Rect[T]Pad_2650x1300_um 7 -415 -20300)
      (pin Rect[T]Pad_2650x1700_um 6 -415 -17800)
      (pin Rect[T]Pad_2650x1700_um 5 -415 -15300)
      (pin Rect[T]Pad_2650x1700_um 4 385 -12800)
      (pin Rect[T]Pad_2650x1700_um 3 385 -10300)
      (pin Rect[T]Pad_2650x1700_um 2 -415 -7800)
      (pin Rect[T]Pad_2650x1700_um 1 -915 -5300)
      (pin Rect[T]Pad_3000x2700_um M2 2850 -26550)
      (pin Rect[T]Pad_3000x2700_um M1 2850 1550)
      (keepout "" (circle Top 1100 0 -24800))
      (keepout "" (circle Route2 1100 0 -24800))
      (keepout "" (circle Route15 1100 0 -24800))
      (keepout "" (circle Bottom 1100 0 -24800))
      (keepout "" (circle Top 1600))
      (keepout "" (circle Route2 1600))
      (keepout "" (circle Route15 1600))
      (keepout "" (circle Bottom 1600))
    )
    (image "sdreader:C025-024X044"
      (outline (path signal 152.4  -1270 0  -304.8 0))
      (outline (path signal 152.4  1270 0  330.2 0))
      (outline (path signal 304.8  330.2 762  330.2 -762))
      (outline (path signal 304.8  -304.8 762  -304.8 -762))
      (outline (path signal 152.4  1651 -1143  -1651 -1143))
      (outline (path signal 152.4  2159 -635  2159 635))
      (outline (path signal 152.4  1651 1143  -1651 1143))
      (outline (path signal 152.4  -2159 -635  -2159 635))
      (pin Round[A]Pad_1320.8_um 2 1270 0)
      (pin Round[A]Pad_1320.8_um 1 -1270 0)
    )
    (padstack Round[A]Pad_1320.8_um
      (shape (circle Top 1320.8))
      (shape (circle Route2 1320.8))
      (shape (circle Route15 1320.8))
      (shape (circle Bottom 1320.8))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle Top 1500))
      (shape (circle Route2 1500))
      (shape (circle Route15 1500))
      (shape (circle Bottom 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle Top 1524))
      (shape (circle Route2 1524))
      (shape (circle Route15 1524))
      (shape (circle Bottom 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle Top 1600))
      (shape (circle Route2 1600))
      (shape (circle Route15 1600))
      (shape (circle Bottom 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path Top 1600  0 0  0 0))
      (shape (path Route2 1600  0 0  0 0))
      (shape (path Route15 1600  0 0  0 0))
      (shape (path Bottom 1600  0 0  0 0))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x1300_um
      (shape (rect Top -1000 -650 1000 650))
      (attach off)
    )
    (padstack Rect[T]Pad_2650x1300_um
      (shape (rect Top -1325 -650 1325 650))
      (attach off)
    )
    (padstack Rect[T]Pad_2650x1700_um
      (shape (rect Top -1325 -850 1325 850))
      (attach off)
    )
    (padstack Rect[T]Pad_3000x2700_um
      (shape (rect Top -1500 -1350 1500 1350))
      (attach off)
    )
    (padstack Rect[T]Pad_1300x1300_um
      (shape (rect Top -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x1524_um
      (shape (rect Top -762 -762 762 762))
      (shape (rect Route2 -762 -762 762 762))
      (shape (rect Route15 -762 -762 762 762))
      (shape (rect Bottom -762 -762 762 762))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect Top -800 -800 800 800))
      (shape (rect Route2 -800 -800 800 800))
      (shape (rect Route15 -800 -800 800 800))
      (shape (rect Bottom -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-3]_800:400_um"
      (shape (circle Top 800))
      (shape (circle Route2 800))
      (shape (circle Route15 800))
      (shape (circle Bottom 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins J1-50 C1-2 C2-2 IC7-7 IC8-7 IC1-8 IC2-8 IC2-15 U$1-8 IC9-8 IC9-14 IC9-4
        IC9-2 IC9-9 IC9-1 IC3-8 IC4-7 IC5-7 R1-3 X3-6 X3-3 C3-1 C4-1 C5-1)
    )
    (net VCC
      (pins J1-44 R5-1 IC7-14 IC8-14 IC1-16 IC2-16 IC2-10 U$1-16 U$1-7 U$1-10 U$1-9
        IC9-16 IC9-11 IC9-3 IC3-16 IC3-10 IC4-14 IC5-14 X3-4 C3-2 C4-2 C5-2)
    )
    (net /SDCLOCK
      (pins U$1-14 IC3-11 IC4-13 IC4-12 X3-5)
    )
    (net "Net-(IC1-Pad15)"
      (pins IC7-6 IC1-15)
    )
    (net /A0
      (pins J1-14 IC1-14 IC1-2)
    )
    (net /A1
      (pins J1-13 IC1-13 IC1-3)
    )
    (net //SERWR
      (pins IC1-12 IC2-1)
    )
    (net //START
      (pins IC1-11 IC4-2)
    )
    (net "Net-(IC1-Pad10)"
      (pins IC1-10 IC5-9)
    )
    (net "Net-(IC1-Pad9)"
      (pins IC1-9 IC5-13)
    )
    (net "Net-(IC1-Pad5)"
      (pins IC1-5)
    )
    (net "Net-(IC1-Pad6)"
      (pins IC1-6 IC5-4)
    )
    (net //SERRD
      (pins IC1-4 IC3-13)
    )
    (net "Net-(IC1-Pad7)"
      (pins IC1-7 IC5-2)
    )
    (net "Net-(IC1-Pad1)"
      (pins IC7-11 IC1-1)
    )
    (net /D3
      (pins J1-28 IC2-14 IC3-3)
    )
    (net /D2
      (pins J1-9 IC2-13 IC3-2)
    )
    (net /D1
      (pins J1-12 IC2-12 IC3-1)
    )
    (net /D0
      (pins J1-11 IC2-11 IC3-15)
    )
    (net /SDIN
      (pins IC2-9 X3-2)
    )
    (net /D6
      (pins IC2-5 IC3-6)
    )
    (net /D7
      (pins J1-7 IC2-6 IC3-7)
    )
    (net /D5
      (pins J1-26 IC2-4 IC3-5)
    )
    (net /D4
      (pins J1-30 IC2-3 IC3-4)
    )
    (net "Net-(IC2-Pad7)"
      (pins IC2-7)
    )
    (net //SDCLOCK
      (pins IC2-2 IC3-12 IC4-11)
    )
    (net /SDOUT
      (pins R3-2 IC3-14 X3-7)
    )
    (net "Net-(IC3-Pad9)"
      (pins IC3-9)
    )
    (net "Net-(IC4-Pad10)"
      (pins U$1-15 IC4-10 IC4-9)
    )
    (net "Net-(IC4-Pad3)"
      (pins U$1-1 IC4-5 IC4-3)
    )
    (net "Net-(IC4-Pad1)"
      (pins IC4-6 IC4-1)
    )
    (net "Net-(IC4-Pad4)"
      (pins IC4-4 IC4-8)
    )
    (net "Net-(IC5-Pad12)"
      (pins IC5-12 IC5-8)
    )
    (net //SDCS
      (pins IC5-11 IC5-10 X3-1)
    )
    (net "Net-(IC5-Pad3)"
      (pins R3-1 IC5-5 IC5-3)
    )
    (net "Net-(IC5-Pad1)"
      (pins IC5-6 IC5-1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 Q1-2 R2-3)
    )
    (net "Net-(C1-Pad1)"
      (pins R4-1 R5-2 C1-1 Q1-1 IC8-3 R1-2)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1)
    )
    (net "Net-(IC8-Pad4)"
      (pins R4-2 IC8-5 IC8-4 R2-2)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1)
    )
    (net "Net-(X3-Pad9)"
      (pins X3-9)
    )
    (net "Net-(X3-Pad8)"
      (pins X3-8)
    )
    (net "Net-(U$1-Pad13)"
      (pins U$1-13)
    )
    (net "Net-(U$1-Pad12)"
      (pins U$1-12)
    )
    (net "Net-(U$1-Pad11)"
      (pins U$1-11)
    )
    (net "Net-(U$1-Pad5)"
      (pins U$1-5)
    )
    (net "Net-(U$1-Pad6)"
      (pins U$1-6)
    )
    (net "Net-(U$1-Pad4)"
      (pins U$1-4)
    )
    (net "Net-(U$1-Pad3)"
      (pins U$1-3)
    )
    (net /16MHZCLK
      (pins IC8-6 U$1-2)
    )
    (net //RD
      (pins J1-37 IC7-13)
    )
    (net //A=001000XX
      (pins IC7-12 IC7-4 IC7-8)
    )
    (net "Net-(IC7-Pad10)"
      (pins IC7-10 IC7-3)
    )
    (net "Net-(IC7-Pad9)"
      (pins IC7-9 IC8-2)
    )
    (net //WR
      (pins J1-35 IC7-5)
    )
    (net /A7
      (pins J1-16 IC7-2)
    )
    (net /A6
      (pins J1-21 IC7-1)
    )
    (net /A5
      (pins J1-19 IC9-15)
    )
    (net /A4
      (pins J1-17 IC9-13)
    )
    (net /A3
      (pins J1-15 IC9-12)
    )
    (net /A2
      (pins J1-24 IC9-10)
    )
    (net "Net-(IC9-Pad5)"
      (pins IC9-5)
    )
    (net "Net-(IC8-Pad1)"
      (pins IC8-1 IC9-6)
    )
    (net "Net-(IC9-Pad7)"
      (pins IC9-7)
    )
    (net "Net-(J1-Pad49)"
      (pins J1-49)
    )
    (net "Net-(J1-Pad48)"
      (pins J1-48)
    )
    (net "Net-(J1-Pad47)"
      (pins J1-47)
    )
    (net "Net-(J1-Pad46)"
      (pins J1-46)
    )
    (net "Net-(J1-Pad45)"
      (pins J1-45)
    )
    (net "Net-(J1-Pad43)"
      (pins J1-43)
    )
    (net "Net-(J1-Pad42)"
      (pins J1-42)
    )
    (net "Net-(J1-Pad41)"
      (pins J1-41)
    )
    (net /A11
      (pins J1-40)
    )
    (net "Net-(J1-Pad39)"
      (pins J1-39)
    )
    (net /A12
      (pins J1-38)
    )
    (net /A13
      (pins J1-36)
    )
    (net /A14
      (pins J1-34)
    )
    (net "Net-(J1-Pad33)"
      (pins J1-33)
    )
    (net /A15
      (pins J1-32)
    )
    (net "Net-(J1-Pad31)"
      (pins J1-31)
    )
    (net "Net-(J1-Pad29)"
      (pins J1-29)
    )
    (net "Net-(J1-Pad27)"
      (pins J1-27)
    )
    (net "Net-(J1-Pad25)"
      (pins J1-25)
    )
    (net "Net-(J1-Pad23)"
      (pins J1-23)
    )
    (net /A10
      (pins J1-22)
    )
    (net /A9
      (pins J1-20)
    )
    (net /A8
      (pins J1-18)
    )
    (net "Net-(J1-Pad10)"
      (pins J1-10)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1)
    )
    (class kicad_default "" //A=001000XX //RD //SDCLOCK //SDCS //SERRD //SERWR
      //START //WR /16MHZCLK /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15 /A2 /A3
      /A4 /A5 /A6 /A7 /A8 /A9 /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /SDCLOCK /SDIN
      /SDOUT GND "Net-(C1-Pad1)" "Net-(C2-Pad1)" "Net-(IC1-Pad1)" "Net-(IC1-Pad10)"
      "Net-(IC1-Pad15)" "Net-(IC1-Pad5)" "Net-(IC1-Pad6)" "Net-(IC1-Pad7)"
      "Net-(IC1-Pad9)" "Net-(IC2-Pad7)" "Net-(IC3-Pad9)" "Net-(IC4-Pad1)"
      "Net-(IC4-Pad10)" "Net-(IC4-Pad3)" "Net-(IC4-Pad4)" "Net-(IC5-Pad1)"
      "Net-(IC5-Pad12)" "Net-(IC5-Pad3)" "Net-(IC7-Pad10)" "Net-(IC7-Pad9)"
      "Net-(IC8-Pad1)" "Net-(IC8-Pad4)" "Net-(IC9-Pad5)" "Net-(IC9-Pad7)"
      "Net-(J1-Pad1)" "Net-(J1-Pad10)" "Net-(J1-Pad2)" "Net-(J1-Pad23)" "Net-(J1-Pad25)"
      "Net-(J1-Pad27)" "Net-(J1-Pad29)" "Net-(J1-Pad3)" "Net-(J1-Pad31)" "Net-(J1-Pad33)"
      "Net-(J1-Pad39)" "Net-(J1-Pad4)" "Net-(J1-Pad41)" "Net-(J1-Pad42)" "Net-(J1-Pad43)"
      "Net-(J1-Pad45)" "Net-(J1-Pad46)" "Net-(J1-Pad47)" "Net-(J1-Pad48)"
      "Net-(J1-Pad49)" "Net-(J1-Pad8)" "Net-(R1-Pad1)" "Net-(R2-Pad1)" "Net-(U$1-Pad11)"
      "Net-(U$1-Pad12)" "Net-(U$1-Pad13)" "Net-(U$1-Pad3)" "Net-(U$1-Pad4)"
      "Net-(U$1-Pad5)" "Net-(U$1-Pad6)" "Net-(X3-Pad8)" "Net-(X3-Pad9)" VCC
      (circuit
        (use_via Via[0-3]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 152.5)
      )
    )
  )
  (wiring
  )
)
