// Seed: 2034681360
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri id_4,
    input tri0 id_5,
    input supply1 id_6
);
  tri0 id_8 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    input supply0 id_8,
    output tri0 id_9,
    input wand id_10
);
  always_latch @(posedge 1);
  wire id_12;
  module_0(
      id_10, id_4, id_8, id_1, id_6, id_5, id_5
  );
endmodule
