{
  "module_name": "fuse.h",
  "hash_id": "c064cf7d3567127480a060546d6a94722ec629d6cb21c63e9ac8e7e023516cd1",
  "original_prompt": "Ingested from linux-6.6.14/include/soc/tegra/fuse.h",
  "human_readable_source": " \n \n\n#ifndef __SOC_TEGRA_FUSE_H__\n#define __SOC_TEGRA_FUSE_H__\n\n#include <linux/types.h>\n\n#define TEGRA20\t\t0x20\n#define TEGRA30\t\t0x30\n#define TEGRA114\t0x35\n#define TEGRA124\t0x40\n#define TEGRA132\t0x13\n#define TEGRA210\t0x21\n#define TEGRA186\t0x18\n#define TEGRA194\t0x19\n#define TEGRA234\t0x23\n#define TEGRA264\t0x26\n\n#define TEGRA_FUSE_SKU_CALIB_0\t0xf0\n#define TEGRA30_FUSE_SATA_CALIB\t0x124\n#define TEGRA_FUSE_USB_CALIB_EXT_0 0x250\n\n#ifndef __ASSEMBLY__\n\nenum tegra_revision {\n\tTEGRA_REVISION_UNKNOWN = 0,\n\tTEGRA_REVISION_A01,\n\tTEGRA_REVISION_A02,\n\tTEGRA_REVISION_A03,\n\tTEGRA_REVISION_A03p,\n\tTEGRA_REVISION_A04,\n\tTEGRA_REVISION_MAX,\n};\n\nenum tegra_platform {\n\tTEGRA_PLATFORM_SILICON = 0,\n\tTEGRA_PLATFORM_QT,\n\tTEGRA_PLATFORM_SYSTEM_FPGA,\n\tTEGRA_PLATFORM_UNIT_FPGA,\n\tTEGRA_PLATFORM_ASIM_QT,\n\tTEGRA_PLATFORM_ASIM_LINSIM,\n\tTEGRA_PLATFORM_DSIM_ASIM_LINSIM,\n\tTEGRA_PLATFORM_VERIFICATION_SIMULATION,\n\tTEGRA_PLATFORM_VDK,\n\tTEGRA_PLATFORM_VSP,\n\tTEGRA_PLATFORM_MAX,\n};\n\nstruct tegra_sku_info {\n\tint sku_id;\n\tint cpu_process_id;\n\tint cpu_speedo_id;\n\tint cpu_speedo_value;\n\tint cpu_iddq_value;\n\tint soc_process_id;\n\tint soc_speedo_id;\n\tint soc_speedo_value;\n\tint gpu_process_id;\n\tint gpu_speedo_id;\n\tint gpu_speedo_value;\n\tenum tegra_revision revision;\n\tenum tegra_platform platform;\n};\n\n#ifdef CONFIG_ARCH_TEGRA\nextern struct tegra_sku_info tegra_sku_info;\nu32 tegra_read_straps(void);\nu32 tegra_read_ram_code(void);\nint tegra_fuse_readl(unsigned long offset, u32 *value);\nu32 tegra_read_chipid(void);\nu8 tegra_get_chip_id(void);\nu8 tegra_get_platform(void);\nbool tegra_is_silicon(void);\nint tegra194_miscreg_mask_serror(void);\n#else\nstatic struct tegra_sku_info tegra_sku_info __maybe_unused;\n\nstatic inline u32 tegra_read_straps(void)\n{\n\treturn 0;\n}\n\nstatic inline u32 tegra_read_ram_code(void)\n{\n\treturn 0;\n}\n\nstatic inline int tegra_fuse_readl(unsigned long offset, u32 *value)\n{\n\treturn -ENODEV;\n}\n\nstatic inline u32 tegra_read_chipid(void)\n{\n\treturn 0;\n}\n\nstatic inline u8 tegra_get_chip_id(void)\n{\n\treturn 0;\n}\n\nstatic inline u8 tegra_get_platform(void)\n{\n\treturn 0;\n}\n\nstatic inline bool tegra_is_silicon(void)\n{\n\treturn false;\n}\n\nstatic inline int tegra194_miscreg_mask_serror(void)\n{\n\treturn false;\n}\n#endif\n\nstruct device *tegra_soc_device_register(void);\n\n#endif  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}