#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a8a567df90 .scope module, "register_tb" "register_tb" 2 3;
 .timescale 0 0;
v0x55a8a569eef0_0 .var "clk", 0 0;
v0x55a8a569efb0_0 .var "d", 31 0;
v0x55a8a569f080_0 .net "q", 31 0, v0x55a8a569ec90_0;  1 drivers
v0x55a8a569f180_0 .var "reset", 0 0;
S_0x55a8a567e110 .scope module, "Obj" "DFF" 2 9, 3 1 0, S_0x55a8a567df90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 32 "q"
v0x55a8a567b0a0_0 .net "clk", 0 0, v0x55a8a569eef0_0;  1 drivers
v0x55a8a567b140_0 .net "d", 31 0, v0x55a8a569efb0_0;  1 drivers
v0x55a8a569ec90_0 .var "q", 31 0;
v0x55a8a569ed80_0 .net "reset", 0 0, v0x55a8a569f180_0;  1 drivers
E_0x55a8a5673840 .event posedge, v0x55a8a567b0a0_0;
    .scope S_0x55a8a567e110;
T_0 ;
    %wait E_0x55a8a5673840;
    %load/vec4 v0x55a8a569ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a8a569ec90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55a8a567b140_0;
    %assign/vec4 v0x55a8a569ec90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a8a567df90;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "register.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a8a567df90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8a569eef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a8a569f180_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2719207983, 0, 32;
    %store/vec4 v0x55a8a569efb0_0, 0, 32;
    %delay 2, 0;
    %vpi_call 2 19 "$display", "At time %t negedge is present and value of register is %d\012", $time, v0x55a8a569f080_0 {0 0 0};
    %pushi/vec4 858054561, 0, 32;
    %store/vec4 v0x55a8a569efb0_0, 0, 32;
    %vpi_call 2 21 "$display", "At time %t negative cycle is present and value of register is still %d\012", $time, v0x55a8a569f080_0 {0 0 0};
    %delay 3, 0;
    %vpi_call 2 22 "$display", "At time %t posedge has passed and value of register has been updated to %d\012", $time, v0x55a8a569f080_0 {0 0 0};
    %pushi/vec4 305478332, 0, 32;
    %store/vec4 v0x55a8a569efb0_0, 0, 32;
    %vpi_call 2 24 "$display", "At time %t positive cycle is present and value of register is still %d\012", $time, v0x55a8a569f080_0 {0 0 0};
    %delay 4, 0;
    %vpi_call 2 25 "$display", "At time %t posedge has passed and value of register has again been updated to %d\012", $time, v0x55a8a569f080_0 {0 0 0};
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55a8a567df90;
T_2 ;
    %delay 2, 0;
    %load/vec4 v0x55a8a569eef0_0;
    %nor/r;
    %store/vec4 v0x55a8a569eef0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_tb.v";
    "./register.v";
