
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.453730                       # Number of seconds simulated
sim_ticks                                1453729599000                       # Number of ticks simulated
final_tick                               1453729599000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 108974                       # Simulator instruction rate (inst/s)
host_op_rate                                   219477                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31085821                       # Simulator tick rate (ticks/s)
host_mem_usage                                3290180                       # Number of bytes of host memory used
host_seconds                                 46765.04                       # Real time elapsed on the host
sim_insts                                  5096183931                       # Number of instructions simulated
sim_ops                                   10263847376                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            88128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           157760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              245888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        88128                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          88128                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks         1216                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1216                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              1377                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2465                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3842                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks             19                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  19                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst               60622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data              108521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 169143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst          60622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             60622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks              836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                   836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks              836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst              60622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data             108521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                169979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3842                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          19                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3842                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        19                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  245632                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      256                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   245888                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  1216                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                229                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                211                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                180                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                270                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                286                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                325                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                237                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                198                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               265                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               285                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               261                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               239                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               235                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   1453729492500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3842                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    19                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2667                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1064                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       95                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          680                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     358.494118                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    206.953490                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    360.778462                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           234     34.41%     34.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          138     20.29%     54.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           79     11.62%     66.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           40      5.88%     72.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           30      4.41%     76.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           14      2.06%     78.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           19      2.79%     81.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      1.47%     82.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          116     17.06%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           680                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      56817750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                128780250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19190000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14804.00                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33554.00                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.21                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       17.83                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3149                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.05                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   376516315.07                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.64                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2449020                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1282710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 13423200                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              26219430                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1407840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         94786440                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         22936320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      348820067280                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            349012074960                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.080463                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          1453668370500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2153500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       12522000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  1453400840250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     59734500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       46510250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    207838500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2470440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1297890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 13980120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              28342110                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1990080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        103067400                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         19266240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy      348815417100                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            349015334100                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.082705                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          1453661645500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3923000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       12510000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  1453386066750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     50170750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       50900500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    226028000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups              1440252519                       # Number of BP lookups
system.cpu.branchPred.condPredicted        1440252519                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          50892474                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups           1277427121                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                69332403                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect            7984252                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups      1277427121                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          509286045                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses        768141076                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted     38474852                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                  1320841409                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   808180495                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       3403389                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       2145103                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   813953578                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           200                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1453729599000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2907459199                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          854479988                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     6316439875                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                  1440252519                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          578618448                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    2001959816                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles               101800860                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        158                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2819                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           643                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles         4691                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 813953483                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               8006444                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         2907348552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.457261                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.544916                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                938911346     32.29%     32.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 79624807      2.74%     35.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 46581734      1.60%     36.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                159025713      5.47%     42.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                109484589      3.77%     45.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                112679837      3.88%     49.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                116998213      4.02%     53.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                146718405      5.05%     58.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8               1197323908     41.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           2907348552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.495365                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.172495                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                785414839                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             186578364                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                1837080940                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              47373979                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               50900430                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts            12610531564                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               50900430                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                826728322                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               175492904                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       11179883                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                1840283664                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2763349                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts            12306958591                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1444                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 360433                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    524                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  43061                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands         13953200965                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           29872930966                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups      17003745997                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          13504742                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps           11902923773                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps               2050277192                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            2501379                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        2501341                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  31083090                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads           1431320997                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           871889880                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           8172132                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         14635960                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                11840090246                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded            16644456                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued               11321267208                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          20875748                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined      1592887325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined   2059216386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved       16644310                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    2907348552                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.894018                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.468485                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           458127013     15.76%     15.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           180608932      6.21%     21.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           240647378      8.28%     30.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           356177111     12.25%     42.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           314503630     10.82%     53.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           411196291     14.14%     67.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6           484270811     16.66%     84.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7           323327742     11.12%     95.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8           138489644      4.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2907348552                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               271847935     96.37%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    52      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3096371      1.10%     97.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               7156541      2.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                90      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               82      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          36825257      0.33%      0.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            9102634499     80.40%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             14526974      0.13%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1407      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5293      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 160      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           1335535989     11.80%     92.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           816733711      7.21%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5002978      0.04%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       10000940      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total            11321267208                       # Type of FU issued
system.cpu.iq.rate                           3.893870                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   282101071                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.024918                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads        25822840005                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes       13429378334                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses  11123274180                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30019782                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           20252481                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     15008605                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses            11551533137                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15009885                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         57943516                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    206273652                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3539                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         8797                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores    138371393                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          8743                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               50900430                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               176466732                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6739                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts         11856734702                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           3733262                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts            1431320997                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            871889880                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            7306663                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1160                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5107                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           8797                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       11418420                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     48894692                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             60313112                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts           11203977319                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts            1320841309                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         117289889                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                   2129021800                       # number of memory reference insts executed
system.cpu.iew.exec_branches               1194625342                       # Number of branches executed
system.cpu.iew.exec_stores                  808180491                       # Number of stores executed
system.cpu.iew.exec_rate                     3.853529                       # Inst execution rate
system.cpu.iew.wb_sent                    11167901215                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                   11138282785                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                8247059956                       # num instructions producing a value
system.cpu.iew.wb_consumers               12766834833                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.830933                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.645975                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts      1592887406                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             146                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          50892530                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   2680069969                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.829694                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.129164                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    552948294     20.63%     20.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    317925082     11.86%     32.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    183178993      6.83%     39.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    481800010     17.98%     57.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    136579484      5.10%     62.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     82885351      3.09%     65.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     45178173      1.69%     67.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7    134246107      5.01%     72.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    745328475     27.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   2680069969                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           5096183931                       # Number of instructions committed
system.cpu.commit.committedOps            10263847376                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                     1958565832                       # Number of memory references committed
system.cpu.commit.loads                    1225047345                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                 1134039583                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   15005913                       # Number of committed floating point instructions.
system.cpu.commit.int_insts               10232342634                       # Number of committed integer instructions.
system.cpu.commit.function_calls             46001263                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass     29001642      0.28%      0.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       8261774837     80.49%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        14500093      0.14%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1333      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3479      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            160      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead      1220045969     11.89%     92.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      723517795      7.05%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      5001376      0.05%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite     10000692      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total       10263847376                       # Class of committed instruction
system.cpu.commit.bw_lim_events             745328475                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                  13791476276                       # The number of ROB reads
system.cpu.rob.rob_writes                 23941462215                       # The number of ROB writes
system.cpu.timesIdled                            1481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          110647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  5096183931                       # Number of Instructions Simulated
system.cpu.committedOps                   10263847376                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.570517                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.570517                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.752796                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.752796                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads              15229596553                       # number of integer regfile reads
system.cpu.int_regfile_writes              9126187966                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  10012750                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5006974                       # number of floating regfile writes
system.cpu.cc_regfile_reads                6372403386                       # number of cc regfile reads
system.cpu.cc_regfile_writes               3667798746                       # number of cc regfile writes
system.cpu.misc_regfile_reads              5304417328                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     90                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1844                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.962363                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1992990985                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2868                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          694906.201185                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.962363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999963                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          992                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3986012126                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3986012126                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data   1259473025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1259473025                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    733517960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      733517960                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data    1992990985                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1992990985                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data   1992990985                       # number of overall hits
system.cpu.dcache.overall_hits::total      1992990985                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        13117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13117                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          527                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          527                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        13644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13644                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13644                       # number of overall misses
system.cpu.dcache.overall_misses::total         13644                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    694477000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    694477000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     37778949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37778949                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    732255949                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    732255949                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    732255949                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    732255949                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data   1259486142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1259486142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    733518487                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    733518487                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data   1993004629                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1993004629                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data   1993004629                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1993004629                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52944.804452                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52944.804452                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71686.810247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71686.810247                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53668.715113                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53668.715113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53668.715113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53668.715113                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       108279                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          262                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1422                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.145570                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    43.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          581                       # number of writebacks
system.cpu.dcache.writebacks::total               581                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        10771                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10771                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        10776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        10776                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10776                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2346                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          522                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          522                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2868                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    162446000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    162446000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     36916449                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36916449                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    199362449                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    199362449                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    199362449                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    199362449                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69243.819267                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69243.819267                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70721.166667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70721.166667                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69512.708856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69512.708856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69512.708856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69512.708856                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2617                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.997932                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           813950039                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          283310.142360                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.997932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1627909767                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1627909767                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    813950039                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       813950039                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     813950039                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        813950039                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    813950039                       # number of overall hits
system.cpu.icache.overall_hits::total       813950039                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3408                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3408                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3408                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3408                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3408                       # number of overall misses
system.cpu.icache.overall_misses::total          3408                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    160850938                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    160850938                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    160850938                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    160850938                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    160850938                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    160850938                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    813953447                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    813953447                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    813953447                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    813953447                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    813953447                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    813953447                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47198.045188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47198.045188                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 47198.045188                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47198.045188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 47198.045188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47198.045188                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        58320                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               872                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.880734                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          534                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          534                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          534                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          534                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          534                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          534                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2874                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2874                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2874                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2874                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2874                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2874                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    133688950                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133688950                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    133688950                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133688950                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    133688950                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133688950                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 46516.684064                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46516.684064                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 46516.684064                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46516.684064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 46516.684064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46516.684064                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          10203                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         4463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops               22                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops           22                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                5219                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           600                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4099                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                522                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               522                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           5220                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8363                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7580                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   15943                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       183808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       220736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   404544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               239                       # Total snoops (count)
system.l2bus.snoopTraffic                        1280                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               5980                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.005686                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.075195                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     5946     99.43%     99.43% # Request fanout histogram
system.l2bus.snoop_fanout::1                       34      0.57%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 5980                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              5682500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4310498                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             4302000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  238                       # number of replacements
system.l2cache.tags.tagsinuse             3550.414051                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   6341                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3842                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.650442                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst  1192.843487                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  2357.570564                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.291222                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.575579                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.866800                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3604                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3527                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.879883                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                85386                       # Number of tag accesses
system.l2cache.tags.data_accesses               85386                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          581                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          581                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            47                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               47                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst         1495                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          356                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1851                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst             1495                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              403                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1898                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst            1495                       # number of overall hits
system.l2cache.overall_hits::cpu.data             403                       # number of overall hits
system.l2cache.overall_hits::total               1898                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          475                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            475                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1378                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1990                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3368                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1378                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2465                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3843                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1378                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2465                       # number of overall misses
system.l2cache.overall_misses::total             3843                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     35609500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     35609500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    113640000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    155141000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    268781000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    113640000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    190750500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    304390500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    113640000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    190750500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    304390500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          581                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          581                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          522                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          522                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         2873                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2346                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         5219                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         2873                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2868                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            5741                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         2873                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2868                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           5741                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.909962                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.909962                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.479638                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.848252                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.645334                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.479638                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.859484                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.669396                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.479638                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.859484                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.669396                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 74967.368421                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 74967.368421                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 82467.343977                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77960.301508                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 79804.334917                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 82467.343977                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 77383.569980                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 79206.479313                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 82467.343977                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 77383.569980                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 79206.479313                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks              19                       # number of writebacks
system.l2cache.writebacks::total                   19                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          475                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          475                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1378                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1990                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3368                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1378                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2465                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3843                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1378                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2465                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3843                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     30859500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     30859500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     99870000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    135241000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    235111000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     99870000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    166100500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    265970500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     99870000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    166100500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    265970500                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.909962                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.909962                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.479638                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.848252                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.645334                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.479638                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.859484                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.669396                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.479638                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.859484                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.669396                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64967.368421                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 64967.368421                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 72474.600871                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67960.301508                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69807.304038                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72474.600871                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 67383.569980                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 69209.081447                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72474.600871                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 67383.569980                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 69209.081447                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          4067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1453729599000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3367                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           19                       # Transaction distribution
system.membus.trans_dist::CleanEvict              206                       # Transaction distribution
system.membus.trans_dist::ReadExReq               475                       # Transaction distribution
system.membus.trans_dist::ReadExResp              475                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3367                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       247104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       247104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  247104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3842                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3842    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3842                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2071500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10444250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
