/**
* INTEL CONFIDENTIAL
*
* Copyright (C) 2017 - 2019 Intel Corporation.
* All Rights Reserved.
*
* The source code contained or described herein and all documents
* related to the source code ("Material") are owned by Intel Corporation
* or licensors. Title to the Material remains with Intel
* Corporation or its licensors. The Material contains trade
* secrets and proprietary and confidential information of Intel or its
* licensors. The Material is protected by worldwide copyright
* and trade secret laws and treaty provisions. No part of the Material may
* be used, copied, reproduced, modified, published, uploaded, posted,
* transmitted, distributed, or disclosed in any way without Intel's prior
* express written permission.
*
* No License under any patent, copyright, trade secret or other intellectual
* property right is granted to or conferred upon you by disclosure or
* delivery of the Materials, either expressly, by implication, inducement,
* estoppel or otherwise. Any license under such intellectual property rights
* must be express and approved by Intel in writing.
*/

#ifndef __IPU_DEVICE_DEC400_PROPERTIES_STRUCT_H
#define __IPU_DEVICE_DEC400_PROPERTIES_STRUCT_H

#include <type_support.h>

struct ipu_device_dec400_properties_s {
	uint32_t regs_base_address;
	uint16_t reg_config_offset;
	uint16_t reg_exConfig_offset;
	uint16_t reg_buffer_base_offset;
	uint16_t reg_buffer_cache_offset;
	uint16_t reg_buffer_end_offset;
	uint16_t reg_stride_offset;
	uint32_t reg_commit_offset;
	uint32_t gp_regs_base_address;
	uint16_t gp_reg_axi_id_offset;
	uint16_t gp_reg_path_en_offset;
	uint32_t irq_regs_base_address;
};

#define IPU_DEVICE_DEC400_INFO_REGS_OFFSET 9
#define IPU_DEVICE_DEC400_CONTROL_REGS_OFFSET 0x200
#define IPU_DEVICE_DEC400_CLEAR_REGS_OFFSET   0x2E0
#define IPU_DEVICE_DEC400_INTR_ACK_EX_OFFSET  0x4E2
#define IPU_DEVICE_DEC400_DEBUG_STREAM_OFFSET 0x4EA
#define IPU_DEVICE_DEC400_REG_OFFSET_TO_BYTES_SHIFT 2
/* bit 30 is reserved for shadow overflow intr and bit 31 for AXI bus error intr */
#define IPU_DEVICE_DEC400_INTR_EN_MAX_CHANNEL 29

/* enumerate for all registers for slave port sl_cfg for devices of type dec400_c1e */
typedef enum {
	DEC400_REG_GCCHIP_REV						= IPU_DEVICE_DEC400_INFO_REGS_OFFSET,
	DEC400_REG_GCCHIP_DATE,
	DEC400_REG_GCREG_HICHIP_PATCH_REV,
	DEC400_REG_GC_CHIP_INFO,
	DEC400_REG_GC_PRODUCT_ID,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG0			= IPU_DEVICE_DEC400_CONTROL_REGS_OFFSET,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG1,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG2,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG3,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG4,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG5,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG6,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG7,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG8,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG9,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG10,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG11,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG12,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG13,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG14,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG15,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG16,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG17,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG18,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG19,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG20,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG21,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG22,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG23,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG24,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG25,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG26,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG27,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG28,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG29,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG30,
	DEC400_REG_GCREG_AHBDECREAD_CONFIG31,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG0,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG1,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG2,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG3,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG4,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG5,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG6,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG7,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG8,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG9,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG10,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG11,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG12,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG13,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG14,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG15,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG16,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG17,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG18,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG19,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG20,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG21,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG22,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG23,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG24,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG25,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG26,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG27,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG28,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG29,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG30,
	DEC400_REG_GCREG_AHBDECWRITE_CONFIG31,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE0,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE1,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE2,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE3,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE4,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE5,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE6,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE7,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE8,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE9,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE10,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE11,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE12,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE13,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE14,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE15,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE16,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE17,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE18,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE19,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE20,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE21,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE22,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE23,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE24,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE25,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE26,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE27,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE28,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE29,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE30,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_BASE31,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE0,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE1,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE2,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE3,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE4,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE5,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE6,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE7,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE8,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE9,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE10,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE11,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE12,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE13,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE14,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE15,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE16,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE17,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE18,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE19,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE20,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE21,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE22,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE23,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE24,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE25,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE26,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE27,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE28,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE29,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE30,
	DEC400_REG_GCREG_AHBDECREAD_CACHE_BASE31,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE0,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE1,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE2,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE3,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE4,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE5,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE6,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE7,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE8,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE9,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE10,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE11,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE12,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE13,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE14,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE15,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE16,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE17,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE18,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE19,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE20,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE21,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE22,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE23,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE24,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE25,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE26,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE27,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE28,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE29,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE30,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_BASE31,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE0,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE1,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE2,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE3,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE4,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE5,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE6,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE7,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE8,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE9,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE10,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE11,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE12,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE13,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE14,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE15,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE16,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE17,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE18,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE19,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE20,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE21,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE22,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE23,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE24,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE25,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE26,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE27,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE28,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE29,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE30,
	DEC400_REG_GCREG_AHBDECWRITE_CACHE_BASE31,
	DEC400_REG_GCREG_AHBDECCONTROL,
	DEC400_REG_GCREG_AHBDECINTR_ACKNOWLEDGE,
	DEC400_REG_GCREG_AHBDECINTR_ENBL,
	DEC400_REG_GCREG_AHBDECTILE_STATUS_DEBUG,
	DEC400_REG_GCREG_AHBDECENCODER_DEBUG,
	DEC400_REG_GCREG_AHBDECDECODER_DEBUG,
	DEC400_REG_GCREG_AHBDECTOTAL_READS_IN,
	DEC400_REG_GCREG_AHBDECTOTAL_WRITES_IN,
	DEC400_REG_GCREG_AHBDECTOTAL_READ_BURSTS_IN,
	DEC400_REG_GCREG_AHBDECTOTAL_WRITE_BURSTS_IN,
	DEC400_REG_GCREG_AHBDECTOTAL_READS_REQ_IN,
	DEC400_REG_GCREG_AHBDECTOTAL_WRITES_REQ_IN,
	DEC400_REG_GCREG_AHBDECTOTAL_READ_LASTS_IN,
	DEC400_REG_GCREG_AHBDECTOTAL_WRITE_LASTS_IN,
	DEC400_REG_GCREG_AHBDECTOTAL_READS_OUT,
	DEC400_REG_GCREG_AHBDECTOTAL_WRITES_OUT,
	DEC400_REG_GCREG_AHBDECTOTAL_READ_BURSTS_OUT,
	DEC400_REG_GCREG_AHBDECTOTAL_WRITE_BURSTS_OUT,
	DEC400_REG_GCREG_AHBDECTOTAL_READS_REQ_OUT,
	DEC400_REG_GCREG_AHBDECTOTAL_WRITES_REQ_OUT,
	DEC400_REG_GCREG_AHBDECTOTAL_READ_LASTS_OUT,
	DEC400_REG_GCREG_AHBDECTOTAL_WRITE_LASTS_OUT,
	DEC400_REG_GCREG_AHBDECDEBUG0,
	DEC400_REG_GCREG_AHBDECDEBUG1,
	DEC400_REG_GCREG_AHBDECDEBUG2,
	DEC400_REG_GCREG_AHBDECDEBUG3,
	DEC400_REG_GCREG_AHBDECCONTROL_EX,
	DEC400_REG_GCREG_AHBDECSTATE_COMMIT,
	DEC400_REG_GCREG_AHBDECCLEAR0 = IPU_DEVICE_DEC400_CLEAR_REGS_OFFSET,
	DEC400_REG_GCREG_AHBDECCLEAR1,
	DEC400_REG_GCREG_AHBDECCLEAR2,
	DEC400_REG_GCREG_AHBDECCLEAR3,
	DEC400_REG_GCREG_AHBDECCLEAR4,
	DEC400_REG_GCREG_AHBDECCLEAR5,
	DEC400_REG_GCREG_AHBDECCLEAR6,
	DEC400_REG_GCREG_AHBDECCLEAR7,
	DEC400_REG_GCREG_AHBDECCLEAR8,
	DEC400_REG_GCREG_AHBDECCLEAR9,
	DEC400_REG_GCREG_AHBDECCLEAR10,
	DEC400_REG_GCREG_AHBDECCLEAR11,
	DEC400_REG_GCREG_AHBDECCLEAR12,
	DEC400_REG_GCREG_AHBDECCLEAR13,
	DEC400_REG_GCREG_AHBDECCLEAR14,
	DEC400_REG_GCREG_AHBDECCLEAR15,
	DEC400_REG_GCREG_AHBDECCLEAR16,
	DEC400_REG_GCREG_AHBDECCLEAR17,
	DEC400_REG_GCREG_AHBDECCLEAR18,
	DEC400_REG_GCREG_AHBDECCLEAR19,
	DEC400_REG_GCREG_AHBDECCLEAR20,
	DEC400_REG_GCREG_AHBDECCLEAR21,
	DEC400_REG_GCREG_AHBDECCLEAR22,
	DEC400_REG_GCREG_AHBDECCLEAR23,
	DEC400_REG_GCREG_AHBDECCLEAR24,
	DEC400_REG_GCREG_AHBDECCLEAR25,
	DEC400_REG_GCREG_AHBDECCLEAR26,
	DEC400_REG_GCREG_AHBDECCLEAR27,
	DEC400_REG_GCREG_AHBDECCLEAR28,
	DEC400_REG_GCREG_AHBDECCLEAR29,
	DEC400_REG_GCREG_AHBDECCLEAR30,
	DEC400_REG_GCREG_AHBDECCLEAR31,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG0,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG1,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG2,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG3,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG4,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG5,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG6,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG7,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG8,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG9,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG10,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG11,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG12,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG13,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG14,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG15,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG16,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG17,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG18,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG19,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG20,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG21,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG22,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG23,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG24,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG25,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG26,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG27,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG28,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG29,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG30,
	DEC400_REG_GCREG_AHBDECREAD_EX_CONFIG31,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE0,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE1,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE2,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE3,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE4,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE5,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE6,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE7,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE8,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE9,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE10,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE11,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE12,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE13,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE14,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE15,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE16,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE17,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE18,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE19,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE20,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE21,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE22,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE23,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE24,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE25,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE26,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE27,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE28,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE29,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE30,
	DEC400_REG_GCREG_AHBDECREAD_STRIDE31,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG0,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG1,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG2,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG3,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG4,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG5,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG6,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG7,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG8,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG9,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG10,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG11,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG12,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG13,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG14,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG15,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG16,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG17,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG18,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG19,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG20,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG21,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG22,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG23,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG24,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG25,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG26,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG27,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG28,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG29,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG30,
	DEC400_REG_GCREG_AHBDECWRITE_EX_CONFIG31,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE0,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE1,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE2,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE3,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE4,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE5,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE6,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE7,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE8,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE9,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE10,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE11,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE12,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE13,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE14,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE15,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE16,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE17,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE18,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE19,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE20,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE21,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE22,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE23,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE24,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE25,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE26,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE27,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE28,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE29,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE30,
	DEC400_REG_GCREG_AHBDECWRITE_STRIDE31,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END0,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END1,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END2,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END3,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END4,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END5,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END6,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END7,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END8,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END9,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END10,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END11,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END12,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END13,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END14,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END15,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END16,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END17,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END18,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END19,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END20,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END21,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END22,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END23,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END24,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END25,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END26,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END27,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END28,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END29,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END30,
	DEC400_REG_GCREG_AHBDECREAD_BUFFER_END31,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END0,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END1,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END2,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END3,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END4,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END5,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END6,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END7,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END8,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END9,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END10,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END11,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END12,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END13,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END14,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END15,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END16,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END17,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END18,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END19,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END20,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END21,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END22,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END23,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END24,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END25,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END26,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END27,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END28,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END29,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END30,
	DEC400_REG_GCREG_AHBDECWRITE_BUFFER_END31,
	DEC400_REG_GCREG_AHBDECINTR_ACKNOWLEDGE_EX = IPU_DEVICE_DEC400_INTR_ACK_EX_OFFSET,
	DEC400_REG_GCREG_AHBDECINTR_ENBL_EX,
	DEC400_REG_GCREG_AHBDECDEBUG4,
	DEC400_REG_GCREG_AHBDECDEBUG5,
	DEC400_REG_GCREG_AHBDECDEBUG6,
	DEC400_REG_GCREG_AHBDECDEBUG7,
	DEC400_REG_GCREG_AHBDECDEBUG_STREAM_TOTAL_WRITE_IN = IPU_DEVICE_DEC400_DEBUG_STREAM_OFFSET,
	DEC400_REG_GCREG_AHBDECDEBUG_STREAM_TOTAL_WRITE_OUT,
	DEC400_REG_GCREG_AHBDECDEBUG_STREAM_COUNTER_SELECT,
	NUM_DEC400_REGISTERS
} ipu_device_dec400_register_offsets_t;

#define IPU_DEVICE_DEC400_NUM_OF_CHANNELS (DEC400_REG_GCREG_AHBDECREAD_CONFIG31 - DEC400_REG_GCREG_AHBDECREAD_CONFIG0)

typedef enum {
	DEC400_GP_C2_REG_CMP_AXI_ID = 0,
	DEC400_GP_C2_REG_DCMP_AXI_ID,
	DEC400_GP_C2_REG_CMP_PATH_EN,
	DEC400_GP_C2_REG_DCMP_PATH_EN,
	DEC400_GP_C2_REG_SRSTREG_CIO2AXI_CMP,
	DEC400_GP_C2_REG_SRSTREG_CIO2AHB_CMP,
	DEC400_GP_C2_REG_SRSTREG_AXI2CIO_CMP,
	DEC400_GP_C2_REG_SRSTREG_CIO2AXI_DCMP,
	DEC400_GP_C2_REG_SRSTREG_CIO2AHB_DCMP,
	DEC400_GP_C2_REG_SRSTREG_AXI2CIO_DCMP,
	NUM_DEC400_GP_C2_REGISTERS
} ipu_device_dec400_gp_c2_register_offsets_t;

typedef enum {
	DEC400_IRQ_REG_EDGE = 0,
	DEC400_IRQ_REG_MASK,
	DEC400_IRQ_REG_STATUS,
	DEC400_IRQ_REG_CLEAR,
	DEC400_IRQ_REG_ENABLE,
	DEC400_IRQ_REG_LEVEL_NOT_PULSE,
	NUM_DEC400_IRQ_REGISTERS
} ipu_device_dec400_irq_register_offsets_t;

typedef enum {
	DEC400_IRQ_BIT_CIO2AXI_COMPRESSOR = 0,
	DEC400_IRQ_BIT_CIO2AHB_COMPRESSOR,
	DEC400_IRQ_BIT_COMPRESSOR,
	DEC400_IRQ_BIT_AXI2CIO_DECOMPRESSOR,
	DEC400_IRQ_BIT_CIO2AHB_DECOMPRESSOR,
	DEC400_IRQ_BIT_DECOMPRESSOR,
	DEC400_IRQ_BITS
} ipu_device_dec400_irq_bit_index_t;

#define DEC400_IRQ_BIT_MASK(bit_index) (1 << bit_index)

typedef enum {
	DEC400_GP_C1_REG_AXI_ID = 0,
	DEC400_GP_C1_REG_PATH_EN,
	DEC400_GP_C1_REG_SRSTREG_CIO2AXI_CMP,
	DEC400_GP_C1_REG_SRSTREG_CIO2AHB_CMP,
	DEC400_GP_C1_REG_SRSTREG_AXI2CIO_CMP,
	NUM_DEC400_GP_C1_REGISTERS
} ipu_device_dec400_gp_c1_register_offsets_t;

#endif /* __IPU_DEVICE_DEC400_PROPERTIES_STRUCT_H */
