// Seed: 1734952676
module module_0 #(
    parameter id_2 = 32'd22
);
  logic [-1 : 1] id_1;
  ;
  wire _id_2;
  ;
  wand [id_2  ==  -1 'h0 : -1 'b0] id_3;
  logic id_4;
  assign id_3 = -1;
  wire id_5;
  ;
  logic id_6 = -1;
  always @(*) $unsigned(96);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd33
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  input wire _id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[1^id_3!==id_3] = "" & -1;
  assign id_1 = id_3;
  module_0 modCall_1 ();
endmodule
