# ICS55 PDK å¿«é€Ÿå¼€å§‹æŒ‡å—

æœ¬æŒ‡å—å¸®åŠ©ä½ å¿«é€Ÿä½¿ç”¨ ICS55 PDK è¿›è¡Œé€»è¾‘ç»¼åˆå’Œåç«¯ä»¿çœŸã€‚

## ğŸ¯ ç›®æ ‡

ä½¿ç”¨ ICS55 PDK å¯¹ SimpleEdgeAiSoC è¿›è¡Œé€»è¾‘ç»¼åˆï¼Œå¹¶éªŒè¯ç»¼åˆåçš„ç½‘è¡¨åŠŸèƒ½æ­£ç¡®æ€§ã€‚

## ğŸ“‹ å‰ææ¡ä»¶

- âœ… å·²å®‰è£… Yosysï¼ˆOSS CAD Suiteï¼‰
- âœ… å·²å®‰è£… Icarus Verilog
- âœ… å·²ç”Ÿæˆ Chisel RTL
- âœ… æœ‰ GitHub è®¿é—®æƒé™ï¼ˆç”¨äºå…‹éš† PDKï¼‰

## ğŸš€ 5 æ­¥å®Œæˆç»¼åˆå’Œä»¿çœŸ

### æ­¥éª¤ 1: å®‰è£… ICS55 PDK

```bash
cd chisel/synthesis/pdk
python get_ics55_pdk.py
```

**é¢„æœŸè¾“å‡º:**
```
Cloning into 'icsprout55-pdk'...
...
```

**éªŒè¯å®‰è£…:**
```bash
# æ£€æŸ¥ Liberty æ–‡ä»¶
ls -la icsprout55-pdk/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/liberty/ics55_LLSC_H7CL_typ_tt_1p2_25_nldm.lib

# æ£€æŸ¥ Verilog æ¨¡å‹
ls -la icsprout55-pdk/IP/STD_cell/ics55_LLSC_H7C_V1p10C100/ics55_LLSC_H7CL/verilog/ics55_LLSC_H7CL.v
```

### æ­¥éª¤ 2: ç”Ÿæˆ RTLï¼ˆå¦‚æœè¿˜æ²¡æœ‰ï¼‰

```bash
cd ../..  # å›åˆ° chisel ç›®å½•
make verilog
```

**é¢„æœŸè¾“å‡º:**
```
[success] Total time: XX s
```

**éªŒè¯ RTL:**
```bash
ls -la generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv
```

### æ­¥éª¤ 3: è¿è¡Œé€»è¾‘ç»¼åˆ

```bash
cd synthesis
./run_ics55_synthesis.sh
```

**é¢„æœŸè¾“å‡º:**
```
==========================================
ICS55 PDK é€»è¾‘ç»¼åˆ
==========================================
PDK: ICS55
Liberty: .../ics55_stdcell_typ.lib
Verilog: .../ics55_stdcell.v
RTL: ../generated/simple_edgeaisoc/SimpleEdgeAiSoC.sv
è¾“å‡º: netlist/SimpleEdgeAiSoC_ics55.v

è¿è¡Œ Yosys ç»¼åˆ...
...
âœ“ ç»¼åˆæˆåŠŸï¼
ç½‘è¡¨æ–‡ä»¶: netlist/SimpleEdgeAiSoC_ics55.v
```

**éªŒè¯ç½‘è¡¨:**
```bash
ls -la netlist/SimpleEdgeAiSoC_ics55.v
ls -la netlist/ics55_LLSC_H7CL.v
```

### æ­¥éª¤ 4: æŸ¥çœ‹ç»¼åˆç»Ÿè®¡

```bash
cat netlist/synthesis_stats_ics55.txt
```

**ç¤ºä¾‹è¾“å‡º:**
```
=== SimpleEdgeAiSoC ===

   Number of wires:               XXXX
   Number of wire bits:           XXXX
   Number of cells:               XXXX
     ICS55_AND2X1                 XXX
     ICS55_NAND2X1                XXX
     ICS55_DFFX1                  XXX
     ...
```

### æ­¥éª¤ 5: è¿è¡Œåç«¯ä»¿çœŸ

```bash
python run_post_syn_sim.py --simulator iverilog --netlist ics55
```

**é¢„æœŸè¾“å‡º:**
```
============================================================
é€»è¾‘ç»¼åˆåç½‘è¡¨ä»¿çœŸ
============================================================
è®¾è®¡: SimpleEdgeAiSoC
æ—¶é—´: 2024-XX-XX XX:XX:XX
============================================================

ä½¿ç”¨ Icarus Verilog è¿›è¡Œä»¿çœŸ...
------------------------------------------------------------
ä½¿ç”¨ ICS55 PDK ç½‘è¡¨
âœ“ æ‰¾åˆ° Icarus Verilog: /opt/tools/oss-cad/oss-cad-suite/bin/iverilog
1. ç¼–è¯‘...
  åŒ…å«æ ‡å‡†å•å…ƒåº“: .../ics55_stdcell.v
âœ“ ç¼–è¯‘æˆåŠŸ
2. è¿è¡Œä»¿çœŸ...
[ä»¿çœŸè¾“å‡º]
âœ“ ä»¿çœŸæˆåŠŸ
```

## âœ… éªŒè¯ç»“æœ

### æ£€æŸ¥ç»¼åˆç»“æœ

```bash
# æŸ¥çœ‹ç½‘è¡¨æ–‡ä»¶å¤§å°
wc -l netlist/SimpleEdgeAiSoC_ics55.v

# æŸ¥çœ‹ä½¿ç”¨çš„æ ‡å‡†å•å…ƒç±»å‹
grep "ICS55_" netlist/SimpleEdgeAiSoC_ics55.v | cut -d' ' -f1 | sort | uniq -c

# æŸ¥çœ‹ç»¼åˆæ—¥å¿—
less netlist/synthesis_ics55.log
```

### æ£€æŸ¥ä»¿çœŸç»“æœ

ä»¿çœŸè¾“å‡ºåº”è¯¥æ˜¾ç¤ºï¼š
- âœ“ æµ‹è¯•é€šè¿‡
- âœ“ æ— é”™è¯¯ä¿¡æ¯
- âœ“ åŠŸèƒ½éªŒè¯æˆåŠŸ

## ğŸ”§ ä½¿ç”¨ Makefileï¼ˆå¯é€‰ï¼‰

å¦‚æœä½ å–œæ¬¢ä½¿ç”¨ Makefileï¼š

```bash
# ç»¼åˆ
make synth_ics55

# ä»¿çœŸ
make sim_ics55

# æŸ¥çœ‹ä¿¡æ¯
make info
```

## ğŸ“Š å¯¹æ¯”ä¸åŒ PDK

ä½ å¯ä»¥å¯¹æ¯”ä¸åŒ PDK çš„ç»¼åˆç»“æœï¼š

```bash
# IHP SG13G2 (130nm)
./run_ihp_synthesis.sh
cat netlist/synthesis_stats_ihp.txt

# ICS55 (55nm)
./run_ics55_synthesis.sh
cat netlist/synthesis_stats_ics55.txt

# é€šç”¨ç»¼åˆ
./run_generic_synthesis.sh
cat netlist/synthesis_stats.txt
```

## ğŸ› å¸¸è§é—®é¢˜

### é—®é¢˜ 1: PDK å…‹éš†å¤±è´¥

**é”™è¯¯:**
```
Permission denied (publickey)
```

**è§£å†³:**
1. æ£€æŸ¥ SSH å¯†é’¥é…ç½®
2. æˆ–ä½¿ç”¨ HTTPS å…‹éš†ï¼š
   ```bash
   git clone --recursive https://github.com/IDE-Platform/icsprout55-pdk.git
   ```

### é—®é¢˜ 2: RTL æ–‡ä»¶æœªæ‰¾åˆ°

**é”™è¯¯:**
```
é”™è¯¯: æœªæ‰¾åˆ° RTL æ–‡ä»¶
```

**è§£å†³:**
```bash
cd chisel
make verilog
```

### é—®é¢˜ 3: Yosys æœªæ‰¾åˆ°

**é”™è¯¯:**
```
/opt/tools/oss-cad/oss-cad-suite/bin/yosys: No such file or directory
```

**è§£å†³:**
1. å®‰è£… OSS CAD Suite
2. æˆ–ä¿®æ”¹ `run_ics55_synthesis.sh` ä¸­çš„ `YOSYS_BIN` è·¯å¾„

### é—®é¢˜ 4: ç»¼åˆå¤±è´¥

**è§£å†³æ­¥éª¤:**
1. æŸ¥çœ‹æ—¥å¿—ï¼š
   ```bash
   cat netlist/synthesis_ics55.log
   ```
2. æ£€æŸ¥ PDK æ–‡ä»¶å®Œæ•´æ€§ï¼š
   ```bash
   ls -la pdk/icsprout55-pdk/lib/
   ls -la pdk/icsprout55-pdk/verilog/
   ```
3. å°è¯•é€šç”¨ç»¼åˆéªŒè¯ RTLï¼š
   ```bash
   ./run_generic_synthesis.sh
   ```

### é—®é¢˜ 5: ä»¿çœŸå¤±è´¥

**è§£å†³æ­¥éª¤:**
1. ç¡®è®¤ç½‘è¡¨å­˜åœ¨ï¼š
   ```bash
   ls -la netlist/SimpleEdgeAiSoC_ics55.v
   ```
2. ç¡®è®¤æ ‡å‡†å•å…ƒåº“å­˜åœ¨ï¼š
   ```bash
   ls -la netlist/ics55_LLSC_H7CL.v
   ```
3. æ£€æŸ¥ Icarus Verilogï¼š
   ```bash
   iverilog -v
   ```

## ğŸ“ˆ ä¸‹ä¸€æ­¥

å®ŒæˆåŸºæœ¬æµç¨‹åï¼Œä½ å¯ä»¥ï¼š

1. **æŸ¥çœ‹è¯¦ç»†æ–‡æ¡£**: [ICS55_PDK_GUIDE.md](ICS55_PDK_GUIDE.md)
2. **å¯¹æ¯” IHP PDK**: [IHP_PDK_GUIDE.md](IHP_PDK_GUIDE.md)
3. **è‡ªå®šä¹‰ç»¼åˆå‚æ•°**: ç¼–è¾‘ `run_ics55_synthesis.sh`
4. **æ·»åŠ æµ‹è¯•ç”¨ä¾‹**: ä¿®æ”¹ `testbench/post_syn_tb.sv`
5. **æŸ¥çœ‹æ³¢å½¢**: ä½¿ç”¨ GTKWave æˆ– Verdi

## ğŸ“ å­¦ä¹ èµ„æº

### ICS55 PDK
- GitHub: https://github.com/IDE-Platform/icsprout55-pdk
- æ–‡æ¡£: æŸ¥çœ‹ PDK ä»“åº“ä¸­çš„æ–‡æ¡£

### Yosys
- å®˜ç½‘: https://yosyshq.net/yosys/
- æ•™ç¨‹: https://yosyshq.readthedocs.io/

### Icarus Verilog
- å®˜ç½‘: http://iverilog.icarus.com/
- Wiki: http://iverilog.wikia.com/

## ğŸ’¡ æç¤º

1. **é¦–æ¬¡ä½¿ç”¨**: å»ºè®®å…ˆä½¿ç”¨é€šç”¨ç»¼åˆéªŒè¯ RTL æ­£ç¡®æ€§
2. **PDK é€‰æ‹©**: ICS55 (55nm) æ¯” IHP (130nm) æ›´å…ˆè¿›ï¼Œä½†å¯èƒ½éœ€è¦æ›´å¤šè°ƒè¯•
3. **ä»¿çœŸæ—¶é—´**: åç«¯ä»¿çœŸæ¯” RTL ä»¿çœŸæ…¢ï¼Œè¿™æ˜¯æ­£å¸¸çš„
4. **æ—¥å¿—æ–‡ä»¶**: ä¿å­˜ç»¼åˆå’Œä»¿çœŸæ—¥å¿—ä»¥ä¾¿è°ƒè¯•

## ğŸ“ è·å–å¸®åŠ©

```bash
# æŸ¥çœ‹è„šæœ¬å¸®åŠ©
python run_post_syn_sim.py --help

# æŸ¥çœ‹ Makefile å¸®åŠ©
make help

# æŸ¥çœ‹ç³»ç»Ÿä¿¡æ¯
make info
```

---

**å¿«é€Ÿå‘½ä»¤æ€»ç»“:**

```bash
# å®Œæ•´æµç¨‹ï¼ˆä¸€æ¬¡æ€§æ‰§è¡Œï¼‰
cd chisel/synthesis/pdk && python get_ics55_pdk.py && cd .. && \
./run_ics55_synthesis.sh && \
python run_post_syn_sim.py --simulator iverilog --netlist ics55

# æˆ–ä½¿ç”¨ Makefile
make synth_ics55 && make sim_ics55
```

ç¥ä½ ç»¼åˆé¡ºåˆ©ï¼ğŸ‰
