{"google":"UA-17760683-2","note":"Don't delete this file! It's used internally to help with page regeneration.","name":"USB for DE2-FPGA in VHDL","tagline":"Hardware interface for ISP1362 USB controller on Altera DE2 FPGA Development Board ","body":"### \r\n\r\nA standalone (NIOS II free) interface in VHDL to the ISP1362 USB device for Altera DE2 Development board. \r\n\r\n###\r\n\r\nThe interface is designed to enable simple, fast, and reliable communication with DE2 board and replace UART interfaces and NIOS II based designs typically used for this task.\r\n\r\n###\r\n\r\nFeatures:\r\n* Fmax: 420MHz -  limit due to max I/O toggle rate.\r\n* Area: 352 LEs.\r\n* 2 Bulk endpoints (IN/OUT)\r\n* Test host software application for Windows using [libusb-win32](http://sourceforge.net/apps/trac/libusb-win32/wiki)\r\n\r\n###\r\n\r\nLimitations:\r\n* Transfer rate: 180 KB/s with 2 Bytes/USB Transaction.  ISP1362 supports up to 1MB/s with 64 Bytes/USB Transaction.\r\n* Hardware flow control:  ISP1362 can detect overflow of internal buffers. Currently overflows must be avoided by the host software application."}