<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Low Power Control Register - lowpwreq</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Low Power Control Register - lowpwreq</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_d_r___c_t_l.html">Register Group : SDRAM Controller Module - ALT_SDR_CTL</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register instructs the controller to put the DRAM into a power down state. Note that some commands are only valid for certain memory types.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ">Deep Power Down Request</a> </td></tr>
<tr>
<td align="left">[2:1] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK">Deep Power Down Chip Select Mask</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ">Self-refresh Request</a> </td></tr>
<tr>
<td align="left">[5:4] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK">Self-refresh Chip Select Mask</a> </td></tr>
<tr>
<td align="left">[31:6] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Deep Power Down Request - deeppwrdnreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9591abe9dcffe95829ee996e439f497b"></a><a class="anchor" id="ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ"></a></p>
<p>Write a one to this bit to request a deep power down. This bit should only be written with LPDDR2 DRAMs, DDR3 DRAMs do not support deep power down.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabd992e7aaf329e06c09ce270314c0280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gabd992e7aaf329e06c09ce270314c0280">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gabd992e7aaf329e06c09ce270314c0280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ffe771bc5f18ccfced5980df739053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga16ffe771bc5f18ccfced5980df739053">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga16ffe771bc5f18ccfced5980df739053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c8d7009b408c4a05c4323f96e50eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gad4c8d7009b408c4a05c4323f96e50eb7">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad4c8d7009b408c4a05c4323f96e50eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24aed5200fbe4ed4742c27cbbe7c8686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga24aed5200fbe4ed4742c27cbbe7c8686">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga24aed5200fbe4ed4742c27cbbe7c8686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb38179f8f4523803502d7289d57eb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gadb38179f8f4523803502d7289d57eb03">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gadb38179f8f4523803502d7289d57eb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6a3fc1ed7a0e1bdd5a14a371015db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga5d6a3fc1ed7a0e1bdd5a14a371015db9">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5d6a3fc1ed7a0e1bdd5a14a371015db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553b87849e4063277ecab677464ac34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga553b87849e4063277ecab677464ac34b">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga553b87849e4063277ecab677464ac34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga581b95da201857427c472365055d6156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga581b95da201857427c472365055d6156">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga581b95da201857427c472365055d6156"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Deep Power Down Chip Select Mask - deeppwrdnmask </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa635ef71ef23d1400b422ba741d6b0b9"></a><a class="anchor" id="ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK"></a></p>
<p>Write ones to this register to select which DRAM chip selects will be powered down. Typical usage is to set both of these bits when deeppwrdnreq is set but the controller does support putting a single chip into deep power down and keeping the other chip running.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac6fd10ea7b1ecbe62e2419076a2aa5a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gac6fd10ea7b1ecbe62e2419076a2aa5a9">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac6fd10ea7b1ecbe62e2419076a2aa5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c6dc116f0c57b68446f5e894846ac1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga73c6dc116f0c57b68446f5e894846ac1">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga73c6dc116f0c57b68446f5e894846ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461d153901ce326c780ac17bc5169d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga461d153901ce326c780ac17bc5169d12">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga461d153901ce326c780ac17bc5169d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga594d4b2aa9dccbe776d698160fc2b472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga594d4b2aa9dccbe776d698160fc2b472">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_SET_MSK</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr class="separator:ga594d4b2aa9dccbe776d698160fc2b472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc5cf77ab9a54c50365d8e4ba8672ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gabc5cf77ab9a54c50365d8e4ba8672ef6">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_CLR_MSK</a>&#160;&#160;&#160;0xfffffff9</td></tr>
<tr class="separator:gabc5cf77ab9a54c50365d8e4ba8672ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13de14c7eb3fe8cd44a957e98d6d2e9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga13de14c7eb3fe8cd44a957e98d6d2e9f">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga13de14c7eb3fe8cd44a957e98d6d2e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a42461ea986c8e60f9d9a9f46ed3dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga7a42461ea986c8e60f9d9a9f46ed3dfe">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000006) &gt;&gt; 1)</td></tr>
<tr class="separator:ga7a42461ea986c8e60f9d9a9f46ed3dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f87b34adec5c059ac6a1292e1298e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga7f87b34adec5c059ac6a1292e1298e43">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000006)</td></tr>
<tr class="separator:ga7f87b34adec5c059ac6a1292e1298e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Self-refresh Request - selfrshreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp12adc1f3a2cc527265ec08e2469dda3e"></a><a class="anchor" id="ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ"></a></p>
<p>Write a one to this bit to request the RAM be put into a self refresh state. This bit is treated as a static value so the RAM will remain in self-refresh as long as this register bit is set to a one. This power down mode can be selected for all DRAMs supported by the controller.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1e9b9f9ebded06d1894d87e08daeabbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga1e9b9f9ebded06d1894d87e08daeabbf">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga1e9b9f9ebded06d1894d87e08daeabbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ba63596b72bdd8875898efeee6ddcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga72ba63596b72bdd8875898efeee6ddcd">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga72ba63596b72bdd8875898efeee6ddcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec11c57da135b86923caf522ecb8aca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gaec11c57da135b86923caf522ecb8aca6">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaec11c57da135b86923caf522ecb8aca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7c575f963fa992ec7a5285141c1904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga7c7c575f963fa992ec7a5285141c1904">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga7c7c575f963fa992ec7a5285141c1904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc592ed718d77a27434d724b0014f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gaefc592ed718d77a27434d724b0014f18">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gaefc592ed718d77a27434d724b0014f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c527331ae6e87cb33607cfc16d5a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gaf2c527331ae6e87cb33607cfc16d5a32">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf2c527331ae6e87cb33607cfc16d5a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b6483df32a08a0a3f913960ac2263a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gaf1b6483df32a08a0a3f913960ac2263a">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gaf1b6483df32a08a0a3f913960ac2263a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e67cc3bb60ed7de7369cc7c487765fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga6e67cc3bb60ed7de7369cc7c487765fb">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga6e67cc3bb60ed7de7369cc7c487765fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Self-refresh Chip Select Mask - selfrfshmask </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd6ebf4def437c8a42b162f19e4b89f7e"></a><a class="anchor" id="ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK"></a></p>
<p>Write a one to each bit of this field to have a self refresh request apply to both chips.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad821bc3432e7b05b4cfb64dfc3f75716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gad821bc3432e7b05b4cfb64dfc3f75716">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gad821bc3432e7b05b4cfb64dfc3f75716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d317802a5fbf67af696d03017a0d0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga4d317802a5fbf67af696d03017a0d0db">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga4d317802a5fbf67af696d03017a0d0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4997e5f846f6fcd4ded8151b4389bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gae4997e5f846f6fcd4ded8151b4389bb8">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae4997e5f846f6fcd4ded8151b4389bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdec4203679bbbae8a7bea22b322a186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gafdec4203679bbbae8a7bea22b322a186">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_SET_MSK</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr class="separator:gafdec4203679bbbae8a7bea22b322a186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3892149aefe3ae10277518ab775b4b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga3892149aefe3ae10277518ab775b4b83">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_CLR_MSK</a>&#160;&#160;&#160;0xffffffcf</td></tr>
<tr class="separator:ga3892149aefe3ae10277518ab775b4b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3222fdbb60695b64828360130224cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga9f3222fdbb60695b64828360130224cf">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9f3222fdbb60695b64828360130224cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cc05758162ee2443096138faa0759c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga64cc05758162ee2443096138faa0759c">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000030) &gt;&gt; 4)</td></tr>
<tr class="separator:ga64cc05758162ee2443096138faa0759c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710dba44cc2af624672d9505f2dd0e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga710dba44cc2af624672d9505f2dd0e4b">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000030)</td></tr>
<tr class="separator:ga710dba44cc2af624672d9505f2dd0e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q__s">ALT_SDR_CTL_LOWPWREQ_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9c2054390405ac659770b8e8d7fc7669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ga9c2054390405ac659770b8e8d7fc7669">ALT_SDR_CTL_LOWPWREQ_OFST</a>&#160;&#160;&#160;0x54</td></tr>
<tr class="separator:ga9c2054390405ac659770b8e8d7fc7669"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab03d698f1b915672f5d61f20a00f2d78"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q__s">ALT_SDR_CTL_LOWPWREQ_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gab03d698f1b915672f5d61f20a00f2d78">ALT_SDR_CTL_LOWPWREQ_t</a></td></tr>
<tr class="separator:gab03d698f1b915672f5d61f20a00f2d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q__s" id="struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDR_CTL_LOWPWREQ_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html">ALT_SDR_CTL_LOWPWREQ</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a49faf0bcff76ce86e4ba368498ca98e0"></a>uint32_t</td>
<td class="fieldname">
deeppwrdnreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ">Deep Power Down Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1eeea5a003546188205d1fc474589b8c"></a>uint32_t</td>
<td class="fieldname">
deeppwrdnmask: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK">Deep Power Down Chip Select Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaf07217eeda98df622d2a5a953fcccf1"></a>uint32_t</td>
<td class="fieldname">
selfrshreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ">Self-refresh Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a75a53aa9c348585b51c0d8a4b3ea2f6d"></a>uint32_t</td>
<td class="fieldname">
selfrfshmask: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK">Self-refresh Chip Select Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a56729aaa86157780018544cf1d1f8148"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 26</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gabd992e7aaf329e06c09ce270314c0280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga16ffe771bc5f18ccfced5980df739053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad4c8d7009b408c4a05c4323f96e50eb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga24aed5200fbe4ed4742c27cbbe7c8686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadb38179f8f4523803502d7289d57eb03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5d6a3fc1ed7a0e1bdd5a14a371015db9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga553b87849e4063277ecab677464ac34b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga581b95da201857427c472365055d6156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac6fd10ea7b1ecbe62e2419076a2aa5a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga73c6dc116f0c57b68446f5e894846ac1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga461d153901ce326c780ac17bc5169d12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga594d4b2aa9dccbe776d698160fc2b472"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_SET_MSK&#160;&#160;&#160;0x00000006</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabc5cf77ab9a54c50365d8e4ba8672ef6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_CLR_MSK&#160;&#160;&#160;0xfffffff9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga13de14c7eb3fe8cd44a957e98d6d2e9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga7a42461ea986c8e60f9d9a9f46ed3dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000006) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7f87b34adec5c059ac6a1292e1298e43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000006)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK">ALT_SDR_CTL_LOWPWREQ_DEEPPWRDNMSK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1e9b9f9ebded06d1894d87e08daeabbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga72ba63596b72bdd8875898efeee6ddcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaec11c57da135b86923caf522ecb8aca6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c7c575f963fa992ec7a5285141c1904"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaefc592ed718d77a27434d724b0014f18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf2c527331ae6e87cb33607cfc16d5a32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gaf1b6483df32a08a0a3f913960ac2263a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6e67cc3bb60ed7de7369cc7c487765fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ">ALT_SDR_CTL_LOWPWREQ_SELFRSHREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad821bc3432e7b05b4cfb64dfc3f75716"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4d317802a5fbf67af696d03017a0d0db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae4997e5f846f6fcd4ded8151b4389bb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafdec4203679bbbae8a7bea22b322a186"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_SET_MSK&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3892149aefe3ae10277518ab775b4b83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_CLR_MSK&#160;&#160;&#160;0xffffffcf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9f3222fdbb60695b64828360130224cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga64cc05758162ee2443096138faa0759c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000030) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga710dba44cc2af624672d9505f2dd0e4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK">ALT_SDR_CTL_LOWPWREQ_SELFRFSHMSK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9c2054390405ac659770b8e8d7fc7669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_LOWPWREQ_OFST&#160;&#160;&#160;0x54</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html">ALT_SDR_CTL_LOWPWREQ</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gab03d698f1b915672f5d61f20a00f2d78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#struct_a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q__s">ALT_SDR_CTL_LOWPWREQ_s</a> <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html#gab03d698f1b915672f5d61f20a00f2d78">ALT_SDR_CTL_LOWPWREQ_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___l_o_w_p_w_r_e_q.html">ALT_SDR_CTL_LOWPWREQ</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
