<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\LearningMeterials\HardwareCourseDesign\temp_humi_display\impl\gwsynthesis\SPIlcd_prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\LearningMeterials\HardwareCourseDesign\temp_humi_display\src\LCDQig_pre1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May 26 08:50:49 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1165</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1124</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>xtal_clk_ibuf/I </td>
</tr>
<tr>
<td>CP_1Hz_Z</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>U0/CP_1Hz_s0/Q </td>
</tr>
<tr>
<td>dht11_inst/clk_1M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>xtal_clk</td>
<td>50.000(MHz)</td>
<td>91.118(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CP_1Hz_Z</td>
<td>50.000(MHz)</td>
<td>98.929(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>dht11_inst/clk_1M</td>
<td>50.000(MHz)</td>
<td>88.017(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>xtal_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CP_1Hz_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CP_1Hz_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dht11_inst/clk_1M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dht11_inst/clk_1M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.639</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_8_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.318</td>
</tr>
<tr>
<td>2</td>
<td>8.639</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_13_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.318</td>
</tr>
<tr>
<td>3</td>
<td>8.639</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_27_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.318</td>
</tr>
<tr>
<td>4</td>
<td>8.639</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_28_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.318</td>
</tr>
<tr>
<td>5</td>
<td>8.707</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_10_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.250</td>
</tr>
<tr>
<td>6</td>
<td>8.707</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_14_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.250</td>
</tr>
<tr>
<td>7</td>
<td>8.707</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_15_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.250</td>
</tr>
<tr>
<td>8</td>
<td>8.707</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_25_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.250</td>
</tr>
<tr>
<td>9</td>
<td>8.707</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_30_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.250</td>
</tr>
<tr>
<td>10</td>
<td>8.707</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_31_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.250</td>
</tr>
<tr>
<td>11</td>
<td>8.714</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_9_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.243</td>
</tr>
<tr>
<td>12</td>
<td>8.714</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_12_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.243</td>
</tr>
<tr>
<td>13</td>
<td>8.714</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_24_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.243</td>
</tr>
<tr>
<td>14</td>
<td>8.714</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_26_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>11.243</td>
</tr>
<tr>
<td>15</td>
<td>9.025</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/Q</td>
<td>lcd_init_inst/init_data_1_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.575</td>
</tr>
<tr>
<td>16</td>
<td>9.089</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_11_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.868</td>
</tr>
<tr>
<td>17</td>
<td>9.089</td>
<td>dht11_inst/data_temp_32_s0/Q</td>
<td>dht11_inst/data_valid_29_s0/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.868</td>
</tr>
<tr>
<td>18</td>
<td>9.321</td>
<td>show_string_number_inst/cnt_ascii_num_4_s0/Q</td>
<td>show_string_number_inst/ascii_num_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.279</td>
</tr>
<tr>
<td>19</td>
<td>9.692</td>
<td>show_string_number_inst/cnt_ascii_num_6_s0/Q</td>
<td>show_string_number_inst/start_x_5_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.908</td>
</tr>
<tr>
<td>20</td>
<td>9.731</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_16_s3/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.869</td>
</tr>
<tr>
<td>21</td>
<td>9.783</td>
<td>show_string_number_inst/cnt_ascii_num_1_s0/Q</td>
<td>show_string_number_inst/ascii_num_3_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.817</td>
</tr>
<tr>
<td>22</td>
<td>9.892</td>
<td>S0/Q_2_s0/Q</td>
<td>H0/cntH_0_s2/RESET</td>
<td>CP_1Hz_Z:[R]</td>
<td>CP_1Hz_Z:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.065</td>
</tr>
<tr>
<td>23</td>
<td>9.892</td>
<td>S0/Q_2_s0/Q</td>
<td>H0/cntH_2_s0/RESET</td>
<td>CP_1Hz_Z:[R]</td>
<td>CP_1Hz_Z:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.065</td>
</tr>
<tr>
<td>24</td>
<td>9.892</td>
<td>S0/Q_2_s0/Q</td>
<td>H0/cntH_3_s0/RESET</td>
<td>CP_1Hz_Z:[R]</td>
<td>CP_1Hz_Z:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.065</td>
</tr>
<tr>
<td>25</td>
<td>9.923</td>
<td>dht11_inst/count_1us_17_s0/Q</td>
<td>dht11_inst/next_state_0_s1/CE</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.033</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.685</td>
<td>dht11_inst/n25_s4/I2</td>
<td>dht11_inst/clk_1M_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.685</td>
<td>U0/n60_s0/I0</td>
<td>U0/CP_1Hz_s0/D</td>
<td>CP_1Hz_Z:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>0.374</td>
</tr>
<tr>
<td>3</td>
<td>0.570</td>
<td>show_string_number_inst/decimal_humi_ones_0_s0/Q</td>
<td>show_string_number_inst/ascii_humi_ones_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>4</td>
<td>0.570</td>
<td>show_string_number_inst/decimal_humi_tens_0_s0/Q</td>
<td>show_string_number_inst/ascii_humi_tens_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>5</td>
<td>0.570</td>
<td>show_string_number_inst/inner_temp_0_s0/Q</td>
<td>show_string_number_inst/decimal_temp_ones_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>6</td>
<td>0.570</td>
<td>show_string_number_inst/decimal_second_ones_0_s0/Q</td>
<td>show_string_number_inst/ascii_second_ones_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>7</td>
<td>0.570</td>
<td>show_string_number_inst/decimal_second_ones_2_s0/Q</td>
<td>show_string_number_inst/ascii_second_ones_2_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>8</td>
<td>0.570</td>
<td>show_string_number_inst/decimal_second_ones_3_s0/Q</td>
<td>show_string_number_inst/ascii_second_ones_3_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>9</td>
<td>0.570</td>
<td>show_string_number_inst/inner_second_7_s0/Q</td>
<td>show_string_number_inst/decimal_second_tens_3_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>10</td>
<td>0.598</td>
<td>show_string_number_inst/decimal_temp_ones_2_s0/Q</td>
<td>show_string_number_inst/ascii_temp_ones_2_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>11</td>
<td>0.639</td>
<td>M1/Q_3_s0/Q</td>
<td>show_string_number_inst/inner_minute_7_s0/D</td>
<td>CP_1Hz_Z:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.943</td>
</tr>
<tr>
<td>12</td>
<td>0.642</td>
<td>M1/Q_2_s0/Q</td>
<td>show_string_number_inst/inner_minute_6_s0/D</td>
<td>CP_1Hz_Z:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.946</td>
</tr>
<tr>
<td>13</td>
<td>0.642</td>
<td>H0/cntH_0_s2/Q</td>
<td>show_string_number_inst/inner_hour_4_s0/D</td>
<td>CP_1Hz_Z:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.946</td>
</tr>
<tr>
<td>14</td>
<td>0.642</td>
<td>S1/Q_3_s0/Q</td>
<td>show_string_number_inst/inner_second_7_s0/D</td>
<td>CP_1Hz_Z:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>-0.274</td>
<td>0.947</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>lcd_show_char_inst/data_2_s3/Q</td>
<td>lcd_show_char_inst/data_2_s3/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>lcd_show_char_inst/data_8_s4/Q</td>
<td>lcd_show_char_inst/data_8_s4/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>show_string_number_inst/cnt1_4_s1/Q</td>
<td>show_string_number_inst/cnt1_4_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>lcd_write_inst/sclk_s2/Q</td>
<td>lcd_write_inst/sclk_s2/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>dht11_inst/clk_cnt_0_s0/Q</td>
<td>dht11_inst/clk_cnt_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>U0/Count_DIV_0_s0/Q</td>
<td>U0/Count_DIV_0_s0/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>dht11_inst/data_count_5_s0/Q</td>
<td>dht11_inst/data_count_5_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>dht11_inst/count_1us_3_s0/Q</td>
<td>dht11_inst/count_1us_3_s0/D</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>dht11_inst/clk_1M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3/Q</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/D</td>
<td>xtal_clk:[R]</td>
<td>xtal_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.133</td>
<td>9.383</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/count_1us_20_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.133</td>
<td>9.383</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/data_temp_37_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.133</td>
<td>9.383</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/humi_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.133</td>
<td>9.383</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/humi_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.133</td>
<td>9.383</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/next_state_2_s1</td>
</tr>
<tr>
<td>6</td>
<td>8.133</td>
<td>9.383</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/next_state_0_s1</td>
</tr>
<tr>
<td>7</td>
<td>8.133</td>
<td>9.383</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/us_clear_s1</td>
</tr>
<tr>
<td>8</td>
<td>8.133</td>
<td>9.383</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/humi_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.133</td>
<td>9.383</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/temp_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.133</td>
<td>9.383</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>dht11_inst/clk_1M</td>
<td>dht11_inst/n667_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.633</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>dht11_inst/data_valid_8_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>dht11_inst/data_valid_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.540%; route: 5.253, 46.410%; tC2Q: 0.458, 4.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.633</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[2][B]</td>
<td>dht11_inst/data_valid_13_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C13[2][B]</td>
<td>dht11_inst/data_valid_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.540%; route: 5.253, 46.410%; tC2Q: 0.458, 4.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.633</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[2][A]</td>
<td>dht11_inst/data_valid_27_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C13[2][A]</td>
<td>dht11_inst/data_valid_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.540%; route: 5.253, 46.410%; tC2Q: 0.458, 4.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.633</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>dht11_inst/data_valid_28_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>dht11_inst/data_valid_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.540%; route: 5.253, 46.410%; tC2Q: 0.458, 4.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.565</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>dht11_inst/data_valid_10_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C12[1][B]</td>
<td>dht11_inst/data_valid_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.839%; route: 5.185, 46.087%; tC2Q: 0.458, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.565</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][B]</td>
<td>dht11_inst/data_valid_14_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C12[0][B]</td>
<td>dht11_inst/data_valid_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.839%; route: 5.185, 46.087%; tC2Q: 0.458, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.565</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[1][A]</td>
<td>dht11_inst/data_valid_15_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C12[1][A]</td>
<td>dht11_inst/data_valid_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.839%; route: 5.185, 46.087%; tC2Q: 0.458, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.565</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[2][B]</td>
<td>dht11_inst/data_valid_25_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C12[2][B]</td>
<td>dht11_inst/data_valid_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.839%; route: 5.185, 46.087%; tC2Q: 0.458, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.565</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[2][A]</td>
<td>dht11_inst/data_valid_30_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C12[2][A]</td>
<td>dht11_inst/data_valid_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.839%; route: 5.185, 46.087%; tC2Q: 0.458, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.565</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>dht11_inst/data_valid_31_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C12[0][A]</td>
<td>dht11_inst/data_valid_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.839%; route: 5.185, 46.087%; tC2Q: 0.458, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>dht11_inst/data_valid_9_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>dht11_inst/data_valid_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.872%; route: 5.177, 46.051%; tC2Q: 0.458, 4.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>dht11_inst/data_valid_12_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>dht11_inst/data_valid_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.872%; route: 5.177, 46.051%; tC2Q: 0.458, 4.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>dht11_inst/data_valid_24_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>dht11_inst/data_valid_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.872%; route: 5.177, 46.051%; tC2Q: 0.458, 4.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.557</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>dht11_inst/data_valid_26_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>dht11_inst/data_valid_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 49.872%; route: 5.177, 46.051%; tC2Q: 0.458, 4.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s3/Q</td>
</tr>
<tr>
<td>2.511</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td>lcd_init_inst/n341_s13/I1</td>
</tr>
<tr>
<td>3.610</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n341_s13/F</td>
</tr>
<tr>
<td>4.431</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[2][B]</td>
<td>lcd_init_inst/n341_s6/I3</td>
</tr>
<tr>
<td>5.253</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R4C19[2][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n341_s6/F</td>
</tr>
<tr>
<td>6.904</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>lcd_init_inst/n343_s16/I3</td>
</tr>
<tr>
<td>7.936</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n343_s16/F</td>
</tr>
<tr>
<td>7.947</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>lcd_init_inst/n343_s3/I3</td>
</tr>
<tr>
<td>8.979</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n343_s3/F</td>
</tr>
<tr>
<td>10.769</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>lcd_init_inst/n343_s1/I3</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n343_s1/F</td>
</tr>
<tr>
<td>11.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>lcd_init_inst/init_data_1_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>lcd_init_inst/init_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.017, 47.443%; route: 5.099, 48.223%; tC2Q: 0.458, 4.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.183</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>dht11_inst/data_valid_11_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>dht11_inst/data_valid_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 51.592%; route: 4.803, 44.190%; tC2Q: 0.458, 4.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_temp_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_valid_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][B]</td>
<td>dht11_inst/data_temp_32_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C11[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/data_temp_32_s0/Q</td>
</tr>
<tr>
<td>2.754</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][A]</td>
<td>dht11_inst/n319_s/I0</td>
</tr>
<tr>
<td>3.799</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n319_s/COUT</td>
</tr>
<tr>
<td>3.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[0][B]</td>
<td>dht11_inst/n318_s/CIN</td>
</tr>
<tr>
<td>3.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n318_s/COUT</td>
</tr>
<tr>
<td>3.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td>dht11_inst/n317_s/CIN</td>
</tr>
<tr>
<td>4.419</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s/SUM</td>
</tr>
<tr>
<td>5.708</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][A]</td>
<td>dht11_inst/n317_s1/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n317_s1/COUT</td>
</tr>
<tr>
<td>6.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[1][B]</td>
<td>dht11_inst/n316_s1/CIN</td>
</tr>
<tr>
<td>6.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n316_s1/COUT</td>
</tr>
<tr>
<td>6.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][A]</td>
<td>dht11_inst/n315_s1/CIN</td>
</tr>
<tr>
<td>6.867</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n315_s1/COUT</td>
</tr>
<tr>
<td>6.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C14[2][B]</td>
<td>dht11_inst/n314_s1/CIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n314_s1/COUT</td>
</tr>
<tr>
<td>6.924</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>dht11_inst/n313_s1/CIN</td>
</tr>
<tr>
<td>7.487</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n313_s1/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[0][B]</td>
<td>dht11_inst/n326_s0/I1</td>
</tr>
<tr>
<td>9.353</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n326_s0/COUT</td>
</tr>
<tr>
<td>9.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][A]</td>
<td>dht11_inst/n327_s0/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n327_s0/COUT</td>
</tr>
<tr>
<td>10.777</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>dht11_inst/n601_s3/I0</td>
</tr>
<tr>
<td>11.838</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n601_s3/F</td>
</tr>
<tr>
<td>12.183</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_valid_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>dht11_inst/data_valid_29_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>dht11_inst/data_valid_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 51.592%; route: 4.803, 44.190%; tC2Q: 0.458, 4.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/cnt_ascii_num_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[2][A]</td>
<td>show_string_number_inst/cnt_ascii_num_4_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R4C8[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt_ascii_num_4_s0/Q</td>
</tr>
<tr>
<td>2.835</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[3][A]</td>
<td>show_string_number_inst/n1408_s2/I3</td>
</tr>
<tr>
<td>3.657</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R4C7[3][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n1408_s2/F</td>
</tr>
<tr>
<td>4.982</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>show_string_number_inst/n825_s19/I2</td>
</tr>
<tr>
<td>6.081</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n825_s19/F</td>
</tr>
<tr>
<td>7.386</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td>show_string_number_inst/n831_s21/I3</td>
</tr>
<tr>
<td>8.012</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[3][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n831_s21/F</td>
</tr>
<tr>
<td>8.816</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>show_string_number_inst/n831_s15/I2</td>
</tr>
<tr>
<td>9.915</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n831_s15/F</td>
</tr>
<tr>
<td>10.405</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>show_string_number_inst/n831_s13/I1</td>
</tr>
<tr>
<td>11.504</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n831_s13/F</td>
</tr>
<tr>
<td>11.504</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>show_string_number_inst/ascii_num_0_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>show_string_number_inst/ascii_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.745, 46.163%; route: 5.075, 49.377%; tC2Q: 0.458, 4.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.133</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/cnt_ascii_num_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/start_x_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>show_string_number_inst/cnt_ascii_num_6_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt_ascii_num_6_s0/Q</td>
</tr>
<tr>
<td>2.538</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[3][B]</td>
<td>show_string_number_inst/n819_s18/I3</td>
</tr>
<tr>
<td>3.570</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C7[3][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n819_s18/F</td>
</tr>
<tr>
<td>5.045</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][B]</td>
<td>show_string_number_inst/n1406_s4/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R3C7[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n1406_s4/F</td>
</tr>
<tr>
<td>6.973</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[3][B]</td>
<td>show_string_number_inst/n1409_s2/I2</td>
</tr>
<tr>
<td>7.775</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C8[3][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n1409_s2/F</td>
</tr>
<tr>
<td>8.198</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>show_string_number_inst/n1120_s4/I2</td>
</tr>
<tr>
<td>9.230</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n1120_s4/F</td>
</tr>
<tr>
<td>10.034</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>show_string_number_inst/n1120_s1/I3</td>
</tr>
<tr>
<td>11.133</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n1120_s1/F</td>
</tr>
<tr>
<td>11.133</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/start_x_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>show_string_number_inst/start_x_5_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>show_string_number_inst/start_x_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.064, 51.112%; route: 4.385, 44.262%; tC2Q: 0.458, 4.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_16_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/Q</td>
</tr>
<tr>
<td>3.016</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C18[0][A]</td>
<td>lcd_init_inst/n394_s2/I0</td>
</tr>
<tr>
<td>4.115</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n394_s2/F</td>
</tr>
<tr>
<td>5.260</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>lcd_init_inst/n390_s2/I3</td>
</tr>
<tr>
<td>6.292</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C18[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n390_s2/F</td>
</tr>
<tr>
<td>7.116</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>lcd_init_inst/n389_s2/I1</td>
</tr>
<tr>
<td>8.148</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n389_s2/F</td>
</tr>
<tr>
<td>8.958</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td>lcd_init_inst/n380_s2/I1</td>
</tr>
<tr>
<td>10.057</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n380_s2/F</td>
</tr>
<tr>
<td>10.063</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>lcd_init_inst/n380_s4/I2</td>
</tr>
<tr>
<td>11.095</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n380_s4/F</td>
</tr>
<tr>
<td>11.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_16_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_16_s3/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_16_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.294, 53.644%; route: 4.116, 41.712%; tC2Q: 0.458, 4.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/cnt_ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>show_string_number_inst/cnt_ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>35</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt_ascii_num_1_s0/Q</td>
</tr>
<tr>
<td>2.700</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[3][B]</td>
<td>show_string_number_inst/n815_s1/I1</td>
</tr>
<tr>
<td>3.726</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R3C7[3][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n815_s1/F</td>
</tr>
<tr>
<td>4.154</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>show_string_number_inst/n822_s28/I0</td>
</tr>
<tr>
<td>5.253</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n822_s28/F</td>
</tr>
<tr>
<td>7.207</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td>show_string_number_inst/n822_s31/I2</td>
</tr>
<tr>
<td>8.239</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n822_s31/F</td>
</tr>
<tr>
<td>9.049</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>show_string_number_inst/n822_s16/I2</td>
</tr>
<tr>
<td>10.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n822_s16/F</td>
</tr>
<tr>
<td>10.417</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>show_string_number_inst/n822_s13/I3</td>
</tr>
<tr>
<td>11.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n822_s13/F</td>
</tr>
<tr>
<td>11.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>show_string_number_inst/ascii_num_3_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>show_string_number_inst/ascii_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.815, 49.045%; route: 4.544, 46.286%; tC2Q: 0.458, 4.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>S0/Q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>H0/cntH_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>S0/Q_2_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">S0/Q_2_s0/Q</td>
</tr>
<tr>
<td>1.911</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>n24_s0/I1</td>
</tr>
<tr>
<td>3.010</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">n24_s0/F</td>
</tr>
<tr>
<td>3.826</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n37_s0/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n37_s0/F</td>
</tr>
<tr>
<td>4.468</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>MinH_EN_s0/I3</td>
</tr>
<tr>
<td>5.290</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">MinH_EN_s0/F</td>
</tr>
<tr>
<td>6.109</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>n63_s0/I3</td>
</tr>
<tr>
<td>7.141</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">n63_s0/F</td>
</tr>
<tr>
<td>8.959</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>H0/n58_s1/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">H0/n58_s1/F</td>
</tr>
<tr>
<td>11.095</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">H0/cntH_0_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>H0/cntH_0_s2/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>H0/cntH_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.605, 45.753%; route: 5.002, 49.693%; tC2Q: 0.458, 4.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>S0/Q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>H0/cntH_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>S0/Q_2_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">S0/Q_2_s0/Q</td>
</tr>
<tr>
<td>1.911</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>n24_s0/I1</td>
</tr>
<tr>
<td>3.010</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">n24_s0/F</td>
</tr>
<tr>
<td>3.826</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n37_s0/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n37_s0/F</td>
</tr>
<tr>
<td>4.468</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>MinH_EN_s0/I3</td>
</tr>
<tr>
<td>5.290</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">MinH_EN_s0/F</td>
</tr>
<tr>
<td>6.109</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>n63_s0/I3</td>
</tr>
<tr>
<td>7.141</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">n63_s0/F</td>
</tr>
<tr>
<td>8.959</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>H0/n58_s1/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">H0/n58_s1/F</td>
</tr>
<tr>
<td>11.095</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">H0/cntH_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>H0/cntH_2_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>H0/cntH_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.605, 45.753%; route: 5.002, 49.693%; tC2Q: 0.458, 4.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>S0/Q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>H0/cntH_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>S0/Q_2_s0/CLK</td>
</tr>
<tr>
<td>1.488</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">S0/Q_2_s0/Q</td>
</tr>
<tr>
<td>1.911</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[3][A]</td>
<td>n24_s0/I1</td>
</tr>
<tr>
<td>3.010</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R7C8[3][A]</td>
<td style=" background: #97FFFF;">n24_s0/F</td>
</tr>
<tr>
<td>3.826</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n37_s0/I3</td>
</tr>
<tr>
<td>4.452</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n37_s0/F</td>
</tr>
<tr>
<td>4.468</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>MinH_EN_s0/I3</td>
</tr>
<tr>
<td>5.290</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">MinH_EN_s0/F</td>
</tr>
<tr>
<td>6.109</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>n63_s0/I3</td>
</tr>
<tr>
<td>7.141</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">n63_s0/F</td>
</tr>
<tr>
<td>8.959</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>H0/n58_s1/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">H0/n58_s1/F</td>
</tr>
<tr>
<td>11.095</td>
<td>1.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">H0/cntH_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>21.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>H0/cntH_3_s0/CLK</td>
</tr>
<tr>
<td>20.986</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>H0/cntH_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.605, 45.753%; route: 5.002, 49.693%; tC2Q: 0.458, 4.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/count_1us_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/next_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][B]</td>
<td>dht11_inst/count_1us_17_s0/CLK</td>
</tr>
<tr>
<td>1.773</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C12[1][B]</td>
<td style=" font-weight:bold;">dht11_inst/count_1us_17_s0/Q</td>
</tr>
<tr>
<td>2.589</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>dht11_inst/n467_s14/I0</td>
</tr>
<tr>
<td>3.688</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C10[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n467_s14/F</td>
</tr>
<tr>
<td>4.183</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td>dht11_inst/n666_s13/I2</td>
</tr>
<tr>
<td>5.215</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n666_s13/F</td>
</tr>
<tr>
<td>6.504</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C13[3][A]</td>
<td>dht11_inst/n666_s11/I2</td>
</tr>
<tr>
<td>7.565</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C13[3][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n666_s11/F</td>
</tr>
<tr>
<td>7.986</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C13[2][B]</td>
<td>dht11_inst/n417_s17/I1</td>
</tr>
<tr>
<td>9.085</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C13[2][B]</td>
<td style=" background: #97FFFF;">dht11_inst/n417_s17/F</td>
</tr>
<tr>
<td>10.379</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>dht11_inst/next_state_1_s3/I3</td>
</tr>
<tr>
<td>11.004</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">dht11_inst/next_state_1_s3/F</td>
</tr>
<tr>
<td>11.348</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" font-weight:bold;">dht11_inst/next_state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>dht11_inst/next_state_0_s1/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>dht11_inst/next_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.916, 48.997%; route: 4.659, 46.435%; tC2Q: 0.458, 4.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/n25_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/n25_s4/I2</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n25_s4/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/clk_1M_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/n60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/CP_1Hz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" font-weight:bold;">U0/n60_s0/I0</td>
</tr>
<tr>
<td>0.374</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" background: #97FFFF;">U0/n60_s0/F</td>
</tr>
<tr>
<td>0.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td style=" font-weight:bold;">U0/CP_1Hz_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>U0/CP_1Hz_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_humi_ones_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_humi_ones_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>show_string_number_inst/decimal_humi_ones_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_humi_ones_0_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_humi_ones_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>show_string_number_inst/ascii_humi_ones_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>show_string_number_inst/ascii_humi_ones_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_humi_tens_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_humi_tens_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td>show_string_number_inst/decimal_humi_tens_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_humi_tens_0_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_humi_tens_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>show_string_number_inst/ascii_humi_tens_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>show_string_number_inst/ascii_humi_tens_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/inner_temp_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_temp_ones_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>show_string_number_inst/inner_temp_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_temp_0_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_temp_ones_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>show_string_number_inst/decimal_temp_ones_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>show_string_number_inst/decimal_temp_ones_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_second_ones_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_second_ones_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td>show_string_number_inst/decimal_second_ones_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_second_ones_0_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_second_ones_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>show_string_number_inst/ascii_second_ones_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>show_string_number_inst/ascii_second_ones_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_second_ones_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_second_ones_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>show_string_number_inst/decimal_second_ones_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_second_ones_2_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_second_ones_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>show_string_number_inst/ascii_second_ones_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>show_string_number_inst/ascii_second_ones_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_second_ones_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_second_ones_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td>show_string_number_inst/decimal_second_ones_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_second_ones_3_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_second_ones_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>show_string_number_inst/ascii_second_ones_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>show_string_number_inst/ascii_second_ones_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/inner_second_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/decimal_second_tens_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>show_string_number_inst/inner_second_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_second_7_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_second_tens_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>show_string_number_inst/decimal_second_tens_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>show_string_number_inst/decimal_second_tens_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/decimal_temp_ones_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/ascii_temp_ones_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>show_string_number_inst/decimal_temp_ones_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/decimal_temp_ones_2_s0/Q</td>
</tr>
<tr>
<td>1.627</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_temp_ones_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>show_string_number_inst/ascii_temp_ones_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>show_string_number_inst/ascii_temp_ones_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1/Q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_minute_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>M1/Q_3_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">M1/Q_3_s0/Q</td>
</tr>
<tr>
<td>1.698</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_minute_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>show_string_number_inst/inner_minute_7_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_minute_7_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[0][B]</td>
<td>show_string_number_inst/inner_minute_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.610, 64.653%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1/Q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_minute_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>M1/Q_2_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">M1/Q_2_s0/Q</td>
</tr>
<tr>
<td>1.701</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_minute_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>show_string_number_inst/inner_minute_6_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_minute_6_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>show_string_number_inst/inner_minute_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.613, 64.774%; tC2Q: 0.333, 35.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>H0/cntH_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_hour_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>H0/cntH_0_s2/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">H0/cntH_0_s2/Q</td>
</tr>
<tr>
<td>1.701</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_hour_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>show_string_number_inst/inner_hour_4_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_hour_4_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>show_string_number_inst/inner_hour_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.613, 64.774%; tC2Q: 0.333, 35.226%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>S1/Q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/inner_second_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CP_1Hz_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CP_1Hz_Z</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>R2C8[1][A]</td>
<td>U0/CP_1Hz_s0/Q</td>
</tr>
<tr>
<td>0.755</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][B]</td>
<td>S1/Q_3_s0/CLK</td>
</tr>
<tr>
<td>1.088</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R7C8[0][B]</td>
<td style=" font-weight:bold;">S1/Q_3_s0/Q</td>
</tr>
<tr>
<td>1.701</td>
<td>0.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/inner_second_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>show_string_number_inst/inner_second_7_s0/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>show_string_number_inst/inner_second_7_s0</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[2][A]</td>
<td>show_string_number_inst/inner_second_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.274</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.755, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.614, 64.795%; tC2Q: 0.333, 35.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/data_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>lcd_show_char_inst/data_2_s3/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C3[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_2_s3/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>lcd_show_char_inst/n530_s3/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n530_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>lcd_show_char_inst/data_2_s3/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C3[0][A]</td>
<td>lcd_show_char_inst/data_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>lcd_show_char_inst/data_8_s4/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_8_s4/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>lcd_show_char_inst/n524_s4/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n524_s4/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_8_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>lcd_show_char_inst/data_8_s4/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C2[0][A]</td>
<td>lcd_show_char_inst/data_8_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_2_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>lcd_show_char_inst/n287_s1/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n287_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C2[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/cnt1_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/cnt1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>show_string_number_inst/cnt1_4_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_4_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>show_string_number_inst/n16_s1/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n16_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>show_string_number_inst/cnt1_4_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>show_string_number_inst/cnt1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/sclk_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/sclk_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>lcd_write_inst/sclk_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/sclk_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>lcd_write_inst/n137_s5/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n137_s5/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/sclk_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>lcd_write_inst/sclk_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C14[0][A]</td>
<td>lcd_write_inst/sclk_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/clk_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>dht11_inst/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/clk_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>dht11_inst/n24_s3/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n24_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/clk_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>dht11_inst/clk_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>dht11_inst/clk_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>U0/Count_DIV_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>U0/Count_DIV_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>U0/Count_DIV_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">U0/Count_DIV_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>U0/n33_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" background: #97FFFF;">U0/n33_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">U0/Count_DIV_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>U0/Count_DIV_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>U0/Count_DIV_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/data_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/data_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>dht11_inst/data_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.281</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_count_5_s0/Q</td>
</tr>
<tr>
<td>1.284</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>dht11_inst/n421_s9/I2</td>
</tr>
<tr>
<td>1.656</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n421_s9/F</td>
</tr>
<tr>
<td>1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">dht11_inst/data_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>dht11_inst/data_count_5_s0/CLK</td>
</tr>
<tr>
<td>0.948</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>dht11_inst/data_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.948, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.948, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>dht11_inst/count_1us_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dht11_inst/count_1us_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dht11_inst/clk_1M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/count_1us_3_s0/CLK</td>
</tr>
<tr>
<td>1.281</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/count_1us_3_s0/Q</td>
</tr>
<tr>
<td>1.284</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/n74_s1/I2</td>
</tr>
<tr>
<td>1.656</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">dht11_inst/n74_s1/F</td>
</tr>
<tr>
<td>1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">dht11_inst/count_1us_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>111</td>
<td>R9C13[0][A]</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>0.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/count_1us_3_s0/CLK</td>
</tr>
<tr>
<td>0.948</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>dht11_inst/count_1us_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.948, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.948, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_1_s3/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>lcd_show_char_inst/n466_s3/I2</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n466_s3/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>lcd_show_char_inst/cnt_length_num_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>xtal_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_4_s1/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>lcd_show_char_inst/n285_s1/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n285_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>xtal_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>332</td>
<td>IOR5[A]</td>
<td>xtal_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.383</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/count_1us_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/count_1us_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/count_1us_20_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.383</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/data_temp_37_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/data_temp_37_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/data_temp_37_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.383</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/humi_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/humi_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/humi_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.383</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/humi_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/humi_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/humi_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.383</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/next_state_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/next_state_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/next_state_2_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.383</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/next_state_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/next_state_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/next_state_0_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.383</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/us_clear_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/us_clear_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/us_clear_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.383</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/humi_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/humi_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/humi_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.383</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/temp_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/temp_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/temp_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.133</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.383</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dht11_inst/n667_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>11.565</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>dht11_inst/n667_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dht11_inst/clk_1M</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dht11_inst/clk_1M_s0/Q</td>
</tr>
<tr>
<td>20.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>dht11_inst/n667_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>332</td>
<td>xtal_clk_d</td>
<td>9.025</td>
<td>0.262</td>
</tr>
<tr>
<td>111</td>
<td>clk_1M</td>
<td>8.639</td>
<td>1.565</td>
</tr>
<tr>
<td>58</td>
<td>cur_state[0]</td>
<td>11.757</td>
<td>1.522</td>
</tr>
<tr>
<td>46</td>
<td>data_temp_39_6</td>
<td>14.805</td>
<td>1.834</td>
</tr>
<tr>
<td>43</td>
<td>cnt_s4_num[2]</td>
<td>10.652</td>
<td>1.988</td>
</tr>
<tr>
<td>41</td>
<td>cnt_s4_num[0]</td>
<td>10.918</td>
<td>1.855</td>
</tr>
<tr>
<td>41</td>
<td>cnt_s4_num[1]</td>
<td>11.272</td>
<td>2.006</td>
</tr>
<tr>
<td>41</td>
<td>cnt_s4_num[3]</td>
<td>10.791</td>
<td>1.818</td>
</tr>
<tr>
<td>41</td>
<td>cnt_s4_num[4]</td>
<td>11.338</td>
<td>1.533</td>
</tr>
<tr>
<td>41</td>
<td>cnt_ascii_num[0]</td>
<td>9.890</td>
<td>1.862</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C15</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
