Drill report for Mainboard.kicad_pcb
Created on Sat Sep  4 15:49:30 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'Mainboard.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (123 holes)
    T2  0.600mm  0.0236"  (4 holes)  (with 4 slots)
    T3  1.000mm  0.0394"  (216 holes)
    T4  1.350mm  0.0531"  (4 holes)
    T5  1.500mm  0.0591"  (6 holes)  (with 4 slots)
    T6  1.600mm  0.0630"  (3 holes)

    Total plated holes count 356


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T7  0.650mm  0.0256"  (2 holes)
    T8  3.200mm  0.1260"  (4 holes)

    Total unplated holes count 6
