
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sr_x/Desktop/Basura/MicroZed/ip_repo/MPL_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1175.055 ; gain = 198.121 ; free physical = 1099 ; free virtual = 18945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1.vhd:591' bound to instance 'design_1_i' of component 'design_1' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1.vhd:621]
INFO: [Synth 8-3491] module 'design_1_MPL_0_0' declared at '/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_MPL_0_0/synth/design_1_MPL_0_0.vhd:56' bound to instance 'MPL_0' of component 'design_1_MPL_0_0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1.vhd:824]
INFO: [Synth 8-638] synthesizing module 'design_1_MPL_0_0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_MPL_0_0/synth/design_1_MPL_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'MPL_v1_0' declared at '/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/hdl/MPL_v1_0.vhd:5' bound to instance 'U0' of component 'MPL_v1_0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_MPL_0_0/synth/design_1_MPL_0_0.vhd:141]
INFO: [Synth 8-638] synthesizing module 'MPL_v1_0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/hdl/MPL_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'MPL_v1_0_S00_AXI' declared at '/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/hdl/MPL_v1_0_S00_AXI.vhd:5' bound to instance 'MPL_v1_0_S00_AXI_inst' of component 'MPL_v1_0_S00_AXI' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/hdl/MPL_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'MPL_v1_0_S00_AXI' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/hdl/MPL_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'montgomerycompact_wrap' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:32]
	Parameter size bound to: 1024 - type: integer 
	Parameter xk bound to: 32 - type: integer 
	Parameter addrSize bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rams_01' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/rams_01.vhd:28]
	Parameter width bound to: 32 - type: integer 
	Parameter addrSize bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rams_01' (1#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/rams_01.vhd:28]
INFO: [Synth 8-638] synthesizing module 'rams_16b' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/rams_16b.vhd:27]
	Parameter width bound to: 32 - type: integer 
	Parameter addrSize bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rams_16b' (2#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/rams_16b.vhd:27]
INFO: [Synth 8-638] synthesizing module 'montg_wrap' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montg_wrap.vhd:66]
	Parameter size bound to: 1024 - type: integer 
	Parameter xk bound to: 32 - type: integer 
	Parameter addrSize bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/Control.vhd:32]
	Parameter size bound to: 1024 - type: integer 
	Parameter xk bound to: 32 - type: integer 
	Parameter addrSize bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control' (3#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/Control.vhd:32]
INFO: [Synth 8-638] synthesizing module 'PE' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/PE.vhd:30]
	Parameter size bound to: 1024 - type: integer 
	Parameter yk bound to: 32 - type: integer 
	Parameter xk bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PE' (4#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/PE.vhd:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'cj_reg_reg' and it is trimmed from '33' to '32' bits. [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montg_wrap.vhd:126]
WARNING: [Synth 8-3936] Found unconnected internal register 'cj_reg_2_reg' and it is trimmed from '33' to '32' bits. [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montg_wrap.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'montg_wrap' (5#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montg_wrap.vhd:66]
WARNING: [Synth 8-3848] Net b_R0_wr in module/entity montgomerycompact_wrap does not have driver. [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:63]
WARNING: [Synth 8-3848] Net b_R0_din in module/entity montgomerycompact_wrap does not have driver. [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:66]
WARNING: [Synth 8-3848] Net b_R00_wr in module/entity montgomerycompact_wrap does not have driver. [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:89]
WARNING: [Synth 8-3848] Net b_R00_din in module/entity montgomerycompact_wrap does not have driver. [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:92]
WARNING: [Synth 8-3848] Net b_R1_wr in module/entity montgomerycompact_wrap does not have driver. [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:76]
WARNING: [Synth 8-3848] Net b_R1_din in module/entity montgomerycompact_wrap does not have driver. [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:79]
WARNING: [Synth 8-3848] Net b_R11_wr in module/entity montgomerycompact_wrap does not have driver. [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:102]
WARNING: [Synth 8-3848] Net b_R11_din in module/entity montgomerycompact_wrap does not have driver. [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'montgomerycompact_wrap' (6#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'MPL_v1_0_S00_AXI' (7#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/hdl/MPL_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'MPL_v1_0' (8#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/hdl/MPL_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_MPL_0_0' (9#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_MPL_0_0/synth/design_1_MPL_0_0.vhd:82]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:59' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1.vhd:848]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (10#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (11#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (12#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (13#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:318]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (14#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1.vhd:80]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1.vhd:263]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' (15#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' (16#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' (17#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' (18#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' (19#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' (20#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' (20#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' (21#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' (22#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' (23#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' (23#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' (23#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' (24#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (25#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' (26#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' (26#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' (26#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' (26#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (27#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' (28#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (28#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' (28#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' (28#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' (28#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' (28#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' (28#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (28#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' (28#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s' (29#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' (30#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (31#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (32#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (33#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1.vhd:398]
INFO: [Synth 8-3491] module 'design_1_rst_processing_system7_0_100M_0' declared at '/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:56' bound to instance 'rst_processing_system7_0_100M' of component 'design_1_rst_processing_system7_0_100M_0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1.vhd:985]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (34#1) [/opt/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (35#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (36#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (37#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (38#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (39#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (40#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design_1' (41#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1.vhd:621]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (42#1) [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:40]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_8_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1307.496 ; gain = 330.562 ; free physical = 976 ; free virtual = 18828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R0:web to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[31] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[30] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[29] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[28] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[27] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[26] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[25] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[24] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[23] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[22] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[21] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[20] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[19] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[18] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[17] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[16] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[15] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[14] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[13] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[12] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[11] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[10] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[9] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[8] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[7] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[6] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[5] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[4] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[3] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[2] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[1] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R0:dib[0] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:155]
WARNING: [Synth 8-3295] tying undriven pin R1:web to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[31] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[30] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[29] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[28] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[27] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[26] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[25] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[24] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[23] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[22] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[21] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[20] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[19] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[18] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[17] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[16] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[15] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[14] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[13] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[12] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[11] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[10] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[9] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[8] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[7] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[6] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[5] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[4] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[3] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[2] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[1] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R1:dib[0] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:164]
WARNING: [Synth 8-3295] tying undriven pin R00:web to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[31] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[30] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[29] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[28] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[27] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[26] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[25] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[24] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[23] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[22] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[21] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[20] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[19] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[18] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[17] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[16] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[15] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[14] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[13] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[12] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[11] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[10] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[9] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[8] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[7] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[6] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[5] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[4] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[3] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[2] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[1] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R00:dib[0] to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:173]
WARNING: [Synth 8-3295] tying undriven pin R11:web to constant 0 [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/user.org/mpl_v1_0/src/montgomerycompact_wrap.vhd:182]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1307.496 ; gain = 330.562 ; free physical = 978 ; free virtual = 18830
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1550.191 ; gain = 0.000 ; free physical = 807 ; free virtual = 18663
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 1550.195 ; gain = 573.262 ; free physical = 853 ; free virtual = 18708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 1550.195 ; gain = 573.262 ; free physical = 853 ; free virtual = 18708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M/U0. (constraint file  /home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/MPL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 1550.195 ; gain = 573.262 ; free physical = 853 ; free virtual = 18708
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Current_State_reg' in module 'control'
INFO: [Synth 8-5544] ROM "bram_x_addr_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_p_addr_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_r_b_addr_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_r_a_we_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_cj" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_cj_temp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "first_iteration" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_qi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Current_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CurrentState_reg' in module 'montgomerycompact_wrap'
INFO: [Synth 8-5544] ROM "contador" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CurrentState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      sa |                              000 |                             1011
                      s1 |                              001 |                             0001
                      s2 |                              010 |                             0010
                      s3 |                              011 |                             0011
                 end_fsm |                              100 |                             1010
                      s4 |                              101 |                             0100
                      s5 |                              110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Current_State_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 esperar |                              000 |                             0001
                      t1 |                              001 |                             0101
                      t2 |                              010 |                             0110
                nextmult |                              011 |                             0100
                  endfsm |                              100 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurrentState_reg' using encoding 'sequential' in module 'montgomerycompact_wrap'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 1550.195 ; gain = 573.262 ; free physical = 846 ; free virtual = 18702
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
	   3 Input     65 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 11    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               65 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 36    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 60    
+---Multipliers : 
	                32x32  Multipliers := 6     
+---RAMs : 
	             1024 Bit         RAMs := 6     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 30    
	   5 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 18    
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rams_01 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module rams_16b 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 18    
Module PE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
Module montg_wrap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
Module montgomerycompact_wrap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1     
Module MPL_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	  11 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_8_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_8_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_8_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_8_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_8_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_8_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_8_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 1550.195 ; gain = 573.262 ; free physical = 846 ; free virtual = 18701
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP MONTG/PE/multOp, operation Mode is: A*B.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: Generating DSP MONTG/PE/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: Generating DSP MONTG/PE/multOp, operation Mode is: A*B.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: Generating DSP MONTG/PE/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: Generating DSP MONTG/multOp, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP MONTG/multOp.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/multOp.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/multOp.
DSP Report: Generating DSP MONTG/qi_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MONTG/qi_reg.
DSP Report: register MONTG/qi_reg is absorbed into DSP MONTG/qi_reg.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/qi_reg.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/qi_reg.
DSP Report: Generating DSP MONTG/multOp, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MONTG/multOp.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/multOp.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/multOp.
DSP Report: Generating DSP MONTG/qi_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MONTG/qi_reg.
DSP Report: register MONTG/qi_reg is absorbed into DSP MONTG/qi_reg.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/qi_reg.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/qi_reg.
DSP Report: Generating DSP MONTG/PE/multOp, operation Mode is: A*B.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: Generating DSP MONTG/PE/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: Generating DSP MONTG/PE/multOp, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MONTG/PE/multOp.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: Generating DSP MONTG/PE/multOp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MONTG/PE/multOp.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: operator MONTG/PE/multOp is absorbed into DSP MONTG/PE/multOp.
DSP Report: Generating DSP MONTG/PE2/multOp, operation Mode is: A*B.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: Generating DSP MONTG/PE2/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: Generating DSP MONTG/PE2/multOp, operation Mode is: A*B.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: Generating DSP MONTG/PE2/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: Generating DSP MONTG/multOp, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP MONTG/multOp.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/multOp.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/multOp.
DSP Report: Generating DSP MONTG/qi_2_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MONTG/qi_2_reg.
DSP Report: register MONTG/qi_2_reg is absorbed into DSP MONTG/qi_2_reg.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/qi_2_reg.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/qi_2_reg.
DSP Report: Generating DSP MONTG/multOp, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MONTG/multOp.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/multOp.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/multOp.
DSP Report: Generating DSP MONTG/qi_2_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MONTG/qi_2_reg.
DSP Report: register MONTG/qi_2_reg is absorbed into DSP MONTG/qi_2_reg.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/qi_2_reg.
DSP Report: operator MONTG/multOp is absorbed into DSP MONTG/qi_2_reg.
DSP Report: Generating DSP MONTG/PE2/multOp, operation Mode is: A*B.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: Generating DSP MONTG/PE2/multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: Generating DSP MONTG/PE2/multOp, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MONTG/PE2/multOp.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: Generating DSP MONTG/PE2/multOp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MONTG/PE2/multOp.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
DSP Report: operator MONTG/PE2/multOp is absorbed into DSP MONTG/PE2/multOp.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/sr_x/Desktop/Basura/MicroZed/MPL_MZ/MPL_MZ.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 1550.195 ; gain = 573.262 ; free physical = 845 ; free virtual = 18701
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 1550.195 ; gain = 573.262 ; free physical = 845 ; free virtual = 18701

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|rams_01     | RAM_reg    | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|rams_16b    | RAM_reg    | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|rams_16b    | RAM_reg    | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|rams_16b    | RAM_reg    | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|rams_16b    | RAM_reg    | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|rams_01     | RAM_reg    | 32 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|montgomerycompact_wrap | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | (PCIN>>17)+A*B  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | A*B2            | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | (PCIN>>17)+A2*B | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|montgomerycompact_wrap | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|montgomerycompact_wrap | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | (PCIN>>17)+A*B  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | A*B2            | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | (PCIN>>17)+A2*B | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|montgomerycompact_wrap | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|montgomerycompact_wrap | A*B             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|montgomerycompact_wrap | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/MPL_0/\U0/MPL_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/MPL_0/U0/MPL_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/MPL_0/\U0/MPL_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[16]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[15]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[14]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[13]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[12]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[11]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[10]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[9]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[8]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[7]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[6]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[5]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[4]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[3]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[2]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[1]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/do_reg[0]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[47]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[46]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[45]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[44]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[43]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[42]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[41]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[40]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[39]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[38]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[37]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[36]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[35]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[34]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[33]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[32]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[31]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[30]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[29]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[28]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[27]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[26]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[25]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[24]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[23]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[22]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[21]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[20]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[19]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[18]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[17]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[16]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[15]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[47]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[46]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[45]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[44]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[43]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[42]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[41]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[40]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[39]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[38]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[37]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[36]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[35]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[34]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[33]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[32]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[31]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[30]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[29]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[28]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[27]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[26]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[25]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[24]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[23]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[22]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[21]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[20]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[19]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[18]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_reg[17]__0) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[47]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[46]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[45]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[44]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[43]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[42]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[41]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[40]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[39]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[38]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[37]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[36]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[35]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[34]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[33]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[32]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[31]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[30]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Synth 8-3332] Sequential element (U0/MPL_v1_0_S00_AXI_inst/MPL/MONTG/qi_2_reg[29]) is unused and will be removed from module design_1_MPL_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rst_processing_system7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_1_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_1_i/rst_processing_system7_0_100M/U0/SEQ/core_dec_reg[1]'
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 1550.199 ; gain = 573.266 ; free physical = 830 ; free virtual = 18689
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 1550.199 ; gain = 573.266 ; free physical = 830 ; free virtual = 18689

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:29 ; elapsed = 00:02:32 . Memory (MB): peak = 1756.191 ; gain = 779.258 ; free physical = 655 ; free virtual = 18516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:02:36 . Memory (MB): peak = 1783.207 ; gain = 806.273 ; free physical = 627 ; free virtual = 18488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/MPL_v1_0_S00_AXI_inst/MPL/BRAMP/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:41 ; elapsed = 00:02:44 . Memory (MB): peak = 1803.285 ; gain = 826.352 ; free physical = 606 ; free virtual = 18467
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:41 ; elapsed = 00:02:44 . Memory (MB): peak = 1803.285 ; gain = 826.352 ; free physical = 606 ; free virtual = 18467

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:41 ; elapsed = 00:02:44 . Memory (MB): peak = 1803.285 ; gain = 826.352 ; free physical = 606 ; free virtual = 18467
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:45 ; elapsed = 00:02:48 . Memory (MB): peak = 1803.285 ; gain = 826.352 ; free physical = 606 ; free virtual = 18467
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:45 ; elapsed = 00:02:48 . Memory (MB): peak = 1803.285 ; gain = 826.352 ; free physical = 606 ; free virtual = 18467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:47 ; elapsed = 00:02:50 . Memory (MB): peak = 1803.285 ; gain = 826.352 ; free physical = 606 ; free virtual = 18467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:47 ; elapsed = 00:02:50 . Memory (MB): peak = 1803.285 ; gain = 826.352 ; free physical = 606 ; free virtual = 18467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:02:51 . Memory (MB): peak = 1803.285 ; gain = 826.352 ; free physical = 606 ; free virtual = 18467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:48 ; elapsed = 00:02:51 . Memory (MB): peak = 1803.285 ; gain = 826.352 ; free physical = 606 ; free virtual = 18467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     1|
|3     |CARRY4    |   142|
|4     |DSP48E1   |     8|
|5     |DSP48E1_1 |     2|
|6     |DSP48E1_2 |     8|
|7     |DSP48E1_3 |     2|
|8     |DSP48E1_4 |     2|
|9     |LUT1      |   233|
|10    |LUT2      |   318|
|11    |LUT3      |   439|
|12    |LUT4      |   252|
|13    |LUT5      |   262|
|14    |LUT6      |   257|
|15    |MUXF7     |    32|
|16    |PS7       |     1|
|17    |RAMB18E1  |     2|
|18    |RAMB36E1  |     4|
|19    |SRL16     |     1|
|20    |SRL16E    |    22|
|21    |SRLC32E   |    47|
|22    |FDR       |     8|
|23    |FDRE      |  1316|
|24    |FDSE      |    72|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                           |Module                                                        |Cells |
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                |                                                              |  3561|
|2     |  design_1_i                                       |design_1                                                      |  3561|
|3     |    MPL_0                                          |design_1_MPL_0_0                                              |  2060|
|4     |      U0                                           |MPL_v1_0                                                      |  2060|
|5     |        MPL_v1_0_S00_AXI_inst                      |MPL_v1_0_S00_AXI                                              |  2047|
|6     |          MPL                                      |montgomerycompact_wrap                                        |  1612|
|7     |            BRAMExp                                |rams_01                                                       |     6|
|8     |            BRAMP                                  |rams_01_5                                                     |     1|
|9     |            MONTG                                  |montg_wrap                                                    |  1353|
|10    |              CONTROL                              |control                                                       |   241|
|11    |              PE                                   |PE                                                            |   485|
|12    |              PE2                                  |PE_9                                                          |   485|
|13    |            R0                                     |rams_16b                                                      |    33|
|14    |            R00                                    |rams_16b_6                                                    |    33|
|15    |            R1                                     |rams_16b_7                                                    |     1|
|16    |            R11                                    |rams_16b_8                                                    |    65|
|17    |    processing_system7_0                           |design_1_processing_system7_0_0                               |   244|
|18    |      inst                                         |processing_system7_v5_5_processing_system7                    |   244|
|19    |    processing_system7_0_axi_periph                |design_1_processing_system7_0_axi_periph_0                    |  1191|
|20    |      s00_couplers                                 |s00_couplers_imp_1CFO1MB                                      |  1191|
|21    |        auto_pc                                    |design_1_auto_pc_0                                            |  1191|
|22    |          inst                                     |axi_protocol_converter_v2_1_8_axi_protocol_converter          |  1191|
|23    |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_8_b2s                             |  1191|
|24    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_8_b2s_ar_channel                  |   181|
|25    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm                  |    27|
|26    |                cmd_translator_0                   |axi_protocol_converter_v2_1_8_b2s_cmd_translator_2            |   142|
|27    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_8_b2s_incr_cmd_3                  |    48|
|28    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_8_b2s_wrap_cmd_4                  |    89|
|29    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_8_b2s_r_channel                   |   124|
|30    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1 |    72|
|31    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2 |    38|
|32    |              SI_REG                               |axi_register_slice_v2_1_8_axi_register_slice                  |   627|
|33    |                ar_pipe                            |axi_register_slice_v2_1_8_axic_register_slice                 |   217|
|34    |                aw_pipe                            |axi_register_slice_v2_1_8_axic_register_slice_1               |   216|
|35    |                b_pipe                             |axi_register_slice_v2_1_8_axic_register_slice__parameterized1 |    48|
|36    |                r_pipe                             |axi_register_slice_v2_1_8_axic_register_slice__parameterized2 |   146|
|37    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_8_b2s_aw_channel                  |   187|
|38    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm                  |    33|
|39    |                cmd_translator_0                   |axi_protocol_converter_v2_1_8_b2s_cmd_translator              |   138|
|40    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_8_b2s_incr_cmd                    |    46|
|41    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_8_b2s_wrap_cmd                    |    88|
|42    |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_8_b2s_b_channel                   |    70|
|43    |                bid_fifo_0                         |axi_protocol_converter_v2_1_8_b2s_simple_fifo                 |    38|
|44    |                bresp_fifo_0                       |axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0 |     8|
|45    |    rst_processing_system7_0_100M                  |design_1_rst_processing_system7_0_100M_0                      |    66|
|46    |      U0                                           |proc_sys_reset                                                |    66|
|47    |        EXT_LPF                                    |lpf                                                           |    23|
|48    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                      |     6|
|49    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                    |     6|
|50    |        SEQ                                        |sequence_psr                                                  |    38|
|51    |          SEQ_COUNTER                              |upcnt_n                                                       |    13|
+------+---------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:48 ; elapsed = 00:02:51 . Memory (MB): peak = 1803.285 ; gain = 826.352 ; free physical = 606 ; free virtual = 18467
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 1803.285 ; gain = 462.535 ; free physical = 606 ; free virtual = 18467
Synthesis Optimization Complete : Time (s): cpu = 00:02:48 ; elapsed = 00:02:51 . Memory (MB): peak = 1803.293 ; gain = 826.359 ; free physical = 606 ; free virtual = 18467
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 179 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
303 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:02:47 . Memory (MB): peak = 1803.293 ; gain = 718.824 ; free physical = 606 ; free virtual = 18470
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1835.305 ; gain = 0.000 ; free physical = 603 ; free virtual = 18468
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 23:35:05 2017...
