<dec f='llvm/build/lib/Target/Hexagon/HexagonGenInstrInfo.inc' l='2229' type='2214'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc' l='10429'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc' l='10447'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='582' c='_ZN12_GLOBAL__N_118HexagonBitSimplify18getUsedBitsInStoreEjRN4llvm9BitVectorEt'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1939' u='r' c='_ZN12_GLOBAL__N_117BitSimplification17genStoreUpperHalfEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='843' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders14isRegOffOpcodeEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='932' u='r' c='_ZNK12_GLOBAL__N_121HexagonConstExtenders15getRegOffOpcodeEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2775' c='_ZNK4llvm16HexagonInstrInfo13isValidOffsetEjiPKNS_18TargetRegisterInfoEb'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc' l='3835' c='_ZNK4llvm20HexagonMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
