/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_thd_core.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 5/5/11 11:46a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu May  5 11:23:44 2011
 *                 MD5 Checksum         9989cc87dbf3a85de8aa1d7c29dab260
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3461/rdb/b0/bchp_thd_core.h $
 * 
 * Hydra_Software_Devel/1   5/5/11 11:46a farshidf
 * SW3461-4: add the b0 RDB files
 *
 ***************************************************************************/

#ifndef BCHP_THD_CORE_H__
#define BCHP_THD_CORE_H__

/***************************************************************************
 *THD_CORE - THD Core Registers
 ***************************************************************************/
#define BCHP_THD_CORE_REVID                      0x000e0000 /* Revision ID */
#define BCHP_THD_CORE_GLB                        0x000e0004 /* Global */
#define BCHP_THD_CORE_CLK                        0x000e0008 /* Clock Control */
#define BCHP_THD_CORE_RST                        0x000e000c /* Reset Control */
#define BCHP_THD_CORE_RST2                       0x000e0010 /* Reset2 Control */
#define BCHP_THD_CORE_FRZ                        0x000e0014 /* Freeze Control */
#define BCHP_THD_CORE_BYP                        0x000e0018 /* Bypass Control */
#define BCHP_THD_CORE_TP                         0x000e001c /* Testport Control */
#define BCHP_THD_CORE_TP_FE                      0x000e0020 /* FE Testport Control */
#define BCHP_THD_CORE_TP_FW                      0x000e0024 /* FW Testport Control */
#define BCHP_THD_CORE_TP_FW_SIG                  0x000e0028 /* FW Testport Signature */
#define BCHP_THD_CORE_TP_BE                      0x000e002c /* BE Testport Control */
#define BCHP_THD_CORE_TP_FEC                     0x000e0030 /* FEC Testport Control */
#define BCHP_THD_CORE_BE_SA                      0x000e0034 /* BE Signature Analyzer */
#define BCHP_THD_CORE_FSCNT                      0x000e0038 /* Sample Rate Counter */
#define BCHP_THD_CORE_FSCNT2                     0x000e003c /* Sample Rate Counter 2 */
#define BCHP_THD_CORE_FSCNT3                     0x000e0040 /* Sample Rate Counter 3 */
#define BCHP_THD_CORE_FBCNT                      0x000e0044 /* Bin Rate Counter */
#define BCHP_THD_CORE_FBCNT2                     0x000e0048 /* Bin Rate Counter 2 */
#define BCHP_THD_CORE_FBCNT3                     0x000e004c /* Bin Rate Counter 3 */
#define BCHP_THD_CORE_STATUS                     0x000e0050 /* Real-Time Status */
#define BCHP_THD_CORE_INTR_STATUS                0x000e0054 /* Interrupt Status */
#define BCHP_THD_CORE_INTR_STATUS_CLR            0x000e0058 /* Interrupt Status Clear */
#define BCHP_THD_CORE_STATUSB                    0x000e005c /* Real-Time Status B */
#define BCHP_THD_CORE_INTR_STATUSB               0x000e0060 /* Interrupt Status B */
#define BCHP_THD_CORE_INTR_STATUSB_CLR           0x000e0064 /* Interrupt Status B Clear */
#define BCHP_THD_CORE_STATUS2                    0x000e0068 /* Real-Time Status 2 */
#define BCHP_THD_CORE_INTR_STATUS2               0x000e006c /* Interrupt Status 2 */
#define BCHP_THD_CORE_INTR_STATUS2_CLR           0x000e0070 /* Interrupt Status 2 Clear */
#define BCHP_THD_CORE_STATUS3                    0x000e0074 /* Real-Time Status 3 */
#define BCHP_THD_CORE_INTR_STATUS3               0x000e0078 /* Interrupt Status 3 */
#define BCHP_THD_CORE_INTR_STATUS3_CLR           0x000e007c /* Interrupt Status 3 Clear */
#define BCHP_THD_CORE_FE                         0x000e0080 /* Front End Control */
#define BCHP_THD_CORE_TIMEKEEPER                 0x000e0084 /* Internal Timekeeper */
#define BCHP_THD_CORE_IMPE                       0x000e0088 /* Impulse Erasure Control */
#define BCHP_THD_CORE_IMPE_ERASURE               0x000e008c /* Impulse Erasure Values */
#define BCHP_THD_CORE_IMPE_INST_THR              0x000e0090 /* Impulse Erasure Instantaneous Threshold */
#define BCHP_THD_CORE_IMPE_MA_THR                0x000e0094 /* Impulse Erasure Moving Average Threshold */
#define BCHP_THD_CORE_IMPE_ERASE_CNT             0x000e0098 /* Impulse Erasure Count */
#define BCHP_THD_CORE_CL                         0x000e009c /* Carrier Loop Control */
#define BCHP_THD_CORE_CL_FCW                     0x000e00a0 /* Carrier Loop Frequency Control Word */
#define BCHP_THD_CORE_CL_COEF                    0x000e00a4 /* Carrier Loop Coefficients */
#define BCHP_THD_CORE_CL_FEST                    0x000e00a8 /* Carrier Loop Fractional Estimates */
#define BCHP_THD_CORE_CL_IEST                    0x000e00ac /* Carrier Loop Integer Estimate */
#define BCHP_THD_CORE_CL_INT                     0x000e00b0 /* Carrier Loop Integrator */
#define BCHP_THD_CORE_CL_FILT                    0x000e00b4 /* Carrier Loop Filter Output */
#define BCHP_THD_CORE_CL_PA                      0x000e00b8 /* Carrier Loop Phase Accumulator */
#define BCHP_THD_CORE_TL_FCW                     0x000e00bc /* Timing Loop Frequency Control Word */
#define BCHP_THD_CORE_TL_COEF                    0x000e00c0 /* Timing Loop Coefficients */
#define BCHP_THD_CORE_TL_EST                     0x000e00c4 /* Timing Loop Estimate */
#define BCHP_THD_CORE_TL_INT                     0x000e00c8 /* Timing Loop Integrator */
#define BCHP_THD_CORE_TL_FILT                    0x000e00cc /* Timing Loop Filter Output */
#define BCHP_THD_CORE_TL_NCO                     0x000e00d0 /* Timing Loop NCO */
#define BCHP_THD_CORE_FW                         0x000e00d4 /* FFT Window Control */
#define BCHP_THD_CORE_FW_SEARCH                  0x000e00d8 /* FFT Window Peak Search Control */
#define BCHP_THD_CORE_FW_MISC                    0x000e00dc /* FFT Window Miscellaneous Control */
#define BCHP_THD_CORE_FW_MC                      0x000e00e0 /* FFT Window Maximum Correlation Control */
#define BCHP_THD_CORE_FW_OFFSET                  0x000e00e4 /* FFT Window Offset */
#define BCHP_THD_CORE_FW_LOOP_UPDATE             0x000e00e8 /* FFT Window Loop Update */
#define BCHP_THD_CORE_FW_ND                      0x000e00ec /* FFT Window Auto N&D Search Control */
#define BCHP_THD_CORE_FW_ND_N                    0x000e00f0 /* FFT Window Auto N Search Order */
#define BCHP_THD_CORE_FW_ND_D                    0x000e00f4 /* FFT Window Auto D Search Order */
#define BCHP_THD_CORE_FW_WIN                     0x000e00f8 /* FFT Window Time-Domain Windowing Control */
#define BCHP_THD_CORE_FW_WIN_LENGTH              0x000e00fc /* FFT Window Time-Domain Windowing Length */
#define BCHP_THD_CORE_FW_SPAN                    0x000e0100 /* FFT Window Channel Span */
#define BCHP_THD_CORE_FW_SPAN_INDEX              0x000e0104 /* FFT Window Channel Span Index */
#define BCHP_THD_CORE_FW_SLIP                    0x000e0108 /* FFT Window Slip */
#define BCHP_THD_CORE_FW_CORR                    0x000e010c /* FFT Window Correlation */
#define BCHP_THD_CORE_FW_CORR_INDEX              0x000e0110 /* FFT Window Correlation Index */
#define BCHP_THD_CORE_FW_CORR_MIN                0x000e0114 /* FFT Window Minimum Correlation */
#define BCHP_THD_CORE_FW_CORR_MIN_INDEX          0x000e0118 /* FFT Window Minimum Correlation Index */
#define BCHP_THD_CORE_FW_ABS_MIN_INDEX           0x000e011c /* FFT Window Absolute Minimum Correlation Index */
#define BCHP_THD_CORE_FW_CORR_MAX                0x000e0120 /* FFT Window Maximum Correlation */
#define BCHP_THD_CORE_DAGC                       0x000e0124 /* Digital AGC2 Loop Control */
#define BCHP_THD_CORE_DAGC_FILT                  0x000e0128 /* Digital AGC2 Loop Filter Output */
#define BCHP_THD_CORE_DAGC_UPDATE                0x000e012c /* Digital AGC2 Loop Update Control */
#define BCHP_THD_CORE_NOTCH_WIDTH                0x000e0130 /* Notch Width */
#define BCHP_THD_CORE_NOTCH_DEPTH                0x000e0134 /* Notch Depth */
#define BCHP_THD_CORE_NOTCH0_FCW                 0x000e0138 /* Notch0 Frequency Control Word */
#define BCHP_THD_CORE_NOTCH1_FCW                 0x000e013c /* Notch1 Frequency Control Word */
#define BCHP_THD_CORE_NOTCH2_FCW                 0x000e0140 /* Notch2 Frequency Control Word */
#define BCHP_THD_CORE_NOTCH3_FCW                 0x000e0144 /* Notch3 Frequency Control Word */
#define BCHP_THD_CORE_NOTCH4_FCW                 0x000e0148 /* Notch4 Frequency Control Word */
#define BCHP_THD_CORE_NOTCH5_FCW                 0x000e014c /* Notch5 Frequency Control Word */
#define BCHP_THD_CORE_NOTCH0M_INT                0x000e0150 /* Notch0M Integrator */
#define BCHP_THD_CORE_NOTCH0_INT                 0x000e0154 /* Notch0 Integrator */
#define BCHP_THD_CORE_NOTCH1_INT                 0x000e0158 /* Notch1 Integrator */
#define BCHP_THD_CORE_NOTCH2_INT                 0x000e015c /* Notch2 Integrator */
#define BCHP_THD_CORE_NOTCH3_INT                 0x000e0160 /* Notch3 Integrator */
#define BCHP_THD_CORE_NOTCH4_INT                 0x000e0164 /* Notch4 Integrator */
#define BCHP_THD_CORE_NOTCH_SWP1                 0x000e0168 /* Notch Sweep Control 1 */
#define BCHP_THD_CORE_NOTCH_SWP2                 0x000e016c /* Notch Sweep Control 2 */
#define BCHP_THD_CORE_NOTCH_SWP3                 0x000e0170 /* Notch Sweep Control 3 */
#define BCHP_THD_CORE_NOTCH_SWP4                 0x000e0174 /* Notch Sweep Control 4 */
#define BCHP_THD_CORE_NOTCH_SWP5                 0x000e0178 /* Notch Sweep Control 5 */
#define BCHP_THD_CORE_NOTCH_SWP6                 0x000e017c /* Notch Sweep Control 6 */
#define BCHP_THD_CORE_NOTCH_STATUS1              0x000e0180 /* Notch Sweep Status 1 */
#define BCHP_THD_CORE_NOTCH_STATUS2              0x000e0184 /* Notch Sweep Status 2 */
#define BCHP_THD_CORE_NOTCH_STATUS3              0x000e0188 /* Notch Sweep Status 3 */
#define BCHP_THD_CORE_NOTCH_STATUS4              0x000e018c /* Notch Sweep Status 4 */
#define BCHP_THD_CORE_NOTCH_STATUS5              0x000e0190 /* Notch Sweep Status 5 */
#define BCHP_THD_CORE_NOTCH_STATUS6              0x000e0194 /* Notch Sweep Status 6 */
#define BCHP_THD_CORE_NOTCH_STATUS7              0x000e0198 /* Notch Sweep Status 7 */
#define BCHP_THD_CORE_NOTCH_STATUS8              0x000e019c /* Notch Sweep Status 8 */
#define BCHP_THD_CORE_NOTCH_STATUS9              0x000e01a0 /* Notch Sweep Status 9 */
#define BCHP_THD_CORE_CP                         0x000e01a4 /* Continuous Pilot Control */
#define BCHP_THD_CORE_CP2                        0x000e01a8 /* Continuous Pilot Control */
#define BCHP_THD_CORE_CP_CGE                     0x000e01ac /* Continuous Pilot Common Gain Estimate */
#define BCHP_THD_CORE_CP_ICE0                    0x000e01b0 /* ICE Peak0 (Read will unfreeze all CP_ICE registers) */
#define BCHP_THD_CORE_CP_ICE1                    0x000e01b4 /* ICE Peak1 (Read will freeze all CP_ICE registers) */
#define BCHP_THD_CORE_CP_ICE2                    0x000e01b8 /* ICE Peak2 (Read will freeze all CP_ICE registers) */
#define BCHP_THD_CORE_CP_ICE3                    0x000e01bc /* ICE Peak3 (Read will freeze all CP_ICE registers) */
#define BCHP_THD_CORE_CP_ICE4                    0x000e01c0 /* ICE Peak4 (Read will freeze all CP_ICE registers) */
#define BCHP_THD_CORE_CP_ICE5                    0x000e01c4 /* ICE Peak5 (Read will freeze all CP_ICE registers) */
#define BCHP_THD_CORE_CP_CPE                     0x000e01c8 /* Continuous Pilot Common Phase Estimate */
#define BCHP_THD_CORE_CP_CE_MAG                  0x000e01cc /* Continuous Pilot Channel Estimate Magnitude */
#define BCHP_THD_CORE_CP_BAD                     0x000e01d0 /* Continuous Pilot Bad Pilot Control */
#define BCHP_THD_CORE_CP_BAD_ADDR                0x000e01d4 /* Continuous Pilot Bad Pilot Address */
#define BCHP_THD_CORE_CP_BAD_DATA                0x000e01d8 /* Continuous Pilot Bad PIlot Data */
#define BCHP_THD_CORE_CE                         0x000e01dc /* Channel Estimator Control */
#define BCHP_THD_CORE_CE_TCOEF01                 0x000e01e0 /* Channel Estimator Time Interpolator Coefficients 0,1 */
#define BCHP_THD_CORE_CE_TCOEF23                 0x000e01e4 /* Channel Estimator Time Interpolator Coefficients 2,3 */
#define BCHP_THD_CORE_CE_TCOEF45                 0x000e01e8 /* Channel Estimator Time Interpolator Coefficients 4,5 */
#define BCHP_THD_CORE_CE_TCOEF67                 0x000e01ec /* Channel Estimator Time Interpolator Coefficients 6,7 */
#define BCHP_THD_CORE_CE_TCOEF89                 0x000e01f0 /* Channel Estimator Time Interpolator Coefficients 8,9 */
#define BCHP_THD_CORE_CE_TCOEF1011               0x000e01f4 /* Channel Estimator Time Interpolator Coefficients 10,11 */
#define BCHP_THD_CORE_CE_TCOEF1213               0x000e01f8 /* Channel Estimator Time Interpolator Coefficients 12,13 */
#define BCHP_THD_CORE_CE_TCOEF14                 0x000e01fc /* Channel Estimator Time Interpolator Coefficient 14 */
#define BCHP_THD_CORE_CE_LMS                     0x000e0200 /* Channel Estimator Interpolator LMS Control */
#define BCHP_THD_CORE_FI                         0x000e0204 /* Frequency Interpolator Control */
#define BCHP_THD_CORE_FI_ADDR                    0x000e0208 /* Frequency Interpolator Coefficient Address */
#define BCHP_THD_CORE_FI_COEF                    0x000e020c /* Frequency Interpolator Coefficient Value */
#define BCHP_THD_CORE_ICI                        0x000e0210 /* ICI Canceller Control */
#define BCHP_THD_CORE_ICI_H1_POWER               0x000e0214 /* ICI Canceller Maximum H1 Power */
#define BCHP_THD_CORE_ICI_H1_INDEX               0x000e0218 /* ICI Canceller Maximum H1 Index */
#define BCHP_THD_CORE_EQ                         0x000e021c /* Equalizer Control */
#define BCHP_THD_CORE_EQ2                        0x000e0220 /* Equalizer Control */
#define BCHP_THD_CORE_EQ_SNR_CTL                 0x000e0224 /* Equalizer SNR Control */
#define BCHP_THD_CORE_EQ_SNR                     0x000e0228 /* Equalizer SNR */
#define BCHP_THD_CORE_EQ_SNRP                    0x000e022c /* Equalizer Pilot SNR */
#define BCHP_THD_CORE_CE_RECORD_CFG              0x000e0230 /* Channel Estimate Recording Config */
#define BCHP_THD_CORE_CE_READ_INDEX              0x000e0234 /* Channel Estimate Index */
#define BCHP_THD_CORE_CE_READ_DATA               0x000e0238 /* Channel Estimate Data */
#define BCHP_THD_CORE_SOFT_READ_CFG              0x000e023c /* Equalizer Soft Decision Config */
#define BCHP_THD_CORE_SOFT_READ_INDEX            0x000e0240 /* Equalizer Soft Decision Index */
#define BCHP_THD_CORE_SOFT_READ_DATA             0x000e0244 /* Equalizer Soft Decision Data */
#define BCHP_THD_CORE_TPS                        0x000e0248 /* TPS */
#define BCHP_THD_CORE_TPS_CELL_ID                0x000e024c /* TPS Cell Identifier */
#define BCHP_THD_CORE_TPS_MISC                   0x000e0250 /* TPS Miscellaneous */
#define BCHP_THD_CORE_TPS_OV                     0x000e0254 /* TPS Override */
#define BCHP_THD_CORE_TPS_CELL_ID_OV             0x000e0258 /* TPS Cell ID Override */
#define BCHP_THD_CORE_TPS_SYNC                   0x000e025c /* TPS Sync Acquisition and Retention */
#define BCHP_THD_CORE_TPS_STATUS                 0x000e0260 /* TPS Status */
#define BCHP_THD_CORE_TPS_MASK                   0x000e0264 /* TPS Mask */
#define BCHP_THD_CORE_TPS_FAST                   0x000e0268 /* TPS Fast Synchronization */
#define BCHP_THD_CORE_TPS_EXT_TIME               0x000e026c /* TPS External Time */
#define BCHP_THD_CORE_TPS_INT_TIME               0x000e0270 /* TPS Internal Time */
#define BCHP_THD_CORE_TPS_PARITY_01              0x000e0274 /* TPS Parity Bits for Frames 0 and 1 */
#define BCHP_THD_CORE_TPS_PARITY_23              0x000e0278 /* TPS Parity Bits for Frames 2 and 3 */
#define BCHP_THD_CORE_BCH_NBERC                  0x000e027c /* BCH Clean Block Counter */
#define BCHP_THD_CORE_BCH_CBERC                  0x000e0280 /* BCH Corrected Block Counter */
#define BCHP_THD_CORE_BCH_UBERC                  0x000e0284 /* BCH Uncorrectable Block Counter */
#define BCHP_THD_CORE_FEC                        0x000e0288 /* FEC Control */
#define BCHP_THD_CORE_FEC_SYNC                   0x000e028c /* FEC Sync Acquisition and Retention */
#define BCHP_THD_CORE_FEC_STATUS                 0x000e0290 /* FEC Status */
#define BCHP_THD_CORE_FEC_SA                     0x000e0294 /* FEC Signature Analyzer */
#define BCHP_THD_CORE_VIT                        0x000e0298 /* Viterbi Control */
#define BCHP_THD_CORE_VIT_OVS                    0x000e029c /* Viterbi Status Overwrite */
#define BCHP_THD_CORE_VIT_THR0                   0x000e02a0 /* Viterbi Sync Error Threshold for Rate-1/2 */
#define BCHP_THD_CORE_VIT_THR1                   0x000e02a4 /* Viterbi Sync Error Threshold for Rate-2/3 */
#define BCHP_THD_CORE_VIT_THR2                   0x000e02a8 /* Viterbi Sync Error Threshold for Rate-3/4 */
#define BCHP_THD_CORE_VIT_THR3                   0x000e02ac /* Viterbi Sync Error Threshold for Rate-5/6 */
#define BCHP_THD_CORE_VIT_THR4                   0x000e02b0 /* Viterbi Sync Error Threshold for Rate-6/7 */
#define BCHP_THD_CORE_VIT_THR5                   0x000e02b4 /* Viterbi Sync Error Threshold for Rate-7/8 */
#define BCHP_THD_CORE_VIT_INT                    0x000e02b8 /* Viterbi Sync Integration Period */
#define BCHP_THD_CORE_VIT_CNT                    0x000e02bc /* Viterbi Sync Integration Counter */
#define BCHP_THD_CORE_VIT_RCNT                   0x000e02c0 /* Viterbi Re-encoder Counter */
#define BCHP_THD_CORE_VIT_RERR                   0x000e02c4 /* Viterbi Re-encoder Error */
#define BCHP_THD_CORE_VIT_STATUS                 0x000e02c8 /* Viterbi Status */
#define BCHP_THD_CORE_VIT_STC                    0x000e02cc /* Viterbi State Change Counter */
#define BCHP_THD_CORE_RS_CERC                    0x000e02d0 /* RS Corrected Bit Counter */
#define BCHP_THD_CORE_RS_NBERC                   0x000e02d4 /* RS Clean Block Counter */
#define BCHP_THD_CORE_RS_CBERC                   0x000e02d8 /* RS Corrected Block Counter */
#define BCHP_THD_CORE_RS_UBERC                   0x000e02dc /* RS Uncorrectable Block Counter */
#define BCHP_THD_CORE_RS_CERC_B                  0x000e02e0 /* RS Corrected Bit Counter - ISDB-T Layer B */
#define BCHP_THD_CORE_RS_NBERC_B                 0x000e02e4 /* RS Clean Block Counter - ISDB-T Layer B */
#define BCHP_THD_CORE_RS_CBERC_B                 0x000e02e8 /* RS Corrected Block Counter - ISDB-T Layer B */
#define BCHP_THD_CORE_RS_UBERC_B                 0x000e02ec /* RS Uncorrectable Block Counter - ISDB-T Layer B */
#define BCHP_THD_CORE_RS_CERC_C                  0x000e02f0 /* RS Corrected Bit Counter - ISDB-T Layer C */
#define BCHP_THD_CORE_RS_NBERC_C                 0x000e02f4 /* RS Clean Block Counter - ISDB-T Layer C */
#define BCHP_THD_CORE_RS_CBERC_C                 0x000e02f8 /* RS Corrected Block Counter - ISDB-T Layer C */
#define BCHP_THD_CORE_RS_UBERC_C                 0x000e02fc /* RS Uncorrectable Block Counter - ISDB-T Layer C */
#define BCHP_THD_CORE_RS_SYNC_CTRL               0x000e0300 /* RS Sync Control */
#define BCHP_THD_CORE_RS_SYNC_CTRL_B             0x000e0304 /* RS Sync Control - ISDB-T Layer B */
#define BCHP_THD_CORE_RS_SYNC_CTRL_C             0x000e0308 /* RS Sync Control - ISDB-T Layer C */
#define BCHP_THD_CORE_RS_AC_CTRL                 0x000e030c /* RS Acquisition Control */
#define BCHP_THD_CORE_RS_RT_CTRL                 0x000e0310 /* RS Retention Control */
#define BCHP_THD_CORE_RS_AC_CTRL_B               0x000e0314 /* RS Acquisition Control - ISDB-T Layer B */
#define BCHP_THD_CORE_RS_RT_CTRL_B               0x000e0318 /* RS Retention Control - ISDB-T Layer B */
#define BCHP_THD_CORE_RS_AC_CTRL_C               0x000e031c /* RS Acquisition Control - ISDB-T Layer C */
#define BCHP_THD_CORE_RS_RT_CTRL_C               0x000e0320 /* RS Retention Control - ISDB-T Layer C */
#define BCHP_THD_CORE_FSIZE                      0x000e0324 /* Frame Size */
#define BCHP_THD_CORE_NFERC                      0x000e0328 /* Clean Frame Counter */
#define BCHP_THD_CORE_UFERC                      0x000e032c /* Errored Frame Counter */
#define BCHP_THD_CORE_BER                        0x000e0330 /* BERT Control */
#define BCHP_THD_CORE_BER_SYNC                   0x000e0334 /* BERT Sync Acquisition */
#define BCHP_THD_CORE_BER_ERR                    0x000e0338 /* BERT Bit Error Counter */
#define BCHP_THD_CORE_BER_CNT                    0x000e033c /* BERT Total Bit Counter */
#define BCHP_THD_CORE_OI                         0x000e0340 /* Output Interface Control */
#define BCHP_THD_CORE_OI_N                       0x000e0344 /* Output Interface Numerator Control Word */
#define BCHP_THD_CORE_OI_D                       0x000e0348 /* Output Interface Denominator Control Word */
#define BCHP_THD_CORE_OI_TSOUT_STATUS            0x000e034c /* Output Interface Transport Output Status */
#define BCHP_THD_CORE_OI_TSOUT                   0x000e0350 /* Output Interface Transport Output Data */
#define BCHP_THD_CORE_TMCC_MISC                  0x000e0354 /* TMCC Miscellaneous */
#define BCHP_THD_CORE_TMCC_RSVD                  0x000e0358 /* TMCC Reserved */
#define BCHP_THD_CORE_TMCC_LAYER_0               0x000e035c /* TMCC Layer 0 */
#define BCHP_THD_CORE_TMCC_LAYER_1               0x000e0360 /* TMCC Layer 1 */
#define BCHP_THD_CORE_TMCC_SYNC                  0x000e0364 /* TMCC Sync */
#define BCHP_THD_CORE_TMCC_DEC                   0x000e0368 /* TMCC Decoder */
#define BCHP_THD_CORE_TMCC_OV_0                  0x000e036c /* TMCC Override 0 */
#define BCHP_THD_CORE_TMCC_OV_1                  0x000e0370 /* TMCC Override 1 */
#define BCHP_THD_CORE_TMCC_MASK                  0x000e0374 /* TMCC Mask */
#define BCHP_THD_CORE_TMCC_FAST                  0x000e0378 /* TMCC Fast Synchronization */
#define BCHP_THD_CORE_TMCC_NBERC                 0x000e037c /* TMCC Clean Block Counter */
#define BCHP_THD_CORE_TMCC_CBERC                 0x000e0380 /* TMCC Corrected Block Counter */
#define BCHP_THD_CORE_TMCC_UBERC                 0x000e0384 /* TMCC Uncorrectable Block Counter */
#define BCHP_THD_CORE_TMCC_CFGA                  0x000e0388 /* TMCC Layer A Configuration */
#define BCHP_THD_CORE_TMCC_CFGB                  0x000e038c /* TMCC Layer B Configuration */
#define BCHP_THD_CORE_TMCC_CFGC                  0x000e0390 /* TMCC Layer C Configuration */
#define BCHP_THD_CORE_BER_ERR_B                  0x000e0394 /* Layer B BERT Bit Error Counter */
#define BCHP_THD_CORE_BER_CNT_B                  0x000e0398 /* Layer B BERT Total Bit Counter */
#define BCHP_THD_CORE_BER_ERR_C                  0x000e039c /* Layer C BERT Bit Error Counter */
#define BCHP_THD_CORE_BER_CNT_C                  0x000e03a0 /* Layer C BERT Total Bit Counter */
#define BCHP_THD_CORE_EQ_SNR_B                   0x000e03a4 /* Equalizer SNR Layer B */
#define BCHP_THD_CORE_EQ_SNR_C                   0x000e03a8 /* Equalizer SNR Layer C */
#define BCHP_THD_CORE_TDI_TEST                   0x000e03ac /* TDI Test */
#define BCHP_THD_CORE_TS_BUFF_A                  0x000e03b0 /* ISDB-T TS Output Buffer Layer A */
#define BCHP_THD_CORE_TS_BUFF_B                  0x000e03b4 /* ISDB-T TS Output Buffer Layer B */
#define BCHP_THD_CORE_TS_BUFF_C                  0x000e03b8 /* ISDB-T TS Output Buffer Layer C */
#define BCHP_THD_CORE_SCB_ADDR_OFFSET            0x000e03bc /* SCB Address Offset */
#define BCHP_THD_CORE_AC1_MISC                   0x000e03c0 /* AC1 Miscellaneous */
#define BCHP_THD_CORE_AC1_DATA0                  0x000e03c4 /* AC1 data */
#define BCHP_THD_CORE_AC1_DATA1                  0x000e03c8 /* AC1 data */
#define BCHP_THD_CORE_AC1_DATA2                  0x000e03cc /* AC1 data */
#define BCHP_THD_CORE_TP_TEST_MODE               0x000e03d0 /* TP Test Mode register */
#define BCHP_THD_CORE_TP_TEST_MISC0              0x000e03d4 /* TP Test MISC0 register */
#define BCHP_THD_CORE_TP_TEST_MISC1              0x000e03d8 /* TP Test MISC1 register */
#define BCHP_THD_CORE_TP_TEST_MISC2              0x000e03dc /* TP Test MISC2 register */
#define BCHP_THD_CORE_TS_TEST                    0x000e03e0 /* TS Test register */
#define BCHP_THD_CORE_SWSPARE1                   0x000e03e4 /* Spare Register1 */
#define BCHP_THD_CORE_SWSPARE2                   0x000e03e8 /* Spare Register2 */
#define BCHP_THD_CORE_SWSPARE3                   0x000e03ec /* Spare Register3 */
#define BCHP_THD_CORE_SWSPARE4                   0x000e03f0 /* Spare Register4 */
#define BCHP_THD_CORE_SWSPARE5                   0x000e03f4 /* Spare Register5 */
#define BCHP_THD_CORE_SWSPARE6                   0x000e03f8 /* Spare Register6 */

/***************************************************************************
 *REVID - Revision ID
 ***************************************************************************/
/* THD_CORE :: REVID :: reserved0 [31:16] */
#define BCHP_THD_CORE_REVID_reserved0_MASK                         0xffff0000
#define BCHP_THD_CORE_REVID_reserved0_SHIFT                        16

/* THD_CORE :: REVID :: MAJOR [15:08] */
#define BCHP_THD_CORE_REVID_MAJOR_MASK                             0x0000ff00
#define BCHP_THD_CORE_REVID_MAJOR_SHIFT                            8
#define BCHP_THD_CORE_REVID_MAJOR_DEFAULT                          5

/* THD_CORE :: REVID :: MINOR [07:00] */
#define BCHP_THD_CORE_REVID_MINOR_MASK                             0x000000ff
#define BCHP_THD_CORE_REVID_MINOR_SHIFT                            0
#define BCHP_THD_CORE_REVID_MINOR_DEFAULT                          1

/***************************************************************************
 *GLB - Global
 ***************************************************************************/
/* THD_CORE :: GLB :: GATE_OFF_ADC [31:20] */
#define BCHP_THD_CORE_GLB_GATE_OFF_ADC_MASK                        0xfff00000
#define BCHP_THD_CORE_GLB_GATE_OFF_ADC_SHIFT                       20
#define BCHP_THD_CORE_GLB_GATE_OFF_ADC_DEFAULT                     0

/* THD_CORE :: GLB :: SOFT_SHUTDOWN_STATUS [19:19] */
#define BCHP_THD_CORE_GLB_SOFT_SHUTDOWN_STATUS_MASK                0x00080000
#define BCHP_THD_CORE_GLB_SOFT_SHUTDOWN_STATUS_SHIFT               19
#define BCHP_THD_CORE_GLB_SOFT_SHUTDOWN_STATUS_DEFAULT             1

/* THD_CORE :: GLB :: SOFT_SHUTDOWN [18:18] */
#define BCHP_THD_CORE_GLB_SOFT_SHUTDOWN_MASK                       0x00040000
#define BCHP_THD_CORE_GLB_SOFT_SHUTDOWN_SHIFT                      18
#define BCHP_THD_CORE_GLB_SOFT_SHUTDOWN_DEFAULT                    1

/* THD_CORE :: GLB :: STBY_OV [17:17] */
#define BCHP_THD_CORE_GLB_STBY_OV_MASK                             0x00020000
#define BCHP_THD_CORE_GLB_STBY_OV_SHIFT                            17
#define BCHP_THD_CORE_GLB_STBY_OV_DEFAULT                          0

/* THD_CORE :: GLB :: STBY [16:16] */
#define BCHP_THD_CORE_GLB_STBY_MASK                                0x00010000
#define BCHP_THD_CORE_GLB_STBY_SHIFT                               16
#define BCHP_THD_CORE_GLB_STBY_DEFAULT                             0

/* THD_CORE :: GLB :: reserved0 [15:11] */
#define BCHP_THD_CORE_GLB_reserved0_MASK                           0x0000f800
#define BCHP_THD_CORE_GLB_reserved0_SHIFT                          11

/* THD_CORE :: GLB :: PSM_VDD_OV [10:10] */
#define BCHP_THD_CORE_GLB_PSM_VDD_OV_MASK                          0x00000400
#define BCHP_THD_CORE_GLB_PSM_VDD_OV_SHIFT                         10
#define BCHP_THD_CORE_GLB_PSM_VDD_OV_DEFAULT                       0

/* THD_CORE :: GLB :: PSM_VDD [09:08] */
#define BCHP_THD_CORE_GLB_PSM_VDD_MASK                             0x00000300
#define BCHP_THD_CORE_GLB_PSM_VDD_SHIFT                            8
#define BCHP_THD_CORE_GLB_PSM_VDD_DEFAULT                          0

/* THD_CORE :: GLB :: reserved1 [07:06] */
#define BCHP_THD_CORE_GLB_reserved1_MASK                           0x000000c0
#define BCHP_THD_CORE_GLB_reserved1_SHIFT                          6

/* THD_CORE :: GLB :: ICE_MODE [05:05] */
#define BCHP_THD_CORE_GLB_ICE_MODE_MASK                            0x00000020
#define BCHP_THD_CORE_GLB_ICE_MODE_SHIFT                           5
#define BCHP_THD_CORE_GLB_ICE_MODE_DEFAULT                         1

/* THD_CORE :: GLB :: BE_MODE [04:04] */
#define BCHP_THD_CORE_GLB_BE_MODE_MASK                             0x00000010
#define BCHP_THD_CORE_GLB_BE_MODE_SHIFT                            4
#define BCHP_THD_CORE_GLB_BE_MODE_DEFAULT                          0

/* THD_CORE :: GLB :: FE_MODE [03:03] */
#define BCHP_THD_CORE_GLB_FE_MODE_MASK                             0x00000008
#define BCHP_THD_CORE_GLB_FE_MODE_SHIFT                            3
#define BCHP_THD_CORE_GLB_FE_MODE_DEFAULT                          1

/* THD_CORE :: GLB :: FE_FREQ [02:02] */
#define BCHP_THD_CORE_GLB_FE_FREQ_MASK                             0x00000004
#define BCHP_THD_CORE_GLB_FE_FREQ_SHIFT                            2
#define BCHP_THD_CORE_GLB_FE_FREQ_DEFAULT                          1

/* THD_CORE :: GLB :: STD [01:00] */
#define BCHP_THD_CORE_GLB_STD_MASK                                 0x00000003
#define BCHP_THD_CORE_GLB_STD_SHIFT                                0
#define BCHP_THD_CORE_GLB_STD_DEFAULT                              0

/***************************************************************************
 *CLK - Clock Control
 ***************************************************************************/
/* THD_CORE :: CLK :: reserved0 [31:26] */
#define BCHP_THD_CORE_CLK_reserved0_MASK                           0xfc000000
#define BCHP_THD_CORE_CLK_reserved0_SHIFT                          26

/* THD_CORE :: CLK :: DIS_CLK_216NS [25:25] */
#define BCHP_THD_CORE_CLK_DIS_CLK_216NS_MASK                       0x02000000
#define BCHP_THD_CORE_CLK_DIS_CLK_216NS_SHIFT                      25
#define BCHP_THD_CORE_CLK_DIS_CLK_216NS_DEFAULT                    0

/* THD_CORE :: CLK :: DIS_CLK_216 [24:24] */
#define BCHP_THD_CORE_CLK_DIS_CLK_216_MASK                         0x01000000
#define BCHP_THD_CORE_CLK_DIS_CLK_216_SHIFT                        24
#define BCHP_THD_CORE_CLK_DIS_CLK_216_DEFAULT                      0

/* THD_CORE :: CLK :: DIS_CLK_M_NCO [23:23] */
#define BCHP_THD_CORE_CLK_DIS_CLK_M_NCO_MASK                       0x00800000
#define BCHP_THD_CORE_CLK_DIS_CLK_M_NCO_SHIFT                      23
#define BCHP_THD_CORE_CLK_DIS_CLK_M_NCO_DEFAULT                    0

/* THD_CORE :: CLK :: DIS_CLK_S_NCO [22:22] */
#define BCHP_THD_CORE_CLK_DIS_CLK_S_NCO_MASK                       0x00400000
#define BCHP_THD_CORE_CLK_DIS_CLK_S_NCO_SHIFT                      22
#define BCHP_THD_CORE_CLK_DIS_CLK_S_NCO_DEFAULT                    0

/* THD_CORE :: CLK :: DIS_CLK_S_EARLY [21:21] */
#define BCHP_THD_CORE_CLK_DIS_CLK_S_EARLY_MASK                     0x00200000
#define BCHP_THD_CORE_CLK_DIS_CLK_S_EARLY_SHIFT                    21
#define BCHP_THD_CORE_CLK_DIS_CLK_S_EARLY_DEFAULT                  0

/* THD_CORE :: CLK :: DIS_CLK_M [20:20] */
#define BCHP_THD_CORE_CLK_DIS_CLK_M_MASK                           0x00100000
#define BCHP_THD_CORE_CLK_DIS_CLK_M_SHIFT                          20
#define BCHP_THD_CORE_CLK_DIS_CLK_M_DEFAULT                        0

/* THD_CORE :: CLK :: reserved1 [19:19] */
#define BCHP_THD_CORE_CLK_reserved1_MASK                           0x00080000
#define BCHP_THD_CORE_CLK_reserved1_SHIFT                          19

/* THD_CORE :: CLK :: DIS_CLK_TDI_EXTM [18:18] */
#define BCHP_THD_CORE_CLK_DIS_CLK_TDI_EXTM_MASK                    0x00040000
#define BCHP_THD_CORE_CLK_DIS_CLK_TDI_EXTM_SHIFT                   18
#define BCHP_THD_CORE_CLK_DIS_CLK_TDI_EXTM_DEFAULT                 0

/* THD_CORE :: CLK :: DIS_CLK_SCB [17:17] */
#define BCHP_THD_CORE_CLK_DIS_CLK_SCB_MASK                         0x00020000
#define BCHP_THD_CORE_CLK_DIS_CLK_SCB_SHIFT                        17
#define BCHP_THD_CORE_CLK_DIS_CLK_SCB_DEFAULT                      0

/* THD_CORE :: CLK :: reserved2 [16:13] */
#define BCHP_THD_CORE_CLK_reserved2_MASK                           0x0001e000
#define BCHP_THD_CORE_CLK_reserved2_SHIFT                          13

/* THD_CORE :: CLK :: DIS_CLK_TPS [12:12] */
#define BCHP_THD_CORE_CLK_DIS_CLK_TPS_MASK                         0x00001000
#define BCHP_THD_CORE_CLK_DIS_CLK_TPS_SHIFT                        12
#define BCHP_THD_CORE_CLK_DIS_CLK_TPS_DEFAULT                      0

/* THD_CORE :: CLK :: reserved3 [11:09] */
#define BCHP_THD_CORE_CLK_reserved3_MASK                           0x00000e00
#define BCHP_THD_CORE_CLK_reserved3_SHIFT                          9

/* THD_CORE :: CLK :: DIS_CLK_FEC [08:08] */
#define BCHP_THD_CORE_CLK_DIS_CLK_FEC_MASK                         0x00000100
#define BCHP_THD_CORE_CLK_DIS_CLK_FEC_SHIFT                        8
#define BCHP_THD_CORE_CLK_DIS_CLK_FEC_DEFAULT                      0

/* THD_CORE :: CLK :: reserved4 [07:05] */
#define BCHP_THD_CORE_CLK_reserved4_MASK                           0x000000e0
#define BCHP_THD_CORE_CLK_reserved4_SHIFT                          5

/* THD_CORE :: CLK :: DIS_CLK_AFE [04:04] */
#define BCHP_THD_CORE_CLK_DIS_CLK_AFE_MASK                         0x00000010
#define BCHP_THD_CORE_CLK_DIS_CLK_AFE_SHIFT                        4
#define BCHP_THD_CORE_CLK_DIS_CLK_AFE_DEFAULT                      0

/* THD_CORE :: CLK :: DIS_CLK_2B [03:03] */
#define BCHP_THD_CORE_CLK_DIS_CLK_2B_MASK                          0x00000008
#define BCHP_THD_CORE_CLK_DIS_CLK_2B_SHIFT                         3
#define BCHP_THD_CORE_CLK_DIS_CLK_2B_DEFAULT                       0

/* THD_CORE :: CLK :: DIS_CLK_DP [02:02] */
#define BCHP_THD_CORE_CLK_DIS_CLK_DP_MASK                          0x00000004
#define BCHP_THD_CORE_CLK_DIS_CLK_DP_SHIFT                         2
#define BCHP_THD_CORE_CLK_DIS_CLK_DP_DEFAULT                       0

/* THD_CORE :: CLK :: DIS_CLK_B [01:01] */
#define BCHP_THD_CORE_CLK_DIS_CLK_B_MASK                           0x00000002
#define BCHP_THD_CORE_CLK_DIS_CLK_B_SHIFT                          1
#define BCHP_THD_CORE_CLK_DIS_CLK_B_DEFAULT                        0

/* THD_CORE :: CLK :: DIS_CLK_S [00:00] */
#define BCHP_THD_CORE_CLK_DIS_CLK_S_MASK                           0x00000001
#define BCHP_THD_CORE_CLK_DIS_CLK_S_SHIFT                          0
#define BCHP_THD_CORE_CLK_DIS_CLK_S_DEFAULT                        0

/***************************************************************************
 *RST - Reset Control
 ***************************************************************************/
/* THD_CORE :: RST :: NOTCH_SWEEP_RST [31:31] */
#define BCHP_THD_CORE_RST_NOTCH_SWEEP_RST_MASK                     0x80000000
#define BCHP_THD_CORE_RST_NOTCH_SWEEP_RST_SHIFT                    31
#define BCHP_THD_CORE_RST_NOTCH_SWEEP_RST_DEFAULT                  0

/* THD_CORE :: RST :: NOTCH_BBDC_RST [30:30] */
#define BCHP_THD_CORE_RST_NOTCH_BBDC_RST_MASK                      0x40000000
#define BCHP_THD_CORE_RST_NOTCH_BBDC_RST_SHIFT                     30
#define BCHP_THD_CORE_RST_NOTCH_BBDC_RST_DEFAULT                   0

/* THD_CORE :: RST :: NOTCH_DDFS_RST [29:29] */
#define BCHP_THD_CORE_RST_NOTCH_DDFS_RST_MASK                      0x20000000
#define BCHP_THD_CORE_RST_NOTCH_DDFS_RST_SHIFT                     29
#define BCHP_THD_CORE_RST_NOTCH_DDFS_RST_DEFAULT                   0

/* THD_CORE :: RST :: NOTCH_CTRL_RST [28:28] */
#define BCHP_THD_CORE_RST_NOTCH_CTRL_RST_MASK                      0x10000000
#define BCHP_THD_CORE_RST_NOTCH_CTRL_RST_SHIFT                     28
#define BCHP_THD_CORE_RST_NOTCH_CTRL_RST_DEFAULT                   0

/* THD_CORE :: RST :: BE_RST [27:27] */
#define BCHP_THD_CORE_RST_BE_RST_MASK                              0x08000000
#define BCHP_THD_CORE_RST_BE_RST_SHIFT                             27
#define BCHP_THD_CORE_RST_BE_RST_DEFAULT                           0

/* THD_CORE :: RST :: FE_RST [26:26] */
#define BCHP_THD_CORE_RST_FE_RST_MASK                              0x04000000
#define BCHP_THD_CORE_RST_FE_RST_SHIFT                             26
#define BCHP_THD_CORE_RST_FE_RST_DEFAULT                           0

/* THD_CORE :: RST :: BERT_CNT_RST [25:25] */
#define BCHP_THD_CORE_RST_BERT_CNT_RST_MASK                        0x02000000
#define BCHP_THD_CORE_RST_BERT_CNT_RST_SHIFT                       25
#define BCHP_THD_CORE_RST_BERT_CNT_RST_DEFAULT                     0

/* THD_CORE :: RST :: BERT_RST [24:24] */
#define BCHP_THD_CORE_RST_BERT_RST_MASK                            0x01000000
#define BCHP_THD_CORE_RST_BERT_RST_SHIFT                           24
#define BCHP_THD_CORE_RST_BERT_RST_DEFAULT                         0

/* THD_CORE :: RST :: FEC_SA_RST [23:23] */
#define BCHP_THD_CORE_RST_FEC_SA_RST_MASK                          0x00800000
#define BCHP_THD_CORE_RST_FEC_SA_RST_SHIFT                         23
#define BCHP_THD_CORE_RST_FEC_SA_RST_DEFAULT                       0

/* THD_CORE :: RST :: RS_ERC_RST [22:22] */
#define BCHP_THD_CORE_RST_RS_ERC_RST_MASK                          0x00400000
#define BCHP_THD_CORE_RST_RS_ERC_RST_SHIFT                         22
#define BCHP_THD_CORE_RST_RS_ERC_RST_DEFAULT                       0

/* THD_CORE :: RST :: RS_RST [21:21] */
#define BCHP_THD_CORE_RST_RS_RST_MASK                              0x00200000
#define BCHP_THD_CORE_RST_RS_RST_SHIFT                             21
#define BCHP_THD_CORE_RST_RS_RST_DEFAULT                           0

/* THD_CORE :: RST :: FEC_RST [20:20] */
#define BCHP_THD_CORE_RST_FEC_RST_MASK                             0x00100000
#define BCHP_THD_CORE_RST_FEC_RST_SHIFT                            20
#define BCHP_THD_CORE_RST_FEC_RST_DEFAULT                          0

/* THD_CORE :: RST :: BCH_ERC_RST [19:19] */
#define BCHP_THD_CORE_RST_BCH_ERC_RST_MASK                         0x00080000
#define BCHP_THD_CORE_RST_BCH_ERC_RST_SHIFT                        19
#define BCHP_THD_CORE_RST_BCH_ERC_RST_DEFAULT                      0

/* THD_CORE :: RST :: TPS_SAVE_RST [18:18] */
#define BCHP_THD_CORE_RST_TPS_SAVE_RST_MASK                        0x00040000
#define BCHP_THD_CORE_RST_TPS_SAVE_RST_SHIFT                       18
#define BCHP_THD_CORE_RST_TPS_SAVE_RST_DEFAULT                     0

/* THD_CORE :: RST :: TPS_RST [17:17] */
#define BCHP_THD_CORE_RST_TPS_RST_MASK                             0x00020000
#define BCHP_THD_CORE_RST_TPS_RST_SHIFT                            17
#define BCHP_THD_CORE_RST_TPS_RST_DEFAULT                          0

/* THD_CORE :: RST :: SNR_RST [16:16] */
#define BCHP_THD_CORE_RST_SNR_RST_MASK                             0x00010000
#define BCHP_THD_CORE_RST_SNR_RST_SHIFT                            16
#define BCHP_THD_CORE_RST_SNR_RST_DEFAULT                          0

/* THD_CORE :: RST :: ICI_RST [15:15] */
#define BCHP_THD_CORE_RST_ICI_RST_MASK                             0x00008000
#define BCHP_THD_CORE_RST_ICI_RST_SHIFT                            15
#define BCHP_THD_CORE_RST_ICI_RST_DEFAULT                          0

/* THD_CORE :: RST :: CE_AVG_RST [14:14] */
#define BCHP_THD_CORE_RST_CE_AVG_RST_MASK                          0x00004000
#define BCHP_THD_CORE_RST_CE_AVG_RST_SHIFT                         14
#define BCHP_THD_CORE_RST_CE_AVG_RST_DEFAULT                       0

/* THD_CORE :: RST :: FFT_RST [13:13] */
#define BCHP_THD_CORE_RST_FFT_RST_MASK                             0x00002000
#define BCHP_THD_CORE_RST_FFT_RST_SHIFT                            13
#define BCHP_THD_CORE_RST_FFT_RST_DEFAULT                          0

/* THD_CORE :: RST :: FW_RST [12:12] */
#define BCHP_THD_CORE_RST_FW_RST_MASK                              0x00001000
#define BCHP_THD_CORE_RST_FW_RST_SHIFT                             12
#define BCHP_THD_CORE_RST_FW_RST_DEFAULT                           0

/* THD_CORE :: RST :: reserved0 [11:11] */
#define BCHP_THD_CORE_RST_reserved0_MASK                           0x00000800
#define BCHP_THD_CORE_RST_reserved0_SHIFT                          11

/* THD_CORE :: RST :: TL_RST [10:10] */
#define BCHP_THD_CORE_RST_TL_RST_MASK                              0x00000400
#define BCHP_THD_CORE_RST_TL_RST_SHIFT                             10
#define BCHP_THD_CORE_RST_TL_RST_DEFAULT                           0

/* THD_CORE :: RST :: CL_RST [09:09] */
#define BCHP_THD_CORE_RST_CL_RST_MASK                              0x00000200
#define BCHP_THD_CORE_RST_CL_RST_SHIFT                             9
#define BCHP_THD_CORE_RST_CL_RST_DEFAULT                           0

/* THD_CORE :: RST :: reserved1 [08:08] */
#define BCHP_THD_CORE_RST_reserved1_MASK                           0x00000100
#define BCHP_THD_CORE_RST_reserved1_SHIFT                          8

/* THD_CORE :: RST :: DAGC_RST [07:07] */
#define BCHP_THD_CORE_RST_DAGC_RST_MASK                            0x00000080
#define BCHP_THD_CORE_RST_DAGC_RST_SHIFT                           7
#define BCHP_THD_CORE_RST_DAGC_RST_DEFAULT                         0

/* THD_CORE :: RST :: reserved2 [06:04] */
#define BCHP_THD_CORE_RST_reserved2_MASK                           0x00000070
#define BCHP_THD_CORE_RST_reserved2_SHIFT                          4

/* THD_CORE :: RST :: FE_FIFO_RST [03:03] */
#define BCHP_THD_CORE_RST_FE_FIFO_RST_MASK                         0x00000008
#define BCHP_THD_CORE_RST_FE_FIFO_RST_SHIFT                        3
#define BCHP_THD_CORE_RST_FE_FIFO_RST_DEFAULT                      0

/* THD_CORE :: RST :: CLK_AFE_RST [02:02] */
#define BCHP_THD_CORE_RST_CLK_AFE_RST_MASK                         0x00000004
#define BCHP_THD_CORE_RST_CLK_AFE_RST_SHIFT                        2
#define BCHP_THD_CORE_RST_CLK_AFE_RST_DEFAULT                      0

/* THD_CORE :: RST :: CLK_M_RST [01:01] */
#define BCHP_THD_CORE_RST_CLK_M_RST_MASK                           0x00000002
#define BCHP_THD_CORE_RST_CLK_M_RST_SHIFT                          1
#define BCHP_THD_CORE_RST_CLK_M_RST_DEFAULT                        0

/* THD_CORE :: RST :: REG_RST [00:00] */
#define BCHP_THD_CORE_RST_REG_RST_MASK                             0x00000001
#define BCHP_THD_CORE_RST_REG_RST_SHIFT                            0
#define BCHP_THD_CORE_RST_REG_RST_DEFAULT                          0

/***************************************************************************
 *RST2 - Reset2 Control
 ***************************************************************************/
/* THD_CORE :: RST2 :: reserved0 [31:17] */
#define BCHP_THD_CORE_RST2_reserved0_MASK                          0xfffe0000
#define BCHP_THD_CORE_RST2_reserved0_SHIFT                         17

/* THD_CORE :: RST2 :: RS_SYNC_RST [16:16] */
#define BCHP_THD_CORE_RST2_RS_SYNC_RST_MASK                        0x00010000
#define BCHP_THD_CORE_RST2_RS_SYNC_RST_SHIFT                       16
#define BCHP_THD_CORE_RST2_RS_SYNC_RST_DEFAULT                     0

/* THD_CORE :: RST2 :: RS_SYNC_RST_B [15:15] */
#define BCHP_THD_CORE_RST2_RS_SYNC_RST_B_MASK                      0x00008000
#define BCHP_THD_CORE_RST2_RS_SYNC_RST_B_SHIFT                     15
#define BCHP_THD_CORE_RST2_RS_SYNC_RST_B_DEFAULT                   0

/* THD_CORE :: RST2 :: RS_SYNC_RST_C [14:14] */
#define BCHP_THD_CORE_RST2_RS_SYNC_RST_C_MASK                      0x00004000
#define BCHP_THD_CORE_RST2_RS_SYNC_RST_C_SHIFT                     14
#define BCHP_THD_CORE_RST2_RS_SYNC_RST_C_DEFAULT                   0

/* THD_CORE :: RST2 :: RS_ERC_RST_B [13:13] */
#define BCHP_THD_CORE_RST2_RS_ERC_RST_B_MASK                       0x00002000
#define BCHP_THD_CORE_RST2_RS_ERC_RST_B_SHIFT                      13
#define BCHP_THD_CORE_RST2_RS_ERC_RST_B_DEFAULT                    0

/* THD_CORE :: RST2 :: RS_ERC_RST_C [12:12] */
#define BCHP_THD_CORE_RST2_RS_ERC_RST_C_MASK                       0x00001000
#define BCHP_THD_CORE_RST2_RS_ERC_RST_C_SHIFT                      12
#define BCHP_THD_CORE_RST2_RS_ERC_RST_C_DEFAULT                    0

/* THD_CORE :: RST2 :: reserved1 [11:09] */
#define BCHP_THD_CORE_RST2_reserved1_MASK                          0x00000e00
#define BCHP_THD_CORE_RST2_reserved1_SHIFT                         9

/* THD_CORE :: RST2 :: FW_REF_RST [08:08] */
#define BCHP_THD_CORE_RST2_FW_REF_RST_MASK                         0x00000100
#define BCHP_THD_CORE_RST2_FW_REF_RST_SHIFT                        8
#define BCHP_THD_CORE_RST2_FW_REF_RST_DEFAULT                      0

/* THD_CORE :: RST2 :: reserved2 [07:07] */
#define BCHP_THD_CORE_RST2_reserved2_MASK                          0x00000080
#define BCHP_THD_CORE_RST2_reserved2_SHIFT                         7

/* THD_CORE :: RST2 :: TMCC_ERC_RST [06:06] */
#define BCHP_THD_CORE_RST2_TMCC_ERC_RST_MASK                       0x00000040
#define BCHP_THD_CORE_RST2_TMCC_ERC_RST_SHIFT                      6
#define BCHP_THD_CORE_RST2_TMCC_ERC_RST_DEFAULT                    0

/* THD_CORE :: RST2 :: TMCC_RST [05:05] */
#define BCHP_THD_CORE_RST2_TMCC_RST_MASK                           0x00000020
#define BCHP_THD_CORE_RST2_TMCC_RST_SHIFT                          5
#define BCHP_THD_CORE_RST2_TMCC_RST_DEFAULT                        0

/* THD_CORE :: RST2 :: IMPE_CNT_RST [04:04] */
#define BCHP_THD_CORE_RST2_IMPE_CNT_RST_MASK                       0x00000010
#define BCHP_THD_CORE_RST2_IMPE_CNT_RST_SHIFT                      4
#define BCHP_THD_CORE_RST2_IMPE_CNT_RST_DEFAULT                    0

/* THD_CORE :: RST2 :: GPDS_RST [03:03] */
#define BCHP_THD_CORE_RST2_GPDS_RST_MASK                           0x00000008
#define BCHP_THD_CORE_RST2_GPDS_RST_SHIFT                          3
#define BCHP_THD_CORE_RST2_GPDS_RST_DEFAULT                        0

/* THD_CORE :: RST2 :: CP_BAD_RST [02:02] */
#define BCHP_THD_CORE_RST2_CP_BAD_RST_MASK                         0x00000004
#define BCHP_THD_CORE_RST2_CP_BAD_RST_SHIFT                        2
#define BCHP_THD_CORE_RST2_CP_BAD_RST_DEFAULT                      0

/* THD_CORE :: RST2 :: ISDBT_TDI_RST [01:01] */
#define BCHP_THD_CORE_RST2_ISDBT_TDI_RST_MASK                      0x00000002
#define BCHP_THD_CORE_RST2_ISDBT_TDI_RST_SHIFT                     1
#define BCHP_THD_CORE_RST2_ISDBT_TDI_RST_DEFAULT                   0

/* THD_CORE :: RST2 :: NSE_AVG_RST [00:00] */
#define BCHP_THD_CORE_RST2_NSE_AVG_RST_MASK                        0x00000001
#define BCHP_THD_CORE_RST2_NSE_AVG_RST_SHIFT                       0
#define BCHP_THD_CORE_RST2_NSE_AVG_RST_DEFAULT                     0

/***************************************************************************
 *FRZ - Freeze Control
 ***************************************************************************/
/* THD_CORE :: FRZ :: reserved0 [31:27] */
#define BCHP_THD_CORE_FRZ_reserved0_MASK                           0xf8000000
#define BCHP_THD_CORE_FRZ_reserved0_SHIFT                          27

/* THD_CORE :: FRZ :: NOTCH_DDFS_FRZ [26:26] */
#define BCHP_THD_CORE_FRZ_NOTCH_DDFS_FRZ_MASK                      0x04000000
#define BCHP_THD_CORE_FRZ_NOTCH_DDFS_FRZ_SHIFT                     26
#define BCHP_THD_CORE_FRZ_NOTCH_DDFS_FRZ_DEFAULT                   1

/* THD_CORE :: FRZ :: NOTCH4_FRZ [25:25] */
#define BCHP_THD_CORE_FRZ_NOTCH4_FRZ_MASK                          0x02000000
#define BCHP_THD_CORE_FRZ_NOTCH4_FRZ_SHIFT                         25
#define BCHP_THD_CORE_FRZ_NOTCH4_FRZ_DEFAULT                       1

/* THD_CORE :: FRZ :: NOTCH3_FRZ [24:24] */
#define BCHP_THD_CORE_FRZ_NOTCH3_FRZ_MASK                          0x01000000
#define BCHP_THD_CORE_FRZ_NOTCH3_FRZ_SHIFT                         24
#define BCHP_THD_CORE_FRZ_NOTCH3_FRZ_DEFAULT                       1

/* THD_CORE :: FRZ :: NOTCH2_FRZ [23:23] */
#define BCHP_THD_CORE_FRZ_NOTCH2_FRZ_MASK                          0x00800000
#define BCHP_THD_CORE_FRZ_NOTCH2_FRZ_SHIFT                         23
#define BCHP_THD_CORE_FRZ_NOTCH2_FRZ_DEFAULT                       1

/* THD_CORE :: FRZ :: NOTCH1_FRZ [22:22] */
#define BCHP_THD_CORE_FRZ_NOTCH1_FRZ_MASK                          0x00400000
#define BCHP_THD_CORE_FRZ_NOTCH1_FRZ_SHIFT                         22
#define BCHP_THD_CORE_FRZ_NOTCH1_FRZ_DEFAULT                       1

/* THD_CORE :: FRZ :: NOTCH0_FRZ [21:21] */
#define BCHP_THD_CORE_FRZ_NOTCH0_FRZ_MASK                          0x00200000
#define BCHP_THD_CORE_FRZ_NOTCH0_FRZ_SHIFT                         21
#define BCHP_THD_CORE_FRZ_NOTCH0_FRZ_DEFAULT                       1

/* THD_CORE :: FRZ :: NOTCH0M_FRZ [20:20] */
#define BCHP_THD_CORE_FRZ_NOTCH0M_FRZ_MASK                         0x00100000
#define BCHP_THD_CORE_FRZ_NOTCH0M_FRZ_SHIFT                        20
#define BCHP_THD_CORE_FRZ_NOTCH0M_FRZ_DEFAULT                      1

/* THD_CORE :: FRZ :: reserved1 [19:17] */
#define BCHP_THD_CORE_FRZ_reserved1_MASK                           0x000e0000
#define BCHP_THD_CORE_FRZ_reserved1_SHIFT                          17

/* THD_CORE :: FRZ :: CE_AVG_FRZ [16:16] */
#define BCHP_THD_CORE_FRZ_CE_AVG_FRZ_MASK                          0x00010000
#define BCHP_THD_CORE_FRZ_CE_AVG_FRZ_SHIFT                         16
#define BCHP_THD_CORE_FRZ_CE_AVG_FRZ_DEFAULT                       1

/* THD_CORE :: FRZ :: CP_TPHASE_FRZ [15:15] */
#define BCHP_THD_CORE_FRZ_CP_TPHASE_FRZ_MASK                       0x00008000
#define BCHP_THD_CORE_FRZ_CP_TPHASE_FRZ_SHIFT                      15
#define BCHP_THD_CORE_FRZ_CP_TPHASE_FRZ_DEFAULT                    1

/* THD_CORE :: FRZ :: CP_TFINE_FRZ [14:14] */
#define BCHP_THD_CORE_FRZ_CP_TFINE_FRZ_MASK                        0x00004000
#define BCHP_THD_CORE_FRZ_CP_TFINE_FRZ_SHIFT                       14
#define BCHP_THD_CORE_FRZ_CP_TFINE_FRZ_DEFAULT                     1

/* THD_CORE :: FRZ :: CP_CFINE_FRZ [13:13] */
#define BCHP_THD_CORE_FRZ_CP_CFINE_FRZ_MASK                        0x00002000
#define BCHP_THD_CORE_FRZ_CP_CFINE_FRZ_SHIFT                       13
#define BCHP_THD_CORE_FRZ_CP_CFINE_FRZ_DEFAULT                     1

/* THD_CORE :: FRZ :: CP_CINT_FRZ [12:12] */
#define BCHP_THD_CORE_FRZ_CP_CINT_FRZ_MASK                         0x00001000
#define BCHP_THD_CORE_FRZ_CP_CINT_FRZ_SHIFT                        12
#define BCHP_THD_CORE_FRZ_CP_CINT_FRZ_DEFAULT                      1

/* THD_CORE :: FRZ :: reserved2 [11:10] */
#define BCHP_THD_CORE_FRZ_reserved2_MASK                           0x00000c00
#define BCHP_THD_CORE_FRZ_reserved2_SHIFT                          10

/* THD_CORE :: FRZ :: FW_FRZ [09:09] */
#define BCHP_THD_CORE_FRZ_FW_FRZ_MASK                              0x00000200
#define BCHP_THD_CORE_FRZ_FW_FRZ_SHIFT                             9
#define BCHP_THD_CORE_FRZ_FW_FRZ_DEFAULT                           1

/* THD_CORE :: FRZ :: reserved3 [08:07] */
#define BCHP_THD_CORE_FRZ_reserved3_MASK                           0x00000180
#define BCHP_THD_CORE_FRZ_reserved3_SHIFT                          7

/* THD_CORE :: FRZ :: TL_FRZ [06:06] */
#define BCHP_THD_CORE_FRZ_TL_FRZ_MASK                              0x00000040
#define BCHP_THD_CORE_FRZ_TL_FRZ_SHIFT                             6
#define BCHP_THD_CORE_FRZ_TL_FRZ_DEFAULT                           1

/* THD_CORE :: FRZ :: CL_FRZ [05:05] */
#define BCHP_THD_CORE_FRZ_CL_FRZ_MASK                              0x00000020
#define BCHP_THD_CORE_FRZ_CL_FRZ_SHIFT                             5
#define BCHP_THD_CORE_FRZ_CL_FRZ_DEFAULT                           1

/* THD_CORE :: FRZ :: reserved4 [04:04] */
#define BCHP_THD_CORE_FRZ_reserved4_MASK                           0x00000010
#define BCHP_THD_CORE_FRZ_reserved4_SHIFT                          4

/* THD_CORE :: FRZ :: DAGC_FRZ [03:03] */
#define BCHP_THD_CORE_FRZ_DAGC_FRZ_MASK                            0x00000008
#define BCHP_THD_CORE_FRZ_DAGC_FRZ_SHIFT                           3
#define BCHP_THD_CORE_FRZ_DAGC_FRZ_DEFAULT                         1

/* THD_CORE :: FRZ :: reserved5 [02:00] */
#define BCHP_THD_CORE_FRZ_reserved5_MASK                           0x00000007
#define BCHP_THD_CORE_FRZ_reserved5_SHIFT                          0

/***************************************************************************
 *BYP - Bypass Control
 ***************************************************************************/
/* THD_CORE :: BYP :: reserved0 [31:23] */
#define BCHP_THD_CORE_BYP_reserved0_MASK                           0xff800000
#define BCHP_THD_CORE_BYP_reserved0_SHIFT                          23

/* THD_CORE :: BYP :: EXP_PERSYM_NSE_BYP [22:22] */
#define BCHP_THD_CORE_BYP_EXP_PERSYM_NSE_BYP_MASK                  0x00400000
#define BCHP_THD_CORE_BYP_EXP_PERSYM_NSE_BYP_SHIFT                 22
#define BCHP_THD_CORE_BYP_EXP_PERSYM_NSE_BYP_DEFAULT               1

/* THD_CORE :: BYP :: IMPE_BYP [21:21] */
#define BCHP_THD_CORE_BYP_IMPE_BYP_MASK                            0x00200000
#define BCHP_THD_CORE_BYP_IMPE_BYP_SHIFT                           21
#define BCHP_THD_CORE_BYP_IMPE_BYP_DEFAULT                         1

/* THD_CORE :: BYP :: NOTCH_BYP [20:20] */
#define BCHP_THD_CORE_BYP_NOTCH_BYP_MASK                           0x00100000
#define BCHP_THD_CORE_BYP_NOTCH_BYP_SHIFT                          20
#define BCHP_THD_CORE_BYP_NOTCH_BYP_DEFAULT                        1

/* THD_CORE :: BYP :: ISDBT_FDI_BYP [19:19] */
#define BCHP_THD_CORE_BYP_ISDBT_FDI_BYP_MASK                       0x00080000
#define BCHP_THD_CORE_BYP_ISDBT_FDI_BYP_SHIFT                      19
#define BCHP_THD_CORE_BYP_ISDBT_FDI_BYP_DEFAULT                    0

/* THD_CORE :: BYP :: ISDBT_TDI_BYP [18:18] */
#define BCHP_THD_CORE_BYP_ISDBT_TDI_BYP_MASK                       0x00040000
#define BCHP_THD_CORE_BYP_ISDBT_TDI_BYP_SHIFT                      18
#define BCHP_THD_CORE_BYP_ISDBT_TDI_BYP_DEFAULT                    0

/* THD_CORE :: BYP :: EXP_FRAC_BYP [17:17] */
#define BCHP_THD_CORE_BYP_EXP_FRAC_BYP_MASK                        0x00020000
#define BCHP_THD_CORE_BYP_EXP_FRAC_BYP_SHIFT                       17
#define BCHP_THD_CORE_BYP_EXP_FRAC_BYP_DEFAULT                     0

/* THD_CORE :: BYP :: EXP_AVG_NSE_BYP [16:16] */
#define BCHP_THD_CORE_BYP_EXP_AVG_NSE_BYP_MASK                     0x00010000
#define BCHP_THD_CORE_BYP_EXP_AVG_NSE_BYP_SHIFT                    16
#define BCHP_THD_CORE_BYP_EXP_AVG_NSE_BYP_DEFAULT                  0

/* THD_CORE :: BYP :: EXP_NSE_BYP [15:15] */
#define BCHP_THD_CORE_BYP_EXP_NSE_BYP_MASK                         0x00008000
#define BCHP_THD_CORE_BYP_EXP_NSE_BYP_SHIFT                        15
#define BCHP_THD_CORE_BYP_EXP_NSE_BYP_DEFAULT                      0

/* THD_CORE :: BYP :: EXP_CHAN_BYP [14:14] */
#define BCHP_THD_CORE_BYP_EXP_CHAN_BYP_MASK                        0x00004000
#define BCHP_THD_CORE_BYP_EXP_CHAN_BYP_SHIFT                       14
#define BCHP_THD_CORE_BYP_EXP_CHAN_BYP_DEFAULT                     0

/* THD_CORE :: BYP :: NSE_AVG_BYP [13:13] */
#define BCHP_THD_CORE_BYP_NSE_AVG_BYP_MASK                         0x00002000
#define BCHP_THD_CORE_BYP_NSE_AVG_BYP_SHIFT                        13
#define BCHP_THD_CORE_BYP_NSE_AVG_BYP_DEFAULT                      1

/* THD_CORE :: BYP :: EQ_BIT_SCALING_BYP [12:12] */
#define BCHP_THD_CORE_BYP_EQ_BIT_SCALING_BYP_MASK                  0x00001000
#define BCHP_THD_CORE_BYP_EQ_BIT_SCALING_BYP_SHIFT                 12
#define BCHP_THD_CORE_BYP_EQ_BIT_SCALING_BYP_DEFAULT               0

/* THD_CORE :: BYP :: ICI_BYP [11:11] */
#define BCHP_THD_CORE_BYP_ICI_BYP_MASK                             0x00000800
#define BCHP_THD_CORE_BYP_ICI_BYP_SHIFT                            11
#define BCHP_THD_CORE_BYP_ICI_BYP_DEFAULT                          0

/* THD_CORE :: BYP :: CPE_BYP [10:10] */
#define BCHP_THD_CORE_BYP_CPE_BYP_MASK                             0x00000400
#define BCHP_THD_CORE_BYP_CPE_BYP_SHIFT                            10
#define BCHP_THD_CORE_BYP_CPE_BYP_DEFAULT                          0

/* THD_CORE :: BYP :: CE_AVG_BYP [09:09] */
#define BCHP_THD_CORE_BYP_CE_AVG_BYP_MASK                          0x00000200
#define BCHP_THD_CORE_BYP_CE_AVG_BYP_SHIFT                         9
#define BCHP_THD_CORE_BYP_CE_AVG_BYP_DEFAULT                       1

/* THD_CORE :: BYP :: CE_BYP [08:08] */
#define BCHP_THD_CORE_BYP_CE_BYP_MASK                              0x00000100
#define BCHP_THD_CORE_BYP_CE_BYP_SHIFT                             8
#define BCHP_THD_CORE_BYP_CE_BYP_DEFAULT                           0

/* THD_CORE :: BYP :: FFT_ROT_BYP [07:07] */
#define BCHP_THD_CORE_BYP_FFT_ROT_BYP_MASK                         0x00000080
#define BCHP_THD_CORE_BYP_FFT_ROT_BYP_SHIFT                        7
#define BCHP_THD_CORE_BYP_FFT_ROT_BYP_DEFAULT                      0

/* THD_CORE :: BYP :: reserved1 [06:06] */
#define BCHP_THD_CORE_BYP_reserved1_MASK                           0x00000040
#define BCHP_THD_CORE_BYP_reserved1_SHIFT                          6

/* THD_CORE :: BYP :: DAGC_BYP [05:05] */
#define BCHP_THD_CORE_BYP_DAGC_BYP_MASK                            0x00000020
#define BCHP_THD_CORE_BYP_DAGC_BYP_SHIFT                           5
#define BCHP_THD_CORE_BYP_DAGC_BYP_DEFAULT                         0

/* THD_CORE :: BYP :: reserved2 [04:00] */
#define BCHP_THD_CORE_BYP_reserved2_MASK                           0x0000001f
#define BCHP_THD_CORE_BYP_reserved2_SHIFT                          0

/***************************************************************************
 *TP - Testport Control
 ***************************************************************************/
/* THD_CORE :: TP :: reserved0 [31:09] */
#define BCHP_THD_CORE_TP_reserved0_MASK                            0xfffffe00
#define BCHP_THD_CORE_TP_reserved0_SHIFT                           9

/* THD_CORE :: TP :: USE_TP_IN_RESET [08:08] */
#define BCHP_THD_CORE_TP_USE_TP_IN_RESET_MASK                      0x00000100
#define BCHP_THD_CORE_TP_USE_TP_IN_RESET_SHIFT                     8
#define BCHP_THD_CORE_TP_USE_TP_IN_RESET_DEFAULT                   1

/* THD_CORE :: TP :: reserved1 [07:06] */
#define BCHP_THD_CORE_TP_reserved1_MASK                            0x000000c0
#define BCHP_THD_CORE_TP_reserved1_SHIFT                           6

/* THD_CORE :: TP :: OUTPUT_SELECT [05:04] */
#define BCHP_THD_CORE_TP_OUTPUT_SELECT_MASK                        0x00000030
#define BCHP_THD_CORE_TP_OUTPUT_SELECT_SHIFT                       4
#define BCHP_THD_CORE_TP_OUTPUT_SELECT_DEFAULT                     0

/* THD_CORE :: TP :: reserved2 [03:01] */
#define BCHP_THD_CORE_TP_reserved2_MASK                            0x0000000e
#define BCHP_THD_CORE_TP_reserved2_SHIFT                           1

/* THD_CORE :: TP :: TPOUT_EN [00:00] */
#define BCHP_THD_CORE_TP_TPOUT_EN_MASK                             0x00000001
#define BCHP_THD_CORE_TP_TPOUT_EN_SHIFT                            0
#define BCHP_THD_CORE_TP_TPOUT_EN_DEFAULT                          0

/***************************************************************************
 *TP_FE - FE Testport Control
 ***************************************************************************/
/* THD_CORE :: TP_FE :: reserved0 [31:29] */
#define BCHP_THD_CORE_TP_FE_reserved0_MASK                         0xe0000000
#define BCHP_THD_CORE_TP_FE_reserved0_SHIFT                        29

/* THD_CORE :: TP_FE :: TPOUT_FMT [28:28] */
#define BCHP_THD_CORE_TP_FE_TPOUT_FMT_MASK                         0x10000000
#define BCHP_THD_CORE_TP_FE_TPOUT_FMT_SHIFT                        28
#define BCHP_THD_CORE_TP_FE_TPOUT_FMT_DEFAULT                      0

/* THD_CORE :: TP_FE :: reserved1 [27:26] */
#define BCHP_THD_CORE_TP_FE_reserved1_MASK                         0x0c000000
#define BCHP_THD_CORE_TP_FE_reserved1_SHIFT                        26

/* THD_CORE :: TP_FE :: TPOUT_FLIP [25:25] */
#define BCHP_THD_CORE_TP_FE_TPOUT_FLIP_MASK                        0x02000000
#define BCHP_THD_CORE_TP_FE_TPOUT_FLIP_SHIFT                       25
#define BCHP_THD_CORE_TP_FE_TPOUT_FLIP_DEFAULT                     0

/* THD_CORE :: TP_FE :: TPOUT_SWAP [24:24] */
#define BCHP_THD_CORE_TP_FE_TPOUT_SWAP_MASK                        0x01000000
#define BCHP_THD_CORE_TP_FE_TPOUT_SWAP_SHIFT                       24
#define BCHP_THD_CORE_TP_FE_TPOUT_SWAP_DEFAULT                     0

/* THD_CORE :: TP_FE :: reserved2 [23:21] */
#define BCHP_THD_CORE_TP_FE_reserved2_MASK                         0x00e00000
#define BCHP_THD_CORE_TP_FE_reserved2_SHIFT                        21

/* THD_CORE :: TP_FE :: DIS_TL_FCW_LOW_SAT [20:20] */
#define BCHP_THD_CORE_TP_FE_DIS_TL_FCW_LOW_SAT_MASK                0x00100000
#define BCHP_THD_CORE_TP_FE_DIS_TL_FCW_LOW_SAT_SHIFT               20
#define BCHP_THD_CORE_TP_FE_DIS_TL_FCW_LOW_SAT_DEFAULT             0

/* THD_CORE :: TP_FE :: reserved3 [19:17] */
#define BCHP_THD_CORE_TP_FE_reserved3_MASK                         0x000e0000
#define BCHP_THD_CORE_TP_FE_reserved3_SHIFT                        17

/* THD_CORE :: TP_FE :: TPIN_SEL [16:16] */
#define BCHP_THD_CORE_TP_FE_TPIN_SEL_MASK                          0x00010000
#define BCHP_THD_CORE_TP_FE_TPIN_SEL_SHIFT                         16
#define BCHP_THD_CORE_TP_FE_TPIN_SEL_DEFAULT                       0

/* THD_CORE :: TP_FE :: reserved4 [15:13] */
#define BCHP_THD_CORE_TP_FE_reserved4_MASK                         0x0000e000
#define BCHP_THD_CORE_TP_FE_reserved4_SHIFT                        13

/* THD_CORE :: TP_FE :: TPIN_EN [12:12] */
#define BCHP_THD_CORE_TP_FE_TPIN_EN_MASK                           0x00001000
#define BCHP_THD_CORE_TP_FE_TPIN_EN_SHIFT                          12
#define BCHP_THD_CORE_TP_FE_TPIN_EN_DEFAULT                        0

/* THD_CORE :: TP_FE :: reserved5 [11:10] */
#define BCHP_THD_CORE_TP_FE_reserved5_MASK                         0x00000c00
#define BCHP_THD_CORE_TP_FE_reserved5_SHIFT                        10

/* THD_CORE :: TP_FE :: TPOUT_SEL [09:04] */
#define BCHP_THD_CORE_TP_FE_TPOUT_SEL_MASK                         0x000003f0
#define BCHP_THD_CORE_TP_FE_TPOUT_SEL_SHIFT                        4
#define BCHP_THD_CORE_TP_FE_TPOUT_SEL_DEFAULT                      0

/* THD_CORE :: TP_FE :: reserved6 [03:01] */
#define BCHP_THD_CORE_TP_FE_reserved6_MASK                         0x0000000e
#define BCHP_THD_CORE_TP_FE_reserved6_SHIFT                        1

/* THD_CORE :: TP_FE :: TPOUT_EN [00:00] */
#define BCHP_THD_CORE_TP_FE_TPOUT_EN_MASK                          0x00000001
#define BCHP_THD_CORE_TP_FE_TPOUT_EN_SHIFT                         0
#define BCHP_THD_CORE_TP_FE_TPOUT_EN_DEFAULT                       0

/***************************************************************************
 *TP_FW - FW Testport Control
 ***************************************************************************/
/* THD_CORE :: TP_FW :: reserved0 [31:24] */
#define BCHP_THD_CORE_TP_FW_reserved0_MASK                         0xff000000
#define BCHP_THD_CORE_TP_FW_reserved0_SHIFT                        24

/* THD_CORE :: TP_FW :: SYMS [23:16] */
#define BCHP_THD_CORE_TP_FW_SYMS_MASK                              0x00ff0000
#define BCHP_THD_CORE_TP_FW_SYMS_SHIFT                             16
#define BCHP_THD_CORE_TP_FW_SYMS_DEFAULT                           0

/* THD_CORE :: TP_FW :: reserved1 [15:14] */
#define BCHP_THD_CORE_TP_FW_reserved1_MASK                         0x0000c000
#define BCHP_THD_CORE_TP_FW_reserved1_SHIFT                        14

/* THD_CORE :: TP_FW :: CRC_EN [13:13] */
#define BCHP_THD_CORE_TP_FW_CRC_EN_MASK                            0x00002000
#define BCHP_THD_CORE_TP_FW_CRC_EN_SHIFT                           13
#define BCHP_THD_CORE_TP_FW_CRC_EN_DEFAULT                         0

/* THD_CORE :: TP_FW :: LFSR_EN [12:12] */
#define BCHP_THD_CORE_TP_FW_LFSR_EN_MASK                           0x00001000
#define BCHP_THD_CORE_TP_FW_LFSR_EN_SHIFT                          12
#define BCHP_THD_CORE_TP_FW_LFSR_EN_DEFAULT                        0

/* THD_CORE :: TP_FW :: TPOUT_SEL [11:08] */
#define BCHP_THD_CORE_TP_FW_TPOUT_SEL_MASK                         0x00000f00
#define BCHP_THD_CORE_TP_FW_TPOUT_SEL_SHIFT                        8
#define BCHP_THD_CORE_TP_FW_TPOUT_SEL_DEFAULT                      0

/* THD_CORE :: TP_FW :: reserved2 [07:05] */
#define BCHP_THD_CORE_TP_FW_reserved2_MASK                         0x000000e0
#define BCHP_THD_CORE_TP_FW_reserved2_SHIFT                        5

/* THD_CORE :: TP_FW :: TPOUT_EN [04:04] */
#define BCHP_THD_CORE_TP_FW_TPOUT_EN_MASK                          0x00000010
#define BCHP_THD_CORE_TP_FW_TPOUT_EN_SHIFT                         4
#define BCHP_THD_CORE_TP_FW_TPOUT_EN_DEFAULT                       0

/* THD_CORE :: TP_FW :: reserved3 [03:01] */
#define BCHP_THD_CORE_TP_FW_reserved3_MASK                         0x0000000e
#define BCHP_THD_CORE_TP_FW_reserved3_SHIFT                        1

/* THD_CORE :: TP_FW :: TPIN_EN [00:00] */
#define BCHP_THD_CORE_TP_FW_TPIN_EN_MASK                           0x00000001
#define BCHP_THD_CORE_TP_FW_TPIN_EN_SHIFT                          0
#define BCHP_THD_CORE_TP_FW_TPIN_EN_DEFAULT                        0

/***************************************************************************
 *TP_FW_SIG - FW Testport Signature
 ***************************************************************************/
/* THD_CORE :: TP_FW_SIG :: reserved0 [31:28] */
#define BCHP_THD_CORE_TP_FW_SIG_reserved0_MASK                     0xf0000000
#define BCHP_THD_CORE_TP_FW_SIG_reserved0_SHIFT                    28

/* THD_CORE :: TP_FW_SIG :: SIG [27:00] */
#define BCHP_THD_CORE_TP_FW_SIG_SIG_MASK                           0x0fffffff
#define BCHP_THD_CORE_TP_FW_SIG_SIG_SHIFT                          0
#define BCHP_THD_CORE_TP_FW_SIG_SIG_DEFAULT                        0

/***************************************************************************
 *TP_BE - BE Testport Control
 ***************************************************************************/
/* THD_CORE :: TP_BE :: reserved0 [31:13] */
#define BCHP_THD_CORE_TP_BE_reserved0_MASK                         0xffffe000
#define BCHP_THD_CORE_TP_BE_reserved0_SHIFT                        13

/* THD_CORE :: TP_BE :: TPOUT_SEL [12:08] */
#define BCHP_THD_CORE_TP_BE_TPOUT_SEL_MASK                         0x00001f00
#define BCHP_THD_CORE_TP_BE_TPOUT_SEL_SHIFT                        8
#define BCHP_THD_CORE_TP_BE_TPOUT_SEL_DEFAULT                      0

/* THD_CORE :: TP_BE :: reserved1 [07:05] */
#define BCHP_THD_CORE_TP_BE_reserved1_MASK                         0x000000e0
#define BCHP_THD_CORE_TP_BE_reserved1_SHIFT                        5

/* THD_CORE :: TP_BE :: TPOUT_EN [04:04] */
#define BCHP_THD_CORE_TP_BE_TPOUT_EN_MASK                          0x00000010
#define BCHP_THD_CORE_TP_BE_TPOUT_EN_SHIFT                         4
#define BCHP_THD_CORE_TP_BE_TPOUT_EN_DEFAULT                       0

/* THD_CORE :: TP_BE :: reserved2 [03:01] */
#define BCHP_THD_CORE_TP_BE_reserved2_MASK                         0x0000000e
#define BCHP_THD_CORE_TP_BE_reserved2_SHIFT                        1

/* THD_CORE :: TP_BE :: FFT_IN [00:00] */
#define BCHP_THD_CORE_TP_BE_FFT_IN_MASK                            0x00000001
#define BCHP_THD_CORE_TP_BE_FFT_IN_SHIFT                           0
#define BCHP_THD_CORE_TP_BE_FFT_IN_DEFAULT                         0

/***************************************************************************
 *TP_FEC - FEC Testport Control
 ***************************************************************************/
/* THD_CORE :: TP_FEC :: reserved0 [31:07] */
#define BCHP_THD_CORE_TP_FEC_reserved0_MASK                        0xffffff80
#define BCHP_THD_CORE_TP_FEC_reserved0_SHIFT                       7

/* THD_CORE :: TP_FEC :: TPIN_REG [06:06] */
#define BCHP_THD_CORE_TP_FEC_TPIN_REG_MASK                         0x00000040
#define BCHP_THD_CORE_TP_FEC_TPIN_REG_SHIFT                        6
#define BCHP_THD_CORE_TP_FEC_TPIN_REG_DEFAULT                      0

/* THD_CORE :: TP_FEC :: TEST_MODE [05:04] */
#define BCHP_THD_CORE_TP_FEC_TEST_MODE_MASK                        0x00000030
#define BCHP_THD_CORE_TP_FEC_TEST_MODE_SHIFT                       4
#define BCHP_THD_CORE_TP_FEC_TEST_MODE_DEFAULT                     0

/* THD_CORE :: TP_FEC :: TPOUT_SEL [03:00] */
#define BCHP_THD_CORE_TP_FEC_TPOUT_SEL_MASK                        0x0000000f
#define BCHP_THD_CORE_TP_FEC_TPOUT_SEL_SHIFT                       0
#define BCHP_THD_CORE_TP_FEC_TPOUT_SEL_DEFAULT                     0

/***************************************************************************
 *BE_SA - BE Signature Analyzer
 ***************************************************************************/
/* THD_CORE :: BE_SA :: SIG [31:00] */
#define BCHP_THD_CORE_BE_SA_SIG_MASK                               0xffffffff
#define BCHP_THD_CORE_BE_SA_SIG_SHIFT                              0
#define BCHP_THD_CORE_BE_SA_SIG_DEFAULT                            1431655765

/***************************************************************************
 *FSCNT - Sample Rate Counter
 ***************************************************************************/
/* THD_CORE :: FSCNT :: COUNT [31:00] */
#define BCHP_THD_CORE_FSCNT_COUNT_MASK                             0xffffffff
#define BCHP_THD_CORE_FSCNT_COUNT_SHIFT                            0
#define BCHP_THD_CORE_FSCNT_COUNT_DEFAULT                          0

/***************************************************************************
 *FSCNT2 - Sample Rate Counter 2
 ***************************************************************************/
/* THD_CORE :: FSCNT2 :: COUNT [31:00] */
#define BCHP_THD_CORE_FSCNT2_COUNT_MASK                            0xffffffff
#define BCHP_THD_CORE_FSCNT2_COUNT_SHIFT                           0
#define BCHP_THD_CORE_FSCNT2_COUNT_DEFAULT                         0

/***************************************************************************
 *FSCNT3 - Sample Rate Counter 3
 ***************************************************************************/
/* THD_CORE :: FSCNT3 :: COUNT [31:00] */
#define BCHP_THD_CORE_FSCNT3_COUNT_MASK                            0xffffffff
#define BCHP_THD_CORE_FSCNT3_COUNT_SHIFT                           0
#define BCHP_THD_CORE_FSCNT3_COUNT_DEFAULT                         0

/***************************************************************************
 *FBCNT - Bin Rate Counter
 ***************************************************************************/
/* THD_CORE :: FBCNT :: COUNT [31:00] */
#define BCHP_THD_CORE_FBCNT_COUNT_MASK                             0xffffffff
#define BCHP_THD_CORE_FBCNT_COUNT_SHIFT                            0
#define BCHP_THD_CORE_FBCNT_COUNT_DEFAULT                          0

/***************************************************************************
 *FBCNT2 - Bin Rate Counter 2
 ***************************************************************************/
/* THD_CORE :: FBCNT2 :: COUNT [31:00] */
#define BCHP_THD_CORE_FBCNT2_COUNT_MASK                            0xffffffff
#define BCHP_THD_CORE_FBCNT2_COUNT_SHIFT                           0
#define BCHP_THD_CORE_FBCNT2_COUNT_DEFAULT                         0

/***************************************************************************
 *FBCNT3 - Bin Rate Counter 3
 ***************************************************************************/
/* THD_CORE :: FBCNT3 :: COUNT [31:00] */
#define BCHP_THD_CORE_FBCNT3_COUNT_MASK                            0xffffffff
#define BCHP_THD_CORE_FBCNT3_COUNT_SHIFT                           0
#define BCHP_THD_CORE_FBCNT3_COUNT_DEFAULT                         0

/***************************************************************************
 *STATUS - Real-Time Status
 ***************************************************************************/
/* THD_CORE :: STATUS :: reserved0 [31:30] */
#define BCHP_THD_CORE_STATUS_reserved0_MASK                        0xc0000000
#define BCHP_THD_CORE_STATUS_reserved0_SHIFT                       30

/* THD_CORE :: STATUS :: CP_ICEDET [29:29] */
#define BCHP_THD_CORE_STATUS_CP_ICEDET_MASK                        0x20000000
#define BCHP_THD_CORE_STATUS_CP_ICEDET_SHIFT                       29
#define BCHP_THD_CORE_STATUS_CP_ICEDET_DEFAULT                     1

/* THD_CORE :: STATUS :: AC1 [28:28] */
#define BCHP_THD_CORE_STATUS_AC1_MASK                              0x10000000
#define BCHP_THD_CORE_STATUS_AC1_SHIFT                             28
#define BCHP_THD_CORE_STATUS_AC1_DEFAULT                           1

/* THD_CORE :: STATUS :: FBCNT3_ZERO [27:27] */
#define BCHP_THD_CORE_STATUS_FBCNT3_ZERO_MASK                      0x08000000
#define BCHP_THD_CORE_STATUS_FBCNT3_ZERO_SHIFT                     27
#define BCHP_THD_CORE_STATUS_FBCNT3_ZERO_DEFAULT                   1

/* THD_CORE :: STATUS :: FSCNT3_ZERO [26:26] */
#define BCHP_THD_CORE_STATUS_FSCNT3_ZERO_MASK                      0x04000000
#define BCHP_THD_CORE_STATUS_FSCNT3_ZERO_SHIFT                     26
#define BCHP_THD_CORE_STATUS_FSCNT3_ZERO_DEFAULT                   1

/* THD_CORE :: STATUS :: FBCNT2_ZERO [25:25] */
#define BCHP_THD_CORE_STATUS_FBCNT2_ZERO_MASK                      0x02000000
#define BCHP_THD_CORE_STATUS_FBCNT2_ZERO_SHIFT                     25
#define BCHP_THD_CORE_STATUS_FBCNT2_ZERO_DEFAULT                   1

/* THD_CORE :: STATUS :: FSCNT2_ZERO [24:24] */
#define BCHP_THD_CORE_STATUS_FSCNT2_ZERO_MASK                      0x01000000
#define BCHP_THD_CORE_STATUS_FSCNT2_ZERO_SHIFT                     24
#define BCHP_THD_CORE_STATUS_FSCNT2_ZERO_DEFAULT                   1

/* THD_CORE :: STATUS :: GUARD_START [23:23] */
#define BCHP_THD_CORE_STATUS_GUARD_START_MASK                      0x00800000
#define BCHP_THD_CORE_STATUS_GUARD_START_SHIFT                     23
#define BCHP_THD_CORE_STATUS_GUARD_START_DEFAULT                   0

/* THD_CORE :: STATUS :: GISB_ERROR [22:22] */
#define BCHP_THD_CORE_STATUS_GISB_ERROR_MASK                       0x00400000
#define BCHP_THD_CORE_STATUS_GISB_ERROR_SHIFT                      22
#define BCHP_THD_CORE_STATUS_GISB_ERROR_DEFAULT                    0

/* THD_CORE :: STATUS :: FW_CORR_MAX_RDY [21:21] */
#define BCHP_THD_CORE_STATUS_FW_CORR_MAX_RDY_MASK                  0x00200000
#define BCHP_THD_CORE_STATUS_FW_CORR_MAX_RDY_SHIFT                 21
#define BCHP_THD_CORE_STATUS_FW_CORR_MAX_RDY_DEFAULT               0

/* THD_CORE :: STATUS :: NCH_LO [20:20] */
#define BCHP_THD_CORE_STATUS_NCH_LO_MASK                           0x00100000
#define BCHP_THD_CORE_STATUS_NCH_LO_SHIFT                          20
#define BCHP_THD_CORE_STATUS_NCH_LO_DEFAULT                        0

/* THD_CORE :: STATUS :: NCH_HI [19:19] */
#define BCHP_THD_CORE_STATUS_NCH_HI_MASK                           0x00080000
#define BCHP_THD_CORE_STATUS_NCH_HI_SHIFT                          19
#define BCHP_THD_CORE_STATUS_NCH_HI_DEFAULT                        0

/* THD_CORE :: STATUS :: FBCNT_ZERO [18:18] */
#define BCHP_THD_CORE_STATUS_FBCNT_ZERO_MASK                       0x00040000
#define BCHP_THD_CORE_STATUS_FBCNT_ZERO_SHIFT                      18
#define BCHP_THD_CORE_STATUS_FBCNT_ZERO_DEFAULT                    1

/* THD_CORE :: STATUS :: FSCNT_ZERO [17:17] */
#define BCHP_THD_CORE_STATUS_FSCNT_ZERO_MASK                       0x00020000
#define BCHP_THD_CORE_STATUS_FSCNT_ZERO_SHIFT                      17
#define BCHP_THD_CORE_STATUS_FSCNT_ZERO_DEFAULT                    1

/* THD_CORE :: STATUS :: TS_FULL [16:16] */
#define BCHP_THD_CORE_STATUS_TS_FULL_MASK                          0x00010000
#define BCHP_THD_CORE_STATUS_TS_FULL_SHIFT                         16
#define BCHP_THD_CORE_STATUS_TS_FULL_DEFAULT                       0

/* THD_CORE :: STATUS :: TS_HALFFULL [15:15] */
#define BCHP_THD_CORE_STATUS_TS_HALFFULL_MASK                      0x00008000
#define BCHP_THD_CORE_STATUS_TS_HALFFULL_SHIFT                     15
#define BCHP_THD_CORE_STATUS_TS_HALFFULL_DEFAULT                   0

/* THD_CORE :: STATUS :: TS_ONEPKT [14:14] */
#define BCHP_THD_CORE_STATUS_TS_ONEPKT_MASK                        0x00004000
#define BCHP_THD_CORE_STATUS_TS_ONEPKT_SHIFT                       14
#define BCHP_THD_CORE_STATUS_TS_ONEPKT_DEFAULT                     0

/* THD_CORE :: STATUS :: TS_ONEWORD [13:13] */
#define BCHP_THD_CORE_STATUS_TS_ONEWORD_MASK                       0x00002000
#define BCHP_THD_CORE_STATUS_TS_ONEWORD_SHIFT                      13
#define BCHP_THD_CORE_STATUS_TS_ONEWORD_DEFAULT                    0

/* THD_CORE :: STATUS :: FEC_SYNC_LOSS [12:12] */
#define BCHP_THD_CORE_STATUS_FEC_SYNC_LOSS_MASK                    0x00001000
#define BCHP_THD_CORE_STATUS_FEC_SYNC_LOSS_SHIFT                   12
#define BCHP_THD_CORE_STATUS_FEC_SYNC_LOSS_DEFAULT                 0

/* THD_CORE :: STATUS :: FEC_SYNC [11:11] */
#define BCHP_THD_CORE_STATUS_FEC_SYNC_MASK                         0x00000800
#define BCHP_THD_CORE_STATUS_FEC_SYNC_SHIFT                        11
#define BCHP_THD_CORE_STATUS_FEC_SYNC_DEFAULT                      0

/* THD_CORE :: STATUS :: VIT_SYNC_LOSS [10:10] */
#define BCHP_THD_CORE_STATUS_VIT_SYNC_LOSS_MASK                    0x00000400
#define BCHP_THD_CORE_STATUS_VIT_SYNC_LOSS_SHIFT                   10
#define BCHP_THD_CORE_STATUS_VIT_SYNC_LOSS_DEFAULT                 0

/* THD_CORE :: STATUS :: VIT_SYNC [09:09] */
#define BCHP_THD_CORE_STATUS_VIT_SYNC_MASK                         0x00000200
#define BCHP_THD_CORE_STATUS_VIT_SYNC_SHIFT                        9
#define BCHP_THD_CORE_STATUS_VIT_SYNC_DEFAULT                      0

/* THD_CORE :: STATUS :: TMCC_CHANGE [08:08] */
#define BCHP_THD_CORE_STATUS_TMCC_CHANGE_MASK                      0x00000100
#define BCHP_THD_CORE_STATUS_TMCC_CHANGE_SHIFT                     8
#define BCHP_THD_CORE_STATUS_TMCC_CHANGE_DEFAULT                   0

/* THD_CORE :: STATUS :: TMCC_SYNC_LOSS [07:07] */
#define BCHP_THD_CORE_STATUS_TMCC_SYNC_LOSS_MASK                   0x00000080
#define BCHP_THD_CORE_STATUS_TMCC_SYNC_LOSS_SHIFT                  7
#define BCHP_THD_CORE_STATUS_TMCC_SYNC_LOSS_DEFAULT                0

/* THD_CORE :: STATUS :: TMCC_SYNC [06:06] */
#define BCHP_THD_CORE_STATUS_TMCC_SYNC_MASK                        0x00000040
#define BCHP_THD_CORE_STATUS_TMCC_SYNC_SHIFT                       6
#define BCHP_THD_CORE_STATUS_TMCC_SYNC_DEFAULT                     0

/* THD_CORE :: STATUS :: TPS_CHANGE [05:05] */
#define BCHP_THD_CORE_STATUS_TPS_CHANGE_MASK                       0x00000020
#define BCHP_THD_CORE_STATUS_TPS_CHANGE_SHIFT                      5
#define BCHP_THD_CORE_STATUS_TPS_CHANGE_DEFAULT                    0

/* THD_CORE :: STATUS :: TPS_SYNC_LOSS [04:04] */
#define BCHP_THD_CORE_STATUS_TPS_SYNC_LOSS_MASK                    0x00000010
#define BCHP_THD_CORE_STATUS_TPS_SYNC_LOSS_SHIFT                   4
#define BCHP_THD_CORE_STATUS_TPS_SYNC_LOSS_DEFAULT                 0

/* THD_CORE :: STATUS :: TPS_SYNC [03:03] */
#define BCHP_THD_CORE_STATUS_TPS_SYNC_MASK                         0x00000008
#define BCHP_THD_CORE_STATUS_TPS_SYNC_SHIFT                        3
#define BCHP_THD_CORE_STATUS_TPS_SYNC_DEFAULT                      0

/* THD_CORE :: STATUS :: SP_SYNC_LOSS [02:02] */
#define BCHP_THD_CORE_STATUS_SP_SYNC_LOSS_MASK                     0x00000004
#define BCHP_THD_CORE_STATUS_SP_SYNC_LOSS_SHIFT                    2
#define BCHP_THD_CORE_STATUS_SP_SYNC_LOSS_DEFAULT                  0

/* THD_CORE :: STATUS :: SP_SYNC [01:01] */
#define BCHP_THD_CORE_STATUS_SP_SYNC_MASK                          0x00000002
#define BCHP_THD_CORE_STATUS_SP_SYNC_SHIFT                         1
#define BCHP_THD_CORE_STATUS_SP_SYNC_DEFAULT                       0

/* THD_CORE :: STATUS :: FW_SYNC [00:00] */
#define BCHP_THD_CORE_STATUS_FW_SYNC_MASK                          0x00000001
#define BCHP_THD_CORE_STATUS_FW_SYNC_SHIFT                         0
#define BCHP_THD_CORE_STATUS_FW_SYNC_DEFAULT                       0

/***************************************************************************
 *INTR_STATUS - Interrupt Status
 ***************************************************************************/
/* THD_CORE :: INTR_STATUS :: reserved0 [31:30] */
#define BCHP_THD_CORE_INTR_STATUS_reserved0_MASK                   0xc0000000
#define BCHP_THD_CORE_INTR_STATUS_reserved0_SHIFT                  30

/* THD_CORE :: INTR_STATUS :: CP_ICEDET [29:29] */
#define BCHP_THD_CORE_INTR_STATUS_CP_ICEDET_MASK                   0x20000000
#define BCHP_THD_CORE_INTR_STATUS_CP_ICEDET_SHIFT                  29

/* THD_CORE :: INTR_STATUS :: AC1 [28:28] */
#define BCHP_THD_CORE_INTR_STATUS_AC1_MASK                         0x10000000
#define BCHP_THD_CORE_INTR_STATUS_AC1_SHIFT                        28

/* THD_CORE :: INTR_STATUS :: FBCNT3_ZERO [27:27] */
#define BCHP_THD_CORE_INTR_STATUS_FBCNT3_ZERO_MASK                 0x08000000
#define BCHP_THD_CORE_INTR_STATUS_FBCNT3_ZERO_SHIFT                27
#define BCHP_THD_CORE_INTR_STATUS_FBCNT3_ZERO_DEFAULT              1

/* THD_CORE :: INTR_STATUS :: FSCNT3_ZERO [26:26] */
#define BCHP_THD_CORE_INTR_STATUS_FSCNT3_ZERO_MASK                 0x04000000
#define BCHP_THD_CORE_INTR_STATUS_FSCNT3_ZERO_SHIFT                26
#define BCHP_THD_CORE_INTR_STATUS_FSCNT3_ZERO_DEFAULT              1

/* THD_CORE :: INTR_STATUS :: FBCNT2_ZERO [25:25] */
#define BCHP_THD_CORE_INTR_STATUS_FBCNT2_ZERO_MASK                 0x02000000
#define BCHP_THD_CORE_INTR_STATUS_FBCNT2_ZERO_SHIFT                25
#define BCHP_THD_CORE_INTR_STATUS_FBCNT2_ZERO_DEFAULT              1

/* THD_CORE :: INTR_STATUS :: FSCNT2_ZERO [24:24] */
#define BCHP_THD_CORE_INTR_STATUS_FSCNT2_ZERO_MASK                 0x01000000
#define BCHP_THD_CORE_INTR_STATUS_FSCNT2_ZERO_SHIFT                24
#define BCHP_THD_CORE_INTR_STATUS_FSCNT2_ZERO_DEFAULT              1

/* THD_CORE :: INTR_STATUS :: GUARD_START [23:23] */
#define BCHP_THD_CORE_INTR_STATUS_GUARD_START_MASK                 0x00800000
#define BCHP_THD_CORE_INTR_STATUS_GUARD_START_SHIFT                23
#define BCHP_THD_CORE_INTR_STATUS_GUARD_START_DEFAULT              0

/* THD_CORE :: INTR_STATUS :: GISB_ERROR [22:22] */
#define BCHP_THD_CORE_INTR_STATUS_GISB_ERROR_MASK                  0x00400000
#define BCHP_THD_CORE_INTR_STATUS_GISB_ERROR_SHIFT                 22
#define BCHP_THD_CORE_INTR_STATUS_GISB_ERROR_DEFAULT               0

/* THD_CORE :: INTR_STATUS :: FW_CORR_MAX_RDY [21:21] */
#define BCHP_THD_CORE_INTR_STATUS_FW_CORR_MAX_RDY_MASK             0x00200000
#define BCHP_THD_CORE_INTR_STATUS_FW_CORR_MAX_RDY_SHIFT            21
#define BCHP_THD_CORE_INTR_STATUS_FW_CORR_MAX_RDY_DEFAULT          0

/* THD_CORE :: INTR_STATUS :: NCH_LO [20:20] */
#define BCHP_THD_CORE_INTR_STATUS_NCH_LO_MASK                      0x00100000
#define BCHP_THD_CORE_INTR_STATUS_NCH_LO_SHIFT                     20
#define BCHP_THD_CORE_INTR_STATUS_NCH_LO_DEFAULT                   0

/* THD_CORE :: INTR_STATUS :: NCH_HI [19:19] */
#define BCHP_THD_CORE_INTR_STATUS_NCH_HI_MASK                      0x00080000
#define BCHP_THD_CORE_INTR_STATUS_NCH_HI_SHIFT                     19
#define BCHP_THD_CORE_INTR_STATUS_NCH_HI_DEFAULT                   0

/* THD_CORE :: INTR_STATUS :: FBCNT_ZERO [18:18] */
#define BCHP_THD_CORE_INTR_STATUS_FBCNT_ZERO_MASK                  0x00040000
#define BCHP_THD_CORE_INTR_STATUS_FBCNT_ZERO_SHIFT                 18
#define BCHP_THD_CORE_INTR_STATUS_FBCNT_ZERO_DEFAULT               1

/* THD_CORE :: INTR_STATUS :: FSCNT_ZERO [17:17] */
#define BCHP_THD_CORE_INTR_STATUS_FSCNT_ZERO_MASK                  0x00020000
#define BCHP_THD_CORE_INTR_STATUS_FSCNT_ZERO_SHIFT                 17
#define BCHP_THD_CORE_INTR_STATUS_FSCNT_ZERO_DEFAULT               1

/* THD_CORE :: INTR_STATUS :: TS_FULL [16:16] */
#define BCHP_THD_CORE_INTR_STATUS_TS_FULL_MASK                     0x00010000
#define BCHP_THD_CORE_INTR_STATUS_TS_FULL_SHIFT                    16
#define BCHP_THD_CORE_INTR_STATUS_TS_FULL_DEFAULT                  0

/* THD_CORE :: INTR_STATUS :: TS_HALFFULL [15:15] */
#define BCHP_THD_CORE_INTR_STATUS_TS_HALFFULL_MASK                 0x00008000
#define BCHP_THD_CORE_INTR_STATUS_TS_HALFFULL_SHIFT                15
#define BCHP_THD_CORE_INTR_STATUS_TS_HALFFULL_DEFAULT              0

/* THD_CORE :: INTR_STATUS :: TS_ONEPKT [14:14] */
#define BCHP_THD_CORE_INTR_STATUS_TS_ONEPKT_MASK                   0x00004000
#define BCHP_THD_CORE_INTR_STATUS_TS_ONEPKT_SHIFT                  14
#define BCHP_THD_CORE_INTR_STATUS_TS_ONEPKT_DEFAULT                0

/* THD_CORE :: INTR_STATUS :: TS_ONEWORD [13:13] */
#define BCHP_THD_CORE_INTR_STATUS_TS_ONEWORD_MASK                  0x00002000
#define BCHP_THD_CORE_INTR_STATUS_TS_ONEWORD_SHIFT                 13
#define BCHP_THD_CORE_INTR_STATUS_TS_ONEWORD_DEFAULT               0

/* THD_CORE :: INTR_STATUS :: FEC_SYNC_LOSS [12:12] */
#define BCHP_THD_CORE_INTR_STATUS_FEC_SYNC_LOSS_MASK               0x00001000
#define BCHP_THD_CORE_INTR_STATUS_FEC_SYNC_LOSS_SHIFT              12
#define BCHP_THD_CORE_INTR_STATUS_FEC_SYNC_LOSS_DEFAULT            0

/* THD_CORE :: INTR_STATUS :: FEC_SYNC [11:11] */
#define BCHP_THD_CORE_INTR_STATUS_FEC_SYNC_MASK                    0x00000800
#define BCHP_THD_CORE_INTR_STATUS_FEC_SYNC_SHIFT                   11
#define BCHP_THD_CORE_INTR_STATUS_FEC_SYNC_DEFAULT                 0

/* THD_CORE :: INTR_STATUS :: VIT_SYNC_LOSS [10:10] */
#define BCHP_THD_CORE_INTR_STATUS_VIT_SYNC_LOSS_MASK               0x00000400
#define BCHP_THD_CORE_INTR_STATUS_VIT_SYNC_LOSS_SHIFT              10
#define BCHP_THD_CORE_INTR_STATUS_VIT_SYNC_LOSS_DEFAULT            0

/* THD_CORE :: INTR_STATUS :: VIT_SYNC [09:09] */
#define BCHP_THD_CORE_INTR_STATUS_VIT_SYNC_MASK                    0x00000200
#define BCHP_THD_CORE_INTR_STATUS_VIT_SYNC_SHIFT                   9
#define BCHP_THD_CORE_INTR_STATUS_VIT_SYNC_DEFAULT                 0

/* THD_CORE :: INTR_STATUS :: TMCC_CHANGE [08:08] */
#define BCHP_THD_CORE_INTR_STATUS_TMCC_CHANGE_MASK                 0x00000100
#define BCHP_THD_CORE_INTR_STATUS_TMCC_CHANGE_SHIFT                8
#define BCHP_THD_CORE_INTR_STATUS_TMCC_CHANGE_DEFAULT              0

/* THD_CORE :: INTR_STATUS :: TMCC_SYNC_LOSS [07:07] */
#define BCHP_THD_CORE_INTR_STATUS_TMCC_SYNC_LOSS_MASK              0x00000080
#define BCHP_THD_CORE_INTR_STATUS_TMCC_SYNC_LOSS_SHIFT             7
#define BCHP_THD_CORE_INTR_STATUS_TMCC_SYNC_LOSS_DEFAULT           0

/* THD_CORE :: INTR_STATUS :: TMCC_SYNC [06:06] */
#define BCHP_THD_CORE_INTR_STATUS_TMCC_SYNC_MASK                   0x00000040
#define BCHP_THD_CORE_INTR_STATUS_TMCC_SYNC_SHIFT                  6
#define BCHP_THD_CORE_INTR_STATUS_TMCC_SYNC_DEFAULT                0

/* THD_CORE :: INTR_STATUS :: TPS_CHANGE [05:05] */
#define BCHP_THD_CORE_INTR_STATUS_TPS_CHANGE_MASK                  0x00000020
#define BCHP_THD_CORE_INTR_STATUS_TPS_CHANGE_SHIFT                 5
#define BCHP_THD_CORE_INTR_STATUS_TPS_CHANGE_DEFAULT               0

/* THD_CORE :: INTR_STATUS :: TPS_SYNC_LOSS [04:04] */
#define BCHP_THD_CORE_INTR_STATUS_TPS_SYNC_LOSS_MASK               0x00000010
#define BCHP_THD_CORE_INTR_STATUS_TPS_SYNC_LOSS_SHIFT              4
#define BCHP_THD_CORE_INTR_STATUS_TPS_SYNC_LOSS_DEFAULT            0

/* THD_CORE :: INTR_STATUS :: TPS_SYNC [03:03] */
#define BCHP_THD_CORE_INTR_STATUS_TPS_SYNC_MASK                    0x00000008
#define BCHP_THD_CORE_INTR_STATUS_TPS_SYNC_SHIFT                   3
#define BCHP_THD_CORE_INTR_STATUS_TPS_SYNC_DEFAULT                 0

/* THD_CORE :: INTR_STATUS :: SP_SYNC_LOSS [02:02] */
#define BCHP_THD_CORE_INTR_STATUS_SP_SYNC_LOSS_MASK                0x00000004
#define BCHP_THD_CORE_INTR_STATUS_SP_SYNC_LOSS_SHIFT               2
#define BCHP_THD_CORE_INTR_STATUS_SP_SYNC_LOSS_DEFAULT             0

/* THD_CORE :: INTR_STATUS :: SP_SYNC [01:01] */
#define BCHP_THD_CORE_INTR_STATUS_SP_SYNC_MASK                     0x00000002
#define BCHP_THD_CORE_INTR_STATUS_SP_SYNC_SHIFT                    1
#define BCHP_THD_CORE_INTR_STATUS_SP_SYNC_DEFAULT                  0

/* THD_CORE :: INTR_STATUS :: FW_SYNC [00:00] */
#define BCHP_THD_CORE_INTR_STATUS_FW_SYNC_MASK                     0x00000001
#define BCHP_THD_CORE_INTR_STATUS_FW_SYNC_SHIFT                    0
#define BCHP_THD_CORE_INTR_STATUS_FW_SYNC_DEFAULT                  0

/***************************************************************************
 *INTR_STATUS_CLR - Interrupt Status Clear
 ***************************************************************************/
/* THD_CORE :: INTR_STATUS_CLR :: reserved0 [31:30] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_reserved0_MASK               0xc0000000
#define BCHP_THD_CORE_INTR_STATUS_CLR_reserved0_SHIFT              30

/* THD_CORE :: INTR_STATUS_CLR :: CP_ICEDET [29:29] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_CP_ICEDET_MASK               0x20000000
#define BCHP_THD_CORE_INTR_STATUS_CLR_CP_ICEDET_SHIFT              29
#define BCHP_THD_CORE_INTR_STATUS_CLR_CP_ICEDET_DEFAULT            0

/* THD_CORE :: INTR_STATUS_CLR :: AC1 [28:28] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_AC1_MASK                     0x10000000
#define BCHP_THD_CORE_INTR_STATUS_CLR_AC1_SHIFT                    28
#define BCHP_THD_CORE_INTR_STATUS_CLR_AC1_DEFAULT                  0

/* THD_CORE :: INTR_STATUS_CLR :: FBCNT3_ZERO [27:27] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_FBCNT3_ZERO_MASK             0x08000000
#define BCHP_THD_CORE_INTR_STATUS_CLR_FBCNT3_ZERO_SHIFT            27
#define BCHP_THD_CORE_INTR_STATUS_CLR_FBCNT3_ZERO_DEFAULT          0

/* THD_CORE :: INTR_STATUS_CLR :: FSCNT3_ZERO [26:26] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_FSCNT3_ZERO_MASK             0x04000000
#define BCHP_THD_CORE_INTR_STATUS_CLR_FSCNT3_ZERO_SHIFT            26
#define BCHP_THD_CORE_INTR_STATUS_CLR_FSCNT3_ZERO_DEFAULT          0

/* THD_CORE :: INTR_STATUS_CLR :: FBCNT2_ZERO [25:25] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_FBCNT2_ZERO_MASK             0x02000000
#define BCHP_THD_CORE_INTR_STATUS_CLR_FBCNT2_ZERO_SHIFT            25
#define BCHP_THD_CORE_INTR_STATUS_CLR_FBCNT2_ZERO_DEFAULT          0

/* THD_CORE :: INTR_STATUS_CLR :: FSCNT2_ZERO [24:24] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_FSCNT2_ZERO_MASK             0x01000000
#define BCHP_THD_CORE_INTR_STATUS_CLR_FSCNT2_ZERO_SHIFT            24
#define BCHP_THD_CORE_INTR_STATUS_CLR_FSCNT2_ZERO_DEFAULT          0

/* THD_CORE :: INTR_STATUS_CLR :: GUARD_START [23:23] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_GUARD_START_MASK             0x00800000
#define BCHP_THD_CORE_INTR_STATUS_CLR_GUARD_START_SHIFT            23
#define BCHP_THD_CORE_INTR_STATUS_CLR_GUARD_START_DEFAULT          0

/* THD_CORE :: INTR_STATUS_CLR :: GISB_ERROR [22:22] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_GISB_ERROR_MASK              0x00400000
#define BCHP_THD_CORE_INTR_STATUS_CLR_GISB_ERROR_SHIFT             22
#define BCHP_THD_CORE_INTR_STATUS_CLR_GISB_ERROR_DEFAULT           0

/* THD_CORE :: INTR_STATUS_CLR :: FW_CORR_MAX_RDY [21:21] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_FW_CORR_MAX_RDY_MASK         0x00200000
#define BCHP_THD_CORE_INTR_STATUS_CLR_FW_CORR_MAX_RDY_SHIFT        21
#define BCHP_THD_CORE_INTR_STATUS_CLR_FW_CORR_MAX_RDY_DEFAULT      0

/* THD_CORE :: INTR_STATUS_CLR :: NCH_LO [20:20] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_NCH_LO_MASK                  0x00100000
#define BCHP_THD_CORE_INTR_STATUS_CLR_NCH_LO_SHIFT                 20
#define BCHP_THD_CORE_INTR_STATUS_CLR_NCH_LO_DEFAULT               0

/* THD_CORE :: INTR_STATUS_CLR :: NCH_HI [19:19] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_NCH_HI_MASK                  0x00080000
#define BCHP_THD_CORE_INTR_STATUS_CLR_NCH_HI_SHIFT                 19
#define BCHP_THD_CORE_INTR_STATUS_CLR_NCH_HI_DEFAULT               0

/* THD_CORE :: INTR_STATUS_CLR :: FBCNT_ZERO [18:18] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_FBCNT_ZERO_MASK              0x00040000
#define BCHP_THD_CORE_INTR_STATUS_CLR_FBCNT_ZERO_SHIFT             18
#define BCHP_THD_CORE_INTR_STATUS_CLR_FBCNT_ZERO_DEFAULT           0

/* THD_CORE :: INTR_STATUS_CLR :: FSCNT_ZERO [17:17] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_FSCNT_ZERO_MASK              0x00020000
#define BCHP_THD_CORE_INTR_STATUS_CLR_FSCNT_ZERO_SHIFT             17
#define BCHP_THD_CORE_INTR_STATUS_CLR_FSCNT_ZERO_DEFAULT           0

/* THD_CORE :: INTR_STATUS_CLR :: TS_FULL [16:16] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_TS_FULL_MASK                 0x00010000
#define BCHP_THD_CORE_INTR_STATUS_CLR_TS_FULL_SHIFT                16
#define BCHP_THD_CORE_INTR_STATUS_CLR_TS_FULL_DEFAULT              0

/* THD_CORE :: INTR_STATUS_CLR :: TS_HALFFULL [15:15] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_TS_HALFFULL_MASK             0x00008000
#define BCHP_THD_CORE_INTR_STATUS_CLR_TS_HALFFULL_SHIFT            15
#define BCHP_THD_CORE_INTR_STATUS_CLR_TS_HALFFULL_DEFAULT          0

/* THD_CORE :: INTR_STATUS_CLR :: TS_ONEPKT [14:14] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_TS_ONEPKT_MASK               0x00004000
#define BCHP_THD_CORE_INTR_STATUS_CLR_TS_ONEPKT_SHIFT              14
#define BCHP_THD_CORE_INTR_STATUS_CLR_TS_ONEPKT_DEFAULT            0

/* THD_CORE :: INTR_STATUS_CLR :: TS_ONEWORD [13:13] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_TS_ONEWORD_MASK              0x00002000
#define BCHP_THD_CORE_INTR_STATUS_CLR_TS_ONEWORD_SHIFT             13
#define BCHP_THD_CORE_INTR_STATUS_CLR_TS_ONEWORD_DEFAULT           0

/* THD_CORE :: INTR_STATUS_CLR :: FEC_SYNC_LOSS [12:12] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_FEC_SYNC_LOSS_MASK           0x00001000
#define BCHP_THD_CORE_INTR_STATUS_CLR_FEC_SYNC_LOSS_SHIFT          12
#define BCHP_THD_CORE_INTR_STATUS_CLR_FEC_SYNC_LOSS_DEFAULT        0

/* THD_CORE :: INTR_STATUS_CLR :: FEC_SYNC [11:11] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_FEC_SYNC_MASK                0x00000800
#define BCHP_THD_CORE_INTR_STATUS_CLR_FEC_SYNC_SHIFT               11
#define BCHP_THD_CORE_INTR_STATUS_CLR_FEC_SYNC_DEFAULT             0

/* THD_CORE :: INTR_STATUS_CLR :: VIT_SYNC_LOSS [10:10] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_VIT_SYNC_LOSS_MASK           0x00000400
#define BCHP_THD_CORE_INTR_STATUS_CLR_VIT_SYNC_LOSS_SHIFT          10
#define BCHP_THD_CORE_INTR_STATUS_CLR_VIT_SYNC_LOSS_DEFAULT        0

/* THD_CORE :: INTR_STATUS_CLR :: VIT_SYNC [09:09] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_VIT_SYNC_MASK                0x00000200
#define BCHP_THD_CORE_INTR_STATUS_CLR_VIT_SYNC_SHIFT               9
#define BCHP_THD_CORE_INTR_STATUS_CLR_VIT_SYNC_DEFAULT             0

/* THD_CORE :: INTR_STATUS_CLR :: TMCC_CHANGE [08:08] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_TMCC_CHANGE_MASK             0x00000100
#define BCHP_THD_CORE_INTR_STATUS_CLR_TMCC_CHANGE_SHIFT            8
#define BCHP_THD_CORE_INTR_STATUS_CLR_TMCC_CHANGE_DEFAULT          0

/* THD_CORE :: INTR_STATUS_CLR :: TMCC_SYNC_LOSS [07:07] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_TMCC_SYNC_LOSS_MASK          0x00000080
#define BCHP_THD_CORE_INTR_STATUS_CLR_TMCC_SYNC_LOSS_SHIFT         7
#define BCHP_THD_CORE_INTR_STATUS_CLR_TMCC_SYNC_LOSS_DEFAULT       0

/* THD_CORE :: INTR_STATUS_CLR :: TMCC_SYNC [06:06] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_TMCC_SYNC_MASK               0x00000040
#define BCHP_THD_CORE_INTR_STATUS_CLR_TMCC_SYNC_SHIFT              6
#define BCHP_THD_CORE_INTR_STATUS_CLR_TMCC_SYNC_DEFAULT            0

/* THD_CORE :: INTR_STATUS_CLR :: TPS_CHANGE [05:05] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_TPS_CHANGE_MASK              0x00000020
#define BCHP_THD_CORE_INTR_STATUS_CLR_TPS_CHANGE_SHIFT             5
#define BCHP_THD_CORE_INTR_STATUS_CLR_TPS_CHANGE_DEFAULT           0

/* THD_CORE :: INTR_STATUS_CLR :: TPS_SYNC_LOSS [04:04] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_TPS_SYNC_LOSS_MASK           0x00000010
#define BCHP_THD_CORE_INTR_STATUS_CLR_TPS_SYNC_LOSS_SHIFT          4
#define BCHP_THD_CORE_INTR_STATUS_CLR_TPS_SYNC_LOSS_DEFAULT        0

/* THD_CORE :: INTR_STATUS_CLR :: TPS_SYNC [03:03] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_TPS_SYNC_MASK                0x00000008
#define BCHP_THD_CORE_INTR_STATUS_CLR_TPS_SYNC_SHIFT               3
#define BCHP_THD_CORE_INTR_STATUS_CLR_TPS_SYNC_DEFAULT             0

/* THD_CORE :: INTR_STATUS_CLR :: SP_SYNC_LOSS [02:02] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_SP_SYNC_LOSS_MASK            0x00000004
#define BCHP_THD_CORE_INTR_STATUS_CLR_SP_SYNC_LOSS_SHIFT           2
#define BCHP_THD_CORE_INTR_STATUS_CLR_SP_SYNC_LOSS_DEFAULT         0

/* THD_CORE :: INTR_STATUS_CLR :: SP_SYNC [01:01] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_SP_SYNC_MASK                 0x00000002
#define BCHP_THD_CORE_INTR_STATUS_CLR_SP_SYNC_SHIFT                1
#define BCHP_THD_CORE_INTR_STATUS_CLR_SP_SYNC_DEFAULT              0

/* THD_CORE :: INTR_STATUS_CLR :: FW_SYNC [00:00] */
#define BCHP_THD_CORE_INTR_STATUS_CLR_FW_SYNC_MASK                 0x00000001
#define BCHP_THD_CORE_INTR_STATUS_CLR_FW_SYNC_SHIFT                0
#define BCHP_THD_CORE_INTR_STATUS_CLR_FW_SYNC_DEFAULT              0

/***************************************************************************
 *STATUSB - Real-Time Status B
 ***************************************************************************/
/* THD_CORE :: STATUSB :: reserved0 [31:18] */
#define BCHP_THD_CORE_STATUSB_reserved0_MASK                       0xfffc0000
#define BCHP_THD_CORE_STATUSB_reserved0_SHIFT                      18

/* THD_CORE :: STATUSB :: RS_UBERC_C_SAT [17:17] */
#define BCHP_THD_CORE_STATUSB_RS_UBERC_C_SAT_MASK                  0x00020000
#define BCHP_THD_CORE_STATUSB_RS_UBERC_C_SAT_SHIFT                 17
#define BCHP_THD_CORE_STATUSB_RS_UBERC_C_SAT_DEFAULT               0

/* THD_CORE :: STATUSB :: RS_CBERC_C_SAT [16:16] */
#define BCHP_THD_CORE_STATUSB_RS_CBERC_C_SAT_MASK                  0x00010000
#define BCHP_THD_CORE_STATUSB_RS_CBERC_C_SAT_SHIFT                 16
#define BCHP_THD_CORE_STATUSB_RS_CBERC_C_SAT_DEFAULT               0

/* THD_CORE :: STATUSB :: RS_NBERC_C_SAT [15:15] */
#define BCHP_THD_CORE_STATUSB_RS_NBERC_C_SAT_MASK                  0x00008000
#define BCHP_THD_CORE_STATUSB_RS_NBERC_C_SAT_SHIFT                 15
#define BCHP_THD_CORE_STATUSB_RS_NBERC_C_SAT_DEFAULT               0

/* THD_CORE :: STATUSB :: RS_CERC_C_SAT [14:14] */
#define BCHP_THD_CORE_STATUSB_RS_CERC_C_SAT_MASK                   0x00004000
#define BCHP_THD_CORE_STATUSB_RS_CERC_C_SAT_SHIFT                  14
#define BCHP_THD_CORE_STATUSB_RS_CERC_C_SAT_DEFAULT                0

/* THD_CORE :: STATUSB :: RS_UBERC_B_SAT [13:13] */
#define BCHP_THD_CORE_STATUSB_RS_UBERC_B_SAT_MASK                  0x00002000
#define BCHP_THD_CORE_STATUSB_RS_UBERC_B_SAT_SHIFT                 13
#define BCHP_THD_CORE_STATUSB_RS_UBERC_B_SAT_DEFAULT               0

/* THD_CORE :: STATUSB :: RS_CBERC_B_SAT [12:12] */
#define BCHP_THD_CORE_STATUSB_RS_CBERC_B_SAT_MASK                  0x00001000
#define BCHP_THD_CORE_STATUSB_RS_CBERC_B_SAT_SHIFT                 12
#define BCHP_THD_CORE_STATUSB_RS_CBERC_B_SAT_DEFAULT               0

/* THD_CORE :: STATUSB :: RS_NBERC_B_SAT [11:11] */
#define BCHP_THD_CORE_STATUSB_RS_NBERC_B_SAT_MASK                  0x00000800
#define BCHP_THD_CORE_STATUSB_RS_NBERC_B_SAT_SHIFT                 11
#define BCHP_THD_CORE_STATUSB_RS_NBERC_B_SAT_DEFAULT               0

/* THD_CORE :: STATUSB :: RS_CERC_B_SAT [10:10] */
#define BCHP_THD_CORE_STATUSB_RS_CERC_B_SAT_MASK                   0x00000400
#define BCHP_THD_CORE_STATUSB_RS_CERC_B_SAT_SHIFT                  10
#define BCHP_THD_CORE_STATUSB_RS_CERC_B_SAT_DEFAULT                0

/* THD_CORE :: STATUSB :: RS_UBERC_SAT [09:09] */
#define BCHP_THD_CORE_STATUSB_RS_UBERC_SAT_MASK                    0x00000200
#define BCHP_THD_CORE_STATUSB_RS_UBERC_SAT_SHIFT                   9
#define BCHP_THD_CORE_STATUSB_RS_UBERC_SAT_DEFAULT                 0

/* THD_CORE :: STATUSB :: RS_CBERC_SAT [08:08] */
#define BCHP_THD_CORE_STATUSB_RS_CBERC_SAT_MASK                    0x00000100
#define BCHP_THD_CORE_STATUSB_RS_CBERC_SAT_SHIFT                   8
#define BCHP_THD_CORE_STATUSB_RS_CBERC_SAT_DEFAULT                 0

/* THD_CORE :: STATUSB :: RS_NBERC_SAT [07:07] */
#define BCHP_THD_CORE_STATUSB_RS_NBERC_SAT_MASK                    0x00000080
#define BCHP_THD_CORE_STATUSB_RS_NBERC_SAT_SHIFT                   7
#define BCHP_THD_CORE_STATUSB_RS_NBERC_SAT_DEFAULT                 0

/* THD_CORE :: STATUSB :: RS_CERC_SAT [06:06] */
#define BCHP_THD_CORE_STATUSB_RS_CERC_SAT_MASK                     0x00000040
#define BCHP_THD_CORE_STATUSB_RS_CERC_SAT_SHIFT                    6
#define BCHP_THD_CORE_STATUSB_RS_CERC_SAT_DEFAULT                  0

/* THD_CORE :: STATUSB :: RS_SYNC_LOSS_C [05:05] */
#define BCHP_THD_CORE_STATUSB_RS_SYNC_LOSS_C_MASK                  0x00000020
#define BCHP_THD_CORE_STATUSB_RS_SYNC_LOSS_C_SHIFT                 5
#define BCHP_THD_CORE_STATUSB_RS_SYNC_LOSS_C_DEFAULT               0

/* THD_CORE :: STATUSB :: RS_SYNC_C [04:04] */
#define BCHP_THD_CORE_STATUSB_RS_SYNC_C_MASK                       0x00000010
#define BCHP_THD_CORE_STATUSB_RS_SYNC_C_SHIFT                      4
#define BCHP_THD_CORE_STATUSB_RS_SYNC_C_DEFAULT                    0

/* THD_CORE :: STATUSB :: RS_SYNC_LOSS_B [03:03] */
#define BCHP_THD_CORE_STATUSB_RS_SYNC_LOSS_B_MASK                  0x00000008
#define BCHP_THD_CORE_STATUSB_RS_SYNC_LOSS_B_SHIFT                 3
#define BCHP_THD_CORE_STATUSB_RS_SYNC_LOSS_B_DEFAULT               0

/* THD_CORE :: STATUSB :: RS_SYNC_B [02:02] */
#define BCHP_THD_CORE_STATUSB_RS_SYNC_B_MASK                       0x00000004
#define BCHP_THD_CORE_STATUSB_RS_SYNC_B_SHIFT                      2
#define BCHP_THD_CORE_STATUSB_RS_SYNC_B_DEFAULT                    0

/* THD_CORE :: STATUSB :: RS_SYNC_LOSS [01:01] */
#define BCHP_THD_CORE_STATUSB_RS_SYNC_LOSS_MASK                    0x00000002
#define BCHP_THD_CORE_STATUSB_RS_SYNC_LOSS_SHIFT                   1
#define BCHP_THD_CORE_STATUSB_RS_SYNC_LOSS_DEFAULT                 0

/* THD_CORE :: STATUSB :: RS_SYNC [00:00] */
#define BCHP_THD_CORE_STATUSB_RS_SYNC_MASK                         0x00000001
#define BCHP_THD_CORE_STATUSB_RS_SYNC_SHIFT                        0
#define BCHP_THD_CORE_STATUSB_RS_SYNC_DEFAULT                      0

/***************************************************************************
 *INTR_STATUSB - Interrupt Status B
 ***************************************************************************/
/* THD_CORE :: INTR_STATUSB :: reserved0 [31:18] */
#define BCHP_THD_CORE_INTR_STATUSB_reserved0_MASK                  0xfffc0000
#define BCHP_THD_CORE_INTR_STATUSB_reserved0_SHIFT                 18

/* THD_CORE :: INTR_STATUSB :: RS_UBERC_C_SAT [17:17] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_UBERC_C_SAT_MASK             0x00020000
#define BCHP_THD_CORE_INTR_STATUSB_RS_UBERC_C_SAT_SHIFT            17
#define BCHP_THD_CORE_INTR_STATUSB_RS_UBERC_C_SAT_DEFAULT          0

/* THD_CORE :: INTR_STATUSB :: RS_CBERC_C_SAT [16:16] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_CBERC_C_SAT_MASK             0x00010000
#define BCHP_THD_CORE_INTR_STATUSB_RS_CBERC_C_SAT_SHIFT            16
#define BCHP_THD_CORE_INTR_STATUSB_RS_CBERC_C_SAT_DEFAULT          0

/* THD_CORE :: INTR_STATUSB :: RS_NBERC_C_SAT [15:15] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_NBERC_C_SAT_MASK             0x00008000
#define BCHP_THD_CORE_INTR_STATUSB_RS_NBERC_C_SAT_SHIFT            15
#define BCHP_THD_CORE_INTR_STATUSB_RS_NBERC_C_SAT_DEFAULT          0

/* THD_CORE :: INTR_STATUSB :: RS_CERC_C_SAT [14:14] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_CERC_C_SAT_MASK              0x00004000
#define BCHP_THD_CORE_INTR_STATUSB_RS_CERC_C_SAT_SHIFT             14
#define BCHP_THD_CORE_INTR_STATUSB_RS_CERC_C_SAT_DEFAULT           0

/* THD_CORE :: INTR_STATUSB :: RS_UBERC_B_SAT [13:13] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_UBERC_B_SAT_MASK             0x00002000
#define BCHP_THD_CORE_INTR_STATUSB_RS_UBERC_B_SAT_SHIFT            13
#define BCHP_THD_CORE_INTR_STATUSB_RS_UBERC_B_SAT_DEFAULT          0

/* THD_CORE :: INTR_STATUSB :: RS_CBERC_B_SAT [12:12] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_CBERC_B_SAT_MASK             0x00001000
#define BCHP_THD_CORE_INTR_STATUSB_RS_CBERC_B_SAT_SHIFT            12
#define BCHP_THD_CORE_INTR_STATUSB_RS_CBERC_B_SAT_DEFAULT          0

/* THD_CORE :: INTR_STATUSB :: RS_NBERC_B_SAT [11:11] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_NBERC_B_SAT_MASK             0x00000800
#define BCHP_THD_CORE_INTR_STATUSB_RS_NBERC_B_SAT_SHIFT            11
#define BCHP_THD_CORE_INTR_STATUSB_RS_NBERC_B_SAT_DEFAULT          0

/* THD_CORE :: INTR_STATUSB :: RS_CERC_B_SAT [10:10] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_CERC_B_SAT_MASK              0x00000400
#define BCHP_THD_CORE_INTR_STATUSB_RS_CERC_B_SAT_SHIFT             10
#define BCHP_THD_CORE_INTR_STATUSB_RS_CERC_B_SAT_DEFAULT           0

/* THD_CORE :: INTR_STATUSB :: RS_UBERC_SAT [09:09] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_UBERC_SAT_MASK               0x00000200
#define BCHP_THD_CORE_INTR_STATUSB_RS_UBERC_SAT_SHIFT              9
#define BCHP_THD_CORE_INTR_STATUSB_RS_UBERC_SAT_DEFAULT            0

/* THD_CORE :: INTR_STATUSB :: RS_CBERC_SAT [08:08] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_CBERC_SAT_MASK               0x00000100
#define BCHP_THD_CORE_INTR_STATUSB_RS_CBERC_SAT_SHIFT              8
#define BCHP_THD_CORE_INTR_STATUSB_RS_CBERC_SAT_DEFAULT            0

/* THD_CORE :: INTR_STATUSB :: RS_NBERC_SAT [07:07] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_NBERC_SAT_MASK               0x00000080
#define BCHP_THD_CORE_INTR_STATUSB_RS_NBERC_SAT_SHIFT              7
#define BCHP_THD_CORE_INTR_STATUSB_RS_NBERC_SAT_DEFAULT            0

/* THD_CORE :: INTR_STATUSB :: RS_CERC_SAT [06:06] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_CERC_SAT_MASK                0x00000040
#define BCHP_THD_CORE_INTR_STATUSB_RS_CERC_SAT_SHIFT               6
#define BCHP_THD_CORE_INTR_STATUSB_RS_CERC_SAT_DEFAULT             0

/* THD_CORE :: INTR_STATUSB :: RS_SYNC_LOSS_C [05:05] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_LOSS_C_MASK             0x00000020
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_LOSS_C_SHIFT            5
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_LOSS_C_DEFAULT          0

/* THD_CORE :: INTR_STATUSB :: RS_SYNC_C [04:04] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_C_MASK                  0x00000010
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_C_SHIFT                 4
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_C_DEFAULT               0

/* THD_CORE :: INTR_STATUSB :: RS_SYNC_LOSS_B [03:03] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_LOSS_B_MASK             0x00000008
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_LOSS_B_SHIFT            3
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_LOSS_B_DEFAULT          0

/* THD_CORE :: INTR_STATUSB :: RS_SYNC_B [02:02] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_B_MASK                  0x00000004
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_B_SHIFT                 2
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_B_DEFAULT               0

/* THD_CORE :: INTR_STATUSB :: RS_SYNC_LOSS [01:01] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_LOSS_MASK               0x00000002
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_LOSS_SHIFT              1
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_LOSS_DEFAULT            0

/* THD_CORE :: INTR_STATUSB :: RS_SYNC [00:00] */
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_MASK                    0x00000001
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_SHIFT                   0
#define BCHP_THD_CORE_INTR_STATUSB_RS_SYNC_DEFAULT                 0

/***************************************************************************
 *INTR_STATUSB_CLR - Interrupt Status B Clear
 ***************************************************************************/
/* THD_CORE :: INTR_STATUSB_CLR :: reserved0 [31:18] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_reserved0_MASK              0xfffc0000
#define BCHP_THD_CORE_INTR_STATUSB_CLR_reserved0_SHIFT             18

/* THD_CORE :: INTR_STATUSB_CLR :: RS_UBERC_C_SAT [17:17] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_UBERC_C_SAT_MASK         0x00020000
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_UBERC_C_SAT_SHIFT        17
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_UBERC_C_SAT_DEFAULT      0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_CBERC_C_SAT [16:16] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CBERC_C_SAT_MASK         0x00010000
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CBERC_C_SAT_SHIFT        16
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CBERC_C_SAT_DEFAULT      0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_NBERC_C_SAT [15:15] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_NBERC_C_SAT_MASK         0x00008000
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_NBERC_C_SAT_SHIFT        15
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_NBERC_C_SAT_DEFAULT      0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_CERC_C_SAT [14:14] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CERC_C_SAT_MASK          0x00004000
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CERC_C_SAT_SHIFT         14
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CERC_C_SAT_DEFAULT       0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_UBERC_B_SAT [13:13] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_UBERC_B_SAT_MASK         0x00002000
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_UBERC_B_SAT_SHIFT        13
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_UBERC_B_SAT_DEFAULT      0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_CBERC_B_SAT [12:12] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CBERC_B_SAT_MASK         0x00001000
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CBERC_B_SAT_SHIFT        12
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CBERC_B_SAT_DEFAULT      0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_NBERC_B_SAT [11:11] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_NBERC_B_SAT_MASK         0x00000800
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_NBERC_B_SAT_SHIFT        11
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_NBERC_B_SAT_DEFAULT      0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_CERC_B_SAT [10:10] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CERC_B_SAT_MASK          0x00000400
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CERC_B_SAT_SHIFT         10
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CERC_B_SAT_DEFAULT       0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_UBERC_SAT [09:09] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_UBERC_SAT_MASK           0x00000200
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_UBERC_SAT_SHIFT          9
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_UBERC_SAT_DEFAULT        0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_CBERC_SAT [08:08] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CBERC_SAT_MASK           0x00000100
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CBERC_SAT_SHIFT          8
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CBERC_SAT_DEFAULT        0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_NBERC_SAT [07:07] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_NBERC_SAT_MASK           0x00000080
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_NBERC_SAT_SHIFT          7
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_NBERC_SAT_DEFAULT        0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_CERC_SAT [06:06] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CERC_SAT_MASK            0x00000040
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CERC_SAT_SHIFT           6
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_CERC_SAT_DEFAULT         0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_SYNC_LOSS_C [05:05] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_LOSS_C_MASK         0x00000020
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_LOSS_C_SHIFT        5
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_LOSS_C_DEFAULT      0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_SYNC_C [04:04] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_C_MASK              0x00000010
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_C_SHIFT             4
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_C_DEFAULT           0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_SYNC_LOSS_B [03:03] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_LOSS_B_MASK         0x00000008
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_LOSS_B_SHIFT        3
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_LOSS_B_DEFAULT      0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_SYNC_B [02:02] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_B_MASK              0x00000004
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_B_SHIFT             2
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_B_DEFAULT           0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_SYNC_LOSS [01:01] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_LOSS_MASK           0x00000002
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_LOSS_SHIFT          1
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_LOSS_DEFAULT        0

/* THD_CORE :: INTR_STATUSB_CLR :: RS_SYNC [00:00] */
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_MASK                0x00000001
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_SHIFT               0
#define BCHP_THD_CORE_INTR_STATUSB_CLR_RS_SYNC_DEFAULT             0

/***************************************************************************
 *STATUS2 - Real-Time Status 2
 ***************************************************************************/
/* THD_CORE :: STATUS2 :: reserved0 [31:31] */
#define BCHP_THD_CORE_STATUS2_reserved0_MASK                       0x80000000
#define BCHP_THD_CORE_STATUS2_reserved0_SHIFT                      31

/* THD_CORE :: STATUS2 :: IMPE_CNT_OF [30:30] */
#define BCHP_THD_CORE_STATUS2_IMPE_CNT_OF_MASK                     0x40000000
#define BCHP_THD_CORE_STATUS2_IMPE_CNT_OF_SHIFT                    30
#define BCHP_THD_CORE_STATUS2_IMPE_CNT_OF_DEFAULT                  0

/* THD_CORE :: STATUS2 :: MEMCPP_1_UF [29:29] */
#define BCHP_THD_CORE_STATUS2_MEMCPP_1_UF_MASK                     0x20000000
#define BCHP_THD_CORE_STATUS2_MEMCPP_1_UF_SHIFT                    29
#define BCHP_THD_CORE_STATUS2_MEMCPP_1_UF_DEFAULT                  0

/* THD_CORE :: STATUS2 :: MEMCPP_0_UF [28:28] */
#define BCHP_THD_CORE_STATUS2_MEMCPP_0_UF_MASK                     0x10000000
#define BCHP_THD_CORE_STATUS2_MEMCPP_0_UF_SHIFT                    28
#define BCHP_THD_CORE_STATUS2_MEMCPP_0_UF_DEFAULT                  0

/* THD_CORE :: STATUS2 :: MEMSDI_RD_1_OF [27:27] */
#define BCHP_THD_CORE_STATUS2_MEMSDI_RD_1_OF_MASK                  0x08000000
#define BCHP_THD_CORE_STATUS2_MEMSDI_RD_1_OF_SHIFT                 27
#define BCHP_THD_CORE_STATUS2_MEMSDI_RD_1_OF_DEFAULT               0

/* THD_CORE :: STATUS2 :: MEMSDI_RD_0_OF [26:26] */
#define BCHP_THD_CORE_STATUS2_MEMSDI_RD_0_OF_MASK                  0x04000000
#define BCHP_THD_CORE_STATUS2_MEMSDI_RD_0_OF_SHIFT                 26
#define BCHP_THD_CORE_STATUS2_MEMSDI_RD_0_OF_DEFAULT               0

/* THD_CORE :: STATUS2 :: MEMSDI_RD_REQ_OF [25:25] */
#define BCHP_THD_CORE_STATUS2_MEMSDI_RD_REQ_OF_MASK                0x02000000
#define BCHP_THD_CORE_STATUS2_MEMSDI_RD_REQ_OF_SHIFT               25
#define BCHP_THD_CORE_STATUS2_MEMSDI_RD_REQ_OF_DEFAULT             0

/* THD_CORE :: STATUS2 :: MEMSDI_WR_REQ_OF [24:24] */
#define BCHP_THD_CORE_STATUS2_MEMSDI_WR_REQ_OF_MASK                0x01000000
#define BCHP_THD_CORE_STATUS2_MEMSDI_WR_REQ_OF_SHIFT               24
#define BCHP_THD_CORE_STATUS2_MEMSDI_WR_REQ_OF_DEFAULT             0

/* THD_CORE :: STATUS2 :: MEMFE_1_OF [23:23] */
#define BCHP_THD_CORE_STATUS2_MEMFE_1_OF_MASK                      0x00800000
#define BCHP_THD_CORE_STATUS2_MEMFE_1_OF_SHIFT                     23
#define BCHP_THD_CORE_STATUS2_MEMFE_1_OF_DEFAULT                   0

/* THD_CORE :: STATUS2 :: MEMFE_0_OF [22:22] */
#define BCHP_THD_CORE_STATUS2_MEMFE_0_OF_MASK                      0x00400000
#define BCHP_THD_CORE_STATUS2_MEMFE_0_OF_SHIFT                     22
#define BCHP_THD_CORE_STATUS2_MEMFE_0_OF_DEFAULT                   0

/* THD_CORE :: STATUS2 :: MEMFFT_OF [21:21] */
#define BCHP_THD_CORE_STATUS2_MEMFFT_OF_MASK                       0x00200000
#define BCHP_THD_CORE_STATUS2_MEMFFT_OF_SHIFT                      21
#define BCHP_THD_CORE_STATUS2_MEMFFT_OF_DEFAULT                    0

/* THD_CORE :: STATUS2 :: MEMSPP_UF [20:20] */
#define BCHP_THD_CORE_STATUS2_MEMSPP_UF_MASK                       0x00100000
#define BCHP_THD_CORE_STATUS2_MEMSPP_UF_SHIFT                      20
#define BCHP_THD_CORE_STATUS2_MEMSPP_UF_DEFAULT                    0

/* THD_CORE :: STATUS2 :: MEMSYM_OF [19:19] */
#define BCHP_THD_CORE_STATUS2_MEMSYM_OF_MASK                       0x00080000
#define BCHP_THD_CORE_STATUS2_MEMSYM_OF_SHIFT                      19
#define BCHP_THD_CORE_STATUS2_MEMSYM_OF_DEFAULT                    0

/* THD_CORE :: STATUS2 :: BUFC_UF [18:18] */
#define BCHP_THD_CORE_STATUS2_BUFC_UF_MASK                         0x00040000
#define BCHP_THD_CORE_STATUS2_BUFC_UF_SHIFT                        18
#define BCHP_THD_CORE_STATUS2_BUFC_UF_DEFAULT                      0

/* THD_CORE :: STATUS2 :: BUFC_OF [17:17] */
#define BCHP_THD_CORE_STATUS2_BUFC_OF_MASK                         0x00020000
#define BCHP_THD_CORE_STATUS2_BUFC_OF_SHIFT                        17
#define BCHP_THD_CORE_STATUS2_BUFC_OF_DEFAULT                      0

/* THD_CORE :: STATUS2 :: BUFB_UF [16:16] */
#define BCHP_THD_CORE_STATUS2_BUFB_UF_MASK                         0x00010000
#define BCHP_THD_CORE_STATUS2_BUFB_UF_SHIFT                        16
#define BCHP_THD_CORE_STATUS2_BUFB_UF_DEFAULT                      0

/* THD_CORE :: STATUS2 :: BUFB_OF [15:15] */
#define BCHP_THD_CORE_STATUS2_BUFB_OF_MASK                         0x00008000
#define BCHP_THD_CORE_STATUS2_BUFB_OF_SHIFT                        15
#define BCHP_THD_CORE_STATUS2_BUFB_OF_DEFAULT                      0

/* THD_CORE :: STATUS2 :: BUFA_UF [14:14] */
#define BCHP_THD_CORE_STATUS2_BUFA_UF_MASK                         0x00004000
#define BCHP_THD_CORE_STATUS2_BUFA_UF_SHIFT                        14
#define BCHP_THD_CORE_STATUS2_BUFA_UF_DEFAULT                      0

/* THD_CORE :: STATUS2 :: BUFA_OF [13:13] */
#define BCHP_THD_CORE_STATUS2_BUFA_OF_MASK                         0x00002000
#define BCHP_THD_CORE_STATUS2_BUFA_OF_SHIFT                        13
#define BCHP_THD_CORE_STATUS2_BUFA_OF_DEFAULT                      0

/* THD_CORE :: STATUS2 :: FEC_OUT_FIFO_UF [12:12] */
#define BCHP_THD_CORE_STATUS2_FEC_OUT_FIFO_UF_MASK                 0x00001000
#define BCHP_THD_CORE_STATUS2_FEC_OUT_FIFO_UF_SHIFT                12
#define BCHP_THD_CORE_STATUS2_FEC_OUT_FIFO_UF_DEFAULT              0

/* THD_CORE :: STATUS2 :: FEC_OUT_FIFO_OF [11:11] */
#define BCHP_THD_CORE_STATUS2_FEC_OUT_FIFO_OF_MASK                 0x00000800
#define BCHP_THD_CORE_STATUS2_FEC_OUT_FIFO_OF_SHIFT                11
#define BCHP_THD_CORE_STATUS2_FEC_OUT_FIFO_OF_DEFAULT              0

/* THD_CORE :: STATUS2 :: RS_FIFO_UF [10:10] */
#define BCHP_THD_CORE_STATUS2_RS_FIFO_UF_MASK                      0x00000400
#define BCHP_THD_CORE_STATUS2_RS_FIFO_UF_SHIFT                     10
#define BCHP_THD_CORE_STATUS2_RS_FIFO_UF_DEFAULT                   0

/* THD_CORE :: STATUS2 :: RS_FIFO_OF [09:09] */
#define BCHP_THD_CORE_STATUS2_RS_FIFO_OF_MASK                      0x00000200
#define BCHP_THD_CORE_STATUS2_RS_FIFO_OF_SHIFT                     9
#define BCHP_THD_CORE_STATUS2_RS_FIFO_OF_DEFAULT                   0

/* THD_CORE :: STATUS2 :: VIT_RENC_OF [08:08] */
#define BCHP_THD_CORE_STATUS2_VIT_RENC_OF_MASK                     0x00000100
#define BCHP_THD_CORE_STATUS2_VIT_RENC_OF_SHIFT                    8
#define BCHP_THD_CORE_STATUS2_VIT_RENC_OF_DEFAULT                  0

/* THD_CORE :: STATUS2 :: BCH_FIFO_UF [07:07] */
#define BCHP_THD_CORE_STATUS2_BCH_FIFO_UF_MASK                     0x00000080
#define BCHP_THD_CORE_STATUS2_BCH_FIFO_UF_SHIFT                    7
#define BCHP_THD_CORE_STATUS2_BCH_FIFO_UF_DEFAULT                  0

/* THD_CORE :: STATUS2 :: BCH_FIFO_OF [06:06] */
#define BCHP_THD_CORE_STATUS2_BCH_FIFO_OF_MASK                     0x00000040
#define BCHP_THD_CORE_STATUS2_BCH_FIFO_OF_SHIFT                    6
#define BCHP_THD_CORE_STATUS2_BCH_FIFO_OF_DEFAULT                  0

/* THD_CORE :: STATUS2 :: NCH_FCW0_ACC_OF [05:05] */
#define BCHP_THD_CORE_STATUS2_NCH_FCW0_ACC_OF_MASK                 0x00000020
#define BCHP_THD_CORE_STATUS2_NCH_FCW0_ACC_OF_SHIFT                5
#define BCHP_THD_CORE_STATUS2_NCH_FCW0_ACC_OF_DEFAULT              0

/* THD_CORE :: STATUS2 :: NCH_FCW0_INIT_OF [04:04] */
#define BCHP_THD_CORE_STATUS2_NCH_FCW0_INIT_OF_MASK                0x00000010
#define BCHP_THD_CORE_STATUS2_NCH_FCW0_INIT_OF_SHIFT               4
#define BCHP_THD_CORE_STATUS2_NCH_FCW0_INIT_OF_DEFAULT             0

/* THD_CORE :: STATUS2 :: NCH_PWR2_OF [03:03] */
#define BCHP_THD_CORE_STATUS2_NCH_PWR2_OF_MASK                     0x00000008
#define BCHP_THD_CORE_STATUS2_NCH_PWR2_OF_SHIFT                    3
#define BCHP_THD_CORE_STATUS2_NCH_PWR2_OF_DEFAULT                  0

/* THD_CORE :: STATUS2 :: NCH_PWR1_OF [02:02] */
#define BCHP_THD_CORE_STATUS2_NCH_PWR1_OF_MASK                     0x00000004
#define BCHP_THD_CORE_STATUS2_NCH_PWR1_OF_SHIFT                    2
#define BCHP_THD_CORE_STATUS2_NCH_PWR1_OF_DEFAULT                  0

/* THD_CORE :: STATUS2 :: FE_FIFO_UF [01:01] */
#define BCHP_THD_CORE_STATUS2_FE_FIFO_UF_MASK                      0x00000002
#define BCHP_THD_CORE_STATUS2_FE_FIFO_UF_SHIFT                     1
#define BCHP_THD_CORE_STATUS2_FE_FIFO_UF_DEFAULT                   0

/* THD_CORE :: STATUS2 :: FE_FIFO_OF [00:00] */
#define BCHP_THD_CORE_STATUS2_FE_FIFO_OF_MASK                      0x00000001
#define BCHP_THD_CORE_STATUS2_FE_FIFO_OF_SHIFT                     0
#define BCHP_THD_CORE_STATUS2_FE_FIFO_OF_DEFAULT                   0

/***************************************************************************
 *INTR_STATUS2 - Interrupt Status 2
 ***************************************************************************/
/* THD_CORE :: INTR_STATUS2 :: reserved0 [31:31] */
#define BCHP_THD_CORE_INTR_STATUS2_reserved0_MASK                  0x80000000
#define BCHP_THD_CORE_INTR_STATUS2_reserved0_SHIFT                 31

/* THD_CORE :: INTR_STATUS2 :: IMPE_CNT_OF [30:30] */
#define BCHP_THD_CORE_INTR_STATUS2_IMPE_CNT_OF_MASK                0x40000000
#define BCHP_THD_CORE_INTR_STATUS2_IMPE_CNT_OF_SHIFT               30
#define BCHP_THD_CORE_INTR_STATUS2_IMPE_CNT_OF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2 :: MEMCPP_1_UF [29:29] */
#define BCHP_THD_CORE_INTR_STATUS2_MEMCPP_1_UF_MASK                0x20000000
#define BCHP_THD_CORE_INTR_STATUS2_MEMCPP_1_UF_SHIFT               29
#define BCHP_THD_CORE_INTR_STATUS2_MEMCPP_1_UF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2 :: MEMCPP_0_UF [28:28] */
#define BCHP_THD_CORE_INTR_STATUS2_MEMCPP_0_UF_MASK                0x10000000
#define BCHP_THD_CORE_INTR_STATUS2_MEMCPP_0_UF_SHIFT               28
#define BCHP_THD_CORE_INTR_STATUS2_MEMCPP_0_UF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2 :: MEMSDI_RD_1_OF [27:27] */
#define BCHP_THD_CORE_INTR_STATUS2_MEMSDI_RD_1_OF_MASK             0x08000000
#define BCHP_THD_CORE_INTR_STATUS2_MEMSDI_RD_1_OF_SHIFT            27
#define BCHP_THD_CORE_INTR_STATUS2_MEMSDI_RD_1_OF_DEFAULT          0

/* THD_CORE :: INTR_STATUS2 :: MEMSDI_RD_0_OF [26:26] */
#define BCHP_THD_CORE_INTR_STATUS2_MEMSDI_RD_0_OF_MASK             0x04000000
#define BCHP_THD_CORE_INTR_STATUS2_MEMSDI_RD_0_OF_SHIFT            26
#define BCHP_THD_CORE_INTR_STATUS2_MEMSDI_RD_0_OF_DEFAULT          0

/* THD_CORE :: INTR_STATUS2 :: MEMSDI_RD_REQ_OF [25:25] */
#define BCHP_THD_CORE_INTR_STATUS2_MEMSDI_RD_REQ_OF_MASK           0x02000000
#define BCHP_THD_CORE_INTR_STATUS2_MEMSDI_RD_REQ_OF_SHIFT          25
#define BCHP_THD_CORE_INTR_STATUS2_MEMSDI_RD_REQ_OF_DEFAULT        0

/* THD_CORE :: INTR_STATUS2 :: MEMSDI_WR_REQ_OF [24:24] */
#define BCHP_THD_CORE_INTR_STATUS2_MEMSDI_WR_REQ_OF_MASK           0x01000000
#define BCHP_THD_CORE_INTR_STATUS2_MEMSDI_WR_REQ_OF_SHIFT          24

/* THD_CORE :: INTR_STATUS2 :: MEMFE_1_OF [23:23] */
#define BCHP_THD_CORE_INTR_STATUS2_MEMFE_1_OF_MASK                 0x00800000
#define BCHP_THD_CORE_INTR_STATUS2_MEMFE_1_OF_SHIFT                23
#define BCHP_THD_CORE_INTR_STATUS2_MEMFE_1_OF_DEFAULT              0

/* THD_CORE :: INTR_STATUS2 :: MEMFE_0_OF [22:22] */
#define BCHP_THD_CORE_INTR_STATUS2_MEMFE_0_OF_MASK                 0x00400000
#define BCHP_THD_CORE_INTR_STATUS2_MEMFE_0_OF_SHIFT                22
#define BCHP_THD_CORE_INTR_STATUS2_MEMFE_0_OF_DEFAULT              0

/* THD_CORE :: INTR_STATUS2 :: MEMFFT_OF [21:21] */
#define BCHP_THD_CORE_INTR_STATUS2_MEMFFT_OF_MASK                  0x00200000
#define BCHP_THD_CORE_INTR_STATUS2_MEMFFT_OF_SHIFT                 21
#define BCHP_THD_CORE_INTR_STATUS2_MEMFFT_OF_DEFAULT               0

/* THD_CORE :: INTR_STATUS2 :: MEMSPP_UF [20:20] */
#define BCHP_THD_CORE_INTR_STATUS2_MEMSPP_UF_MASK                  0x00100000
#define BCHP_THD_CORE_INTR_STATUS2_MEMSPP_UF_SHIFT                 20
#define BCHP_THD_CORE_INTR_STATUS2_MEMSPP_UF_DEFAULT               0

/* THD_CORE :: INTR_STATUS2 :: MEMSYM_OF [19:19] */
#define BCHP_THD_CORE_INTR_STATUS2_MEMSYM_OF_MASK                  0x00080000
#define BCHP_THD_CORE_INTR_STATUS2_MEMSYM_OF_SHIFT                 19
#define BCHP_THD_CORE_INTR_STATUS2_MEMSYM_OF_DEFAULT               0

/* THD_CORE :: INTR_STATUS2 :: BUFC_UF [18:18] */
#define BCHP_THD_CORE_INTR_STATUS2_BUFC_UF_MASK                    0x00040000
#define BCHP_THD_CORE_INTR_STATUS2_BUFC_UF_SHIFT                   18
#define BCHP_THD_CORE_INTR_STATUS2_BUFC_UF_DEFAULT                 0

/* THD_CORE :: INTR_STATUS2 :: BUFC_OF [17:17] */
#define BCHP_THD_CORE_INTR_STATUS2_BUFC_OF_MASK                    0x00020000
#define BCHP_THD_CORE_INTR_STATUS2_BUFC_OF_SHIFT                   17
#define BCHP_THD_CORE_INTR_STATUS2_BUFC_OF_DEFAULT                 0

/* THD_CORE :: INTR_STATUS2 :: BUFB_UF [16:16] */
#define BCHP_THD_CORE_INTR_STATUS2_BUFB_UF_MASK                    0x00010000
#define BCHP_THD_CORE_INTR_STATUS2_BUFB_UF_SHIFT                   16
#define BCHP_THD_CORE_INTR_STATUS2_BUFB_UF_DEFAULT                 0

/* THD_CORE :: INTR_STATUS2 :: BUFB_OF [15:15] */
#define BCHP_THD_CORE_INTR_STATUS2_BUFB_OF_MASK                    0x00008000
#define BCHP_THD_CORE_INTR_STATUS2_BUFB_OF_SHIFT                   15
#define BCHP_THD_CORE_INTR_STATUS2_BUFB_OF_DEFAULT                 0

/* THD_CORE :: INTR_STATUS2 :: BUFA_UF [14:14] */
#define BCHP_THD_CORE_INTR_STATUS2_BUFA_UF_MASK                    0x00004000
#define BCHP_THD_CORE_INTR_STATUS2_BUFA_UF_SHIFT                   14
#define BCHP_THD_CORE_INTR_STATUS2_BUFA_UF_DEFAULT                 0

/* THD_CORE :: INTR_STATUS2 :: BUFA_OF [13:13] */
#define BCHP_THD_CORE_INTR_STATUS2_BUFA_OF_MASK                    0x00002000
#define BCHP_THD_CORE_INTR_STATUS2_BUFA_OF_SHIFT                   13
#define BCHP_THD_CORE_INTR_STATUS2_BUFA_OF_DEFAULT                 0

/* THD_CORE :: INTR_STATUS2 :: FEC_OUT_FIFO_UF [12:12] */
#define BCHP_THD_CORE_INTR_STATUS2_FEC_OUT_FIFO_UF_MASK            0x00001000
#define BCHP_THD_CORE_INTR_STATUS2_FEC_OUT_FIFO_UF_SHIFT           12
#define BCHP_THD_CORE_INTR_STATUS2_FEC_OUT_FIFO_UF_DEFAULT         0

/* THD_CORE :: INTR_STATUS2 :: FEC_OUT_FIFO_OF [11:11] */
#define BCHP_THD_CORE_INTR_STATUS2_FEC_OUT_FIFO_OF_MASK            0x00000800
#define BCHP_THD_CORE_INTR_STATUS2_FEC_OUT_FIFO_OF_SHIFT           11
#define BCHP_THD_CORE_INTR_STATUS2_FEC_OUT_FIFO_OF_DEFAULT         0

/* THD_CORE :: INTR_STATUS2 :: RS_FIFO_UF [10:10] */
#define BCHP_THD_CORE_INTR_STATUS2_RS_FIFO_UF_MASK                 0x00000400
#define BCHP_THD_CORE_INTR_STATUS2_RS_FIFO_UF_SHIFT                10
#define BCHP_THD_CORE_INTR_STATUS2_RS_FIFO_UF_DEFAULT              0

/* THD_CORE :: INTR_STATUS2 :: RS_FIFO_OF [09:09] */
#define BCHP_THD_CORE_INTR_STATUS2_RS_FIFO_OF_MASK                 0x00000200
#define BCHP_THD_CORE_INTR_STATUS2_RS_FIFO_OF_SHIFT                9
#define BCHP_THD_CORE_INTR_STATUS2_RS_FIFO_OF_DEFAULT              0

/* THD_CORE :: INTR_STATUS2 :: VIT_RENC_OF [08:08] */
#define BCHP_THD_CORE_INTR_STATUS2_VIT_RENC_OF_MASK                0x00000100
#define BCHP_THD_CORE_INTR_STATUS2_VIT_RENC_OF_SHIFT               8
#define BCHP_THD_CORE_INTR_STATUS2_VIT_RENC_OF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2 :: BCH_FIFO_UF [07:07] */
#define BCHP_THD_CORE_INTR_STATUS2_BCH_FIFO_UF_MASK                0x00000080
#define BCHP_THD_CORE_INTR_STATUS2_BCH_FIFO_UF_SHIFT               7
#define BCHP_THD_CORE_INTR_STATUS2_BCH_FIFO_UF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2 :: BCH_FIFO_OF [06:06] */
#define BCHP_THD_CORE_INTR_STATUS2_BCH_FIFO_OF_MASK                0x00000040
#define BCHP_THD_CORE_INTR_STATUS2_BCH_FIFO_OF_SHIFT               6
#define BCHP_THD_CORE_INTR_STATUS2_BCH_FIFO_OF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2 :: NCH_FCW0_ACC_OF [05:05] */
#define BCHP_THD_CORE_INTR_STATUS2_NCH_FCW0_ACC_OF_MASK            0x00000020
#define BCHP_THD_CORE_INTR_STATUS2_NCH_FCW0_ACC_OF_SHIFT           5
#define BCHP_THD_CORE_INTR_STATUS2_NCH_FCW0_ACC_OF_DEFAULT         0

/* THD_CORE :: INTR_STATUS2 :: NCH_FCW0_INIT_OF [04:04] */
#define BCHP_THD_CORE_INTR_STATUS2_NCH_FCW0_INIT_OF_MASK           0x00000010
#define BCHP_THD_CORE_INTR_STATUS2_NCH_FCW0_INIT_OF_SHIFT          4
#define BCHP_THD_CORE_INTR_STATUS2_NCH_FCW0_INIT_OF_DEFAULT        0

/* THD_CORE :: INTR_STATUS2 :: NCH_PWR2_OF [03:03] */
#define BCHP_THD_CORE_INTR_STATUS2_NCH_PWR2_OF_MASK                0x00000008
#define BCHP_THD_CORE_INTR_STATUS2_NCH_PWR2_OF_SHIFT               3
#define BCHP_THD_CORE_INTR_STATUS2_NCH_PWR2_OF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2 :: NCH_PWR1_OF [02:02] */
#define BCHP_THD_CORE_INTR_STATUS2_NCH_PWR1_OF_MASK                0x00000004
#define BCHP_THD_CORE_INTR_STATUS2_NCH_PWR1_OF_SHIFT               2
#define BCHP_THD_CORE_INTR_STATUS2_NCH_PWR1_OF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2 :: FE_FIFO_UF [01:01] */
#define BCHP_THD_CORE_INTR_STATUS2_FE_FIFO_UF_MASK                 0x00000002
#define BCHP_THD_CORE_INTR_STATUS2_FE_FIFO_UF_SHIFT                1
#define BCHP_THD_CORE_INTR_STATUS2_FE_FIFO_UF_DEFAULT              0

/* THD_CORE :: INTR_STATUS2 :: FE_FIFO_OF [00:00] */
#define BCHP_THD_CORE_INTR_STATUS2_FE_FIFO_OF_MASK                 0x00000001
#define BCHP_THD_CORE_INTR_STATUS2_FE_FIFO_OF_SHIFT                0
#define BCHP_THD_CORE_INTR_STATUS2_FE_FIFO_OF_DEFAULT              0

/***************************************************************************
 *INTR_STATUS2_CLR - Interrupt Status 2 Clear
 ***************************************************************************/
/* THD_CORE :: INTR_STATUS2_CLR :: reserved0 [31:31] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_reserved0_MASK              0x80000000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_reserved0_SHIFT             31

/* THD_CORE :: INTR_STATUS2_CLR :: IMPE_CNT_OF [30:30] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_IMPE_CNT_OF_MASK            0x40000000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_IMPE_CNT_OF_SHIFT           30
#define BCHP_THD_CORE_INTR_STATUS2_CLR_IMPE_CNT_OF_DEFAULT         0

/* THD_CORE :: INTR_STATUS2_CLR :: MEMCPP_1_UF [29:29] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMCPP_1_UF_MASK            0x20000000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMCPP_1_UF_SHIFT           29
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMCPP_1_UF_DEFAULT         0

/* THD_CORE :: INTR_STATUS2_CLR :: MEMCPP_0_UF [28:28] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMCPP_0_UF_MASK            0x10000000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMCPP_0_UF_SHIFT           28
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMCPP_0_UF_DEFAULT         0

/* THD_CORE :: INTR_STATUS2_CLR :: MEMSDI_RD_1_OF [27:27] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSDI_RD_1_OF_MASK         0x08000000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSDI_RD_1_OF_SHIFT        27
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSDI_RD_1_OF_DEFAULT      0

/* THD_CORE :: INTR_STATUS2_CLR :: MEMSDI_RD_0_OF [26:26] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSDI_RD_0_OF_MASK         0x04000000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSDI_RD_0_OF_SHIFT        26
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSDI_RD_0_OF_DEFAULT      0

/* THD_CORE :: INTR_STATUS2_CLR :: MEMSDI_RD_REQ_OF [25:25] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSDI_RD_REQ_OF_MASK       0x02000000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSDI_RD_REQ_OF_SHIFT      25
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSDI_RD_REQ_OF_DEFAULT    0

/* THD_CORE :: INTR_STATUS2_CLR :: MEMSDI_WR_REQ_OF [24:24] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSDI_WR_REQ_OF_MASK       0x01000000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSDI_WR_REQ_OF_SHIFT      24
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSDI_WR_REQ_OF_DEFAULT    0

/* THD_CORE :: INTR_STATUS2_CLR :: MEMFE_1_OF [23:23] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMFE_1_OF_MASK             0x00800000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMFE_1_OF_SHIFT            23
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMFE_1_OF_DEFAULT          0

/* THD_CORE :: INTR_STATUS2_CLR :: MEMFE_0_OF [22:22] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMFE_0_OF_MASK             0x00400000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMFE_0_OF_SHIFT            22
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMFE_0_OF_DEFAULT          0

/* THD_CORE :: INTR_STATUS2_CLR :: MEMFFT_OF [21:21] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMFFT_OF_MASK              0x00200000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMFFT_OF_SHIFT             21
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMFFT_OF_DEFAULT           0

/* THD_CORE :: INTR_STATUS2_CLR :: MEMSPP_UF [20:20] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSPP_UF_MASK              0x00100000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSPP_UF_SHIFT             20
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSPP_UF_DEFAULT           0

/* THD_CORE :: INTR_STATUS2_CLR :: MEMSYM_OF [19:19] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSYM_OF_MASK              0x00080000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSYM_OF_SHIFT             19
#define BCHP_THD_CORE_INTR_STATUS2_CLR_MEMSYM_OF_DEFAULT           0

/* THD_CORE :: INTR_STATUS2_CLR :: BUFC_UF [18:18] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFC_UF_MASK                0x00040000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFC_UF_SHIFT               18
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFC_UF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2_CLR :: BUFC_OF [17:17] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFC_OF_MASK                0x00020000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFC_OF_SHIFT               17
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFC_OF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2_CLR :: BUFB_UF [16:16] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFB_UF_MASK                0x00010000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFB_UF_SHIFT               16
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFB_UF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2_CLR :: BUFB_OF [15:15] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFB_OF_MASK                0x00008000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFB_OF_SHIFT               15
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFB_OF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2_CLR :: BUFA_UF [14:14] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFA_UF_MASK                0x00004000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFA_UF_SHIFT               14
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFA_UF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2_CLR :: BUFA_OF [13:13] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFA_OF_MASK                0x00002000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFA_OF_SHIFT               13
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BUFA_OF_DEFAULT             0

/* THD_CORE :: INTR_STATUS2_CLR :: FEC_OUT_FIFO_UF [12:12] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_FEC_OUT_FIFO_UF_MASK        0x00001000
#define BCHP_THD_CORE_INTR_STATUS2_CLR_FEC_OUT_FIFO_UF_SHIFT       12
#define BCHP_THD_CORE_INTR_STATUS2_CLR_FEC_OUT_FIFO_UF_DEFAULT     0

/* THD_CORE :: INTR_STATUS2_CLR :: FEC_OUT_FIFO_OF [11:11] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_FEC_OUT_FIFO_OF_MASK        0x00000800
#define BCHP_THD_CORE_INTR_STATUS2_CLR_FEC_OUT_FIFO_OF_SHIFT       11
#define BCHP_THD_CORE_INTR_STATUS2_CLR_FEC_OUT_FIFO_OF_DEFAULT     0

/* THD_CORE :: INTR_STATUS2_CLR :: RS_FIFO_UF [10:10] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_RS_FIFO_UF_MASK             0x00000400
#define BCHP_THD_CORE_INTR_STATUS2_CLR_RS_FIFO_UF_SHIFT            10
#define BCHP_THD_CORE_INTR_STATUS2_CLR_RS_FIFO_UF_DEFAULT          0

/* THD_CORE :: INTR_STATUS2_CLR :: RS_FIFO_OF [09:09] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_RS_FIFO_OF_MASK             0x00000200
#define BCHP_THD_CORE_INTR_STATUS2_CLR_RS_FIFO_OF_SHIFT            9
#define BCHP_THD_CORE_INTR_STATUS2_CLR_RS_FIFO_OF_DEFAULT          0

/* THD_CORE :: INTR_STATUS2_CLR :: VIT_RENC_OF [08:08] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_VIT_RENC_OF_MASK            0x00000100
#define BCHP_THD_CORE_INTR_STATUS2_CLR_VIT_RENC_OF_SHIFT           8
#define BCHP_THD_CORE_INTR_STATUS2_CLR_VIT_RENC_OF_DEFAULT         0

/* THD_CORE :: INTR_STATUS2_CLR :: BCH_FIFO_UF [07:07] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BCH_FIFO_UF_MASK            0x00000080
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BCH_FIFO_UF_SHIFT           7
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BCH_FIFO_UF_DEFAULT         0

/* THD_CORE :: INTR_STATUS2_CLR :: BCH_FIFO_OF [06:06] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BCH_FIFO_OF_MASK            0x00000040
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BCH_FIFO_OF_SHIFT           6
#define BCHP_THD_CORE_INTR_STATUS2_CLR_BCH_FIFO_OF_DEFAULT         0

/* THD_CORE :: INTR_STATUS2_CLR :: NCH_FCW0_ACC_OF [05:05] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_NCH_FCW0_ACC_OF_MASK        0x00000020
#define BCHP_THD_CORE_INTR_STATUS2_CLR_NCH_FCW0_ACC_OF_SHIFT       5
#define BCHP_THD_CORE_INTR_STATUS2_CLR_NCH_FCW0_ACC_OF_DEFAULT     0

/* THD_CORE :: INTR_STATUS2_CLR :: NCH_FCW0_INIT_OF [04:04] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_NCH_FCW0_INIT_OF_MASK       0x00000010
#define BCHP_THD_CORE_INTR_STATUS2_CLR_NCH_FCW0_INIT_OF_SHIFT      4
#define BCHP_THD_CORE_INTR_STATUS2_CLR_NCH_FCW0_INIT_OF_DEFAULT    0

/* THD_CORE :: INTR_STATUS2_CLR :: NCH_PWR2_OF [03:03] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_NCH_PWR2_OF_MASK            0x00000008
#define BCHP_THD_CORE_INTR_STATUS2_CLR_NCH_PWR2_OF_SHIFT           3
#define BCHP_THD_CORE_INTR_STATUS2_CLR_NCH_PWR2_OF_DEFAULT         0

/* THD_CORE :: INTR_STATUS2_CLR :: NCH_PWR1_OF [02:02] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_NCH_PWR1_OF_MASK            0x00000004
#define BCHP_THD_CORE_INTR_STATUS2_CLR_NCH_PWR1_OF_SHIFT           2
#define BCHP_THD_CORE_INTR_STATUS2_CLR_NCH_PWR1_OF_DEFAULT         0

/* THD_CORE :: INTR_STATUS2_CLR :: FE_FIFO_UF [01:01] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_FE_FIFO_UF_MASK             0x00000002
#define BCHP_THD_CORE_INTR_STATUS2_CLR_FE_FIFO_UF_SHIFT            1
#define BCHP_THD_CORE_INTR_STATUS2_CLR_FE_FIFO_UF_DEFAULT          0

/* THD_CORE :: INTR_STATUS2_CLR :: FE_FIFO_OF [00:00] */
#define BCHP_THD_CORE_INTR_STATUS2_CLR_FE_FIFO_OF_MASK             0x00000001
#define BCHP_THD_CORE_INTR_STATUS2_CLR_FE_FIFO_OF_SHIFT            0
#define BCHP_THD_CORE_INTR_STATUS2_CLR_FE_FIFO_OF_DEFAULT          0

/***************************************************************************
 *STATUS3 - Real-Time Status 3
 ***************************************************************************/
/* THD_CORE :: STATUS3 :: reserved0 [31:16] */
#define BCHP_THD_CORE_STATUS3_reserved0_MASK                       0xffff0000
#define BCHP_THD_CORE_STATUS3_reserved0_SHIFT                      16

/* THD_CORE :: STATUS3 :: TS_BUFF_C_OF [15:15] */
#define BCHP_THD_CORE_STATUS3_TS_BUFF_C_OF_MASK                    0x00008000
#define BCHP_THD_CORE_STATUS3_TS_BUFF_C_OF_SHIFT                   15
#define BCHP_THD_CORE_STATUS3_TS_BUFF_C_OF_DEFAULT                 0

/* THD_CORE :: STATUS3 :: TS_BUFF_C_UF [14:14] */
#define BCHP_THD_CORE_STATUS3_TS_BUFF_C_UF_MASK                    0x00004000
#define BCHP_THD_CORE_STATUS3_TS_BUFF_C_UF_SHIFT                   14
#define BCHP_THD_CORE_STATUS3_TS_BUFF_C_UF_DEFAULT                 0

/* THD_CORE :: STATUS3 :: TS_BUFF_B_OF [13:13] */
#define BCHP_THD_CORE_STATUS3_TS_BUFF_B_OF_MASK                    0x00002000
#define BCHP_THD_CORE_STATUS3_TS_BUFF_B_OF_SHIFT                   13
#define BCHP_THD_CORE_STATUS3_TS_BUFF_B_OF_DEFAULT                 0

/* THD_CORE :: STATUS3 :: TS_BUFF_B_UF [12:12] */
#define BCHP_THD_CORE_STATUS3_TS_BUFF_B_UF_MASK                    0x00001000
#define BCHP_THD_CORE_STATUS3_TS_BUFF_B_UF_SHIFT                   12
#define BCHP_THD_CORE_STATUS3_TS_BUFF_B_UF_DEFAULT                 0

/* THD_CORE :: STATUS3 :: TS_BUFF_A_OF [11:11] */
#define BCHP_THD_CORE_STATUS3_TS_BUFF_A_OF_MASK                    0x00000800
#define BCHP_THD_CORE_STATUS3_TS_BUFF_A_OF_SHIFT                   11
#define BCHP_THD_CORE_STATUS3_TS_BUFF_A_OF_DEFAULT                 0

/* THD_CORE :: STATUS3 :: TS_BUFF_A_UF [10:10] */
#define BCHP_THD_CORE_STATUS3_TS_BUFF_A_UF_MASK                    0x00000400
#define BCHP_THD_CORE_STATUS3_TS_BUFF_A_UF_SHIFT                   10
#define BCHP_THD_CORE_STATUS3_TS_BUFF_A_UF_DEFAULT                 0

/* THD_CORE :: STATUS3 :: TDI_WFIFO_OF [09:09] */
#define BCHP_THD_CORE_STATUS3_TDI_WFIFO_OF_MASK                    0x00000200
#define BCHP_THD_CORE_STATUS3_TDI_WFIFO_OF_SHIFT                   9
#define BCHP_THD_CORE_STATUS3_TDI_WFIFO_OF_DEFAULT                 0

/* THD_CORE :: STATUS3 :: TDI_WFIFO_UF [08:08] */
#define BCHP_THD_CORE_STATUS3_TDI_WFIFO_UF_MASK                    0x00000100
#define BCHP_THD_CORE_STATUS3_TDI_WFIFO_UF_SHIFT                   8
#define BCHP_THD_CORE_STATUS3_TDI_WFIFO_UF_DEFAULT                 0

/* THD_CORE :: STATUS3 :: TDI_RFIFO_OF [07:07] */
#define BCHP_THD_CORE_STATUS3_TDI_RFIFO_OF_MASK                    0x00000080
#define BCHP_THD_CORE_STATUS3_TDI_RFIFO_OF_SHIFT                   7
#define BCHP_THD_CORE_STATUS3_TDI_RFIFO_OF_DEFAULT                 0

/* THD_CORE :: STATUS3 :: TDI_RFIFO_UF [06:06] */
#define BCHP_THD_CORE_STATUS3_TDI_RFIFO_UF_MASK                    0x00000040
#define BCHP_THD_CORE_STATUS3_TDI_RFIFO_UF_SHIFT                   6
#define BCHP_THD_CORE_STATUS3_TDI_RFIFO_UF_DEFAULT                 0

/* THD_CORE :: STATUS3 :: AI_OF [05:05] */
#define BCHP_THD_CORE_STATUS3_AI_OF_MASK                           0x00000020
#define BCHP_THD_CORE_STATUS3_AI_OF_SHIFT                          5
#define BCHP_THD_CORE_STATUS3_AI_OF_DEFAULT                        0

/* THD_CORE :: STATUS3 :: AI_UF [04:04] */
#define BCHP_THD_CORE_STATUS3_AI_UF_MASK                           0x00000010
#define BCHP_THD_CORE_STATUS3_AI_UF_SHIFT                          4
#define BCHP_THD_CORE_STATUS3_AI_UF_DEFAULT                        0

/* THD_CORE :: STATUS3 :: MS_OF [03:03] */
#define BCHP_THD_CORE_STATUS3_MS_OF_MASK                           0x00000008
#define BCHP_THD_CORE_STATUS3_MS_OF_SHIFT                          3
#define BCHP_THD_CORE_STATUS3_MS_OF_DEFAULT                        0

/* THD_CORE :: STATUS3 :: MS_UF [02:02] */
#define BCHP_THD_CORE_STATUS3_MS_UF_MASK                           0x00000004
#define BCHP_THD_CORE_STATUS3_MS_UF_SHIFT                          2
#define BCHP_THD_CORE_STATUS3_MS_UF_DEFAULT                        0

/* THD_CORE :: STATUS3 :: MM_OF [01:01] */
#define BCHP_THD_CORE_STATUS3_MM_OF_MASK                           0x00000002
#define BCHP_THD_CORE_STATUS3_MM_OF_SHIFT                          1
#define BCHP_THD_CORE_STATUS3_MM_OF_DEFAULT                        0

/* THD_CORE :: STATUS3 :: MM_UF [00:00] */
#define BCHP_THD_CORE_STATUS3_MM_UF_MASK                           0x00000001
#define BCHP_THD_CORE_STATUS3_MM_UF_SHIFT                          0
#define BCHP_THD_CORE_STATUS3_MM_UF_DEFAULT                        0

/***************************************************************************
 *INTR_STATUS3 - Interrupt Status 3
 ***************************************************************************/
/* THD_CORE :: INTR_STATUS3 :: reserved0 [31:16] */
#define BCHP_THD_CORE_INTR_STATUS3_reserved0_MASK                  0xffff0000
#define BCHP_THD_CORE_INTR_STATUS3_reserved0_SHIFT                 16

/* THD_CORE :: INTR_STATUS3 :: TS_BUFF_C_OF [15:15] */
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_C_OF_MASK               0x00008000
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_C_OF_SHIFT              15
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_C_OF_DEFAULT            0

/* THD_CORE :: INTR_STATUS3 :: TS_BUFF_C_UF [14:14] */
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_C_UF_MASK               0x00004000
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_C_UF_SHIFT              14
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_C_UF_DEFAULT            0

/* THD_CORE :: INTR_STATUS3 :: TS_BUFF_B_OF [13:13] */
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_B_OF_MASK               0x00002000
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_B_OF_SHIFT              13
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_B_OF_DEFAULT            0

/* THD_CORE :: INTR_STATUS3 :: TS_BUFF_B_UF [12:12] */
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_B_UF_MASK               0x00001000
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_B_UF_SHIFT              12
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_B_UF_DEFAULT            0

/* THD_CORE :: INTR_STATUS3 :: TS_BUFF_A_OF [11:11] */
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_A_OF_MASK               0x00000800
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_A_OF_SHIFT              11
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_A_OF_DEFAULT            0

/* THD_CORE :: INTR_STATUS3 :: TS_BUFF_A_UF [10:10] */
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_A_UF_MASK               0x00000400
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_A_UF_SHIFT              10
#define BCHP_THD_CORE_INTR_STATUS3_TS_BUFF_A_UF_DEFAULT            0

/* THD_CORE :: INTR_STATUS3 :: TDI_WFIFO_OF [09:09] */
#define BCHP_THD_CORE_INTR_STATUS3_TDI_WFIFO_OF_MASK               0x00000200
#define BCHP_THD_CORE_INTR_STATUS3_TDI_WFIFO_OF_SHIFT              9
#define BCHP_THD_CORE_INTR_STATUS3_TDI_WFIFO_OF_DEFAULT            0

/* THD_CORE :: INTR_STATUS3 :: TDI_WFIFO_UF [08:08] */
#define BCHP_THD_CORE_INTR_STATUS3_TDI_WFIFO_UF_MASK               0x00000100
#define BCHP_THD_CORE_INTR_STATUS3_TDI_WFIFO_UF_SHIFT              8
#define BCHP_THD_CORE_INTR_STATUS3_TDI_WFIFO_UF_DEFAULT            0

/* THD_CORE :: INTR_STATUS3 :: TDI_RFIFO_OF [07:07] */
#define BCHP_THD_CORE_INTR_STATUS3_TDI_RFIFO_OF_MASK               0x00000080
#define BCHP_THD_CORE_INTR_STATUS3_TDI_RFIFO_OF_SHIFT              7
#define BCHP_THD_CORE_INTR_STATUS3_TDI_RFIFO_OF_DEFAULT            0

/* THD_CORE :: INTR_STATUS3 :: TDI_RFIFO_UF [06:06] */
#define BCHP_THD_CORE_INTR_STATUS3_TDI_RFIFO_UF_MASK               0x00000040
#define BCHP_THD_CORE_INTR_STATUS3_TDI_RFIFO_UF_SHIFT              6
#define BCHP_THD_CORE_INTR_STATUS3_TDI_RFIFO_UF_DEFAULT            0

/* THD_CORE :: INTR_STATUS3 :: AI_OF [05:05] */
#define BCHP_THD_CORE_INTR_STATUS3_AI_OF_MASK                      0x00000020
#define BCHP_THD_CORE_INTR_STATUS3_AI_OF_SHIFT                     5
#define BCHP_THD_CORE_INTR_STATUS3_AI_OF_DEFAULT                   0

/* THD_CORE :: INTR_STATUS3 :: AI_UF [04:04] */
#define BCHP_THD_CORE_INTR_STATUS3_AI_UF_MASK                      0x00000010
#define BCHP_THD_CORE_INTR_STATUS3_AI_UF_SHIFT                     4
#define BCHP_THD_CORE_INTR_STATUS3_AI_UF_DEFAULT                   0

/* THD_CORE :: INTR_STATUS3 :: MS_OF [03:03] */
#define BCHP_THD_CORE_INTR_STATUS3_MS_OF_MASK                      0x00000008
#define BCHP_THD_CORE_INTR_STATUS3_MS_OF_SHIFT                     3
#define BCHP_THD_CORE_INTR_STATUS3_MS_OF_DEFAULT                   0

/* THD_CORE :: INTR_STATUS3 :: MS_UF [02:02] */
#define BCHP_THD_CORE_INTR_STATUS3_MS_UF_MASK                      0x00000004
#define BCHP_THD_CORE_INTR_STATUS3_MS_UF_SHIFT                     2
#define BCHP_THD_CORE_INTR_STATUS3_MS_UF_DEFAULT                   0

/* THD_CORE :: INTR_STATUS3 :: MM_OF [01:01] */
#define BCHP_THD_CORE_INTR_STATUS3_MM_OF_MASK                      0x00000002
#define BCHP_THD_CORE_INTR_STATUS3_MM_OF_SHIFT                     1
#define BCHP_THD_CORE_INTR_STATUS3_MM_OF_DEFAULT                   0

/* THD_CORE :: INTR_STATUS3 :: MM_UF [00:00] */
#define BCHP_THD_CORE_INTR_STATUS3_MM_UF_MASK                      0x00000001
#define BCHP_THD_CORE_INTR_STATUS3_MM_UF_SHIFT                     0
#define BCHP_THD_CORE_INTR_STATUS3_MM_UF_DEFAULT                   0

/***************************************************************************
 *INTR_STATUS3_CLR - Interrupt Status 3 Clear
 ***************************************************************************/
/* THD_CORE :: INTR_STATUS3_CLR :: reserved0 [31:16] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_reserved0_MASK              0xffff0000
#define BCHP_THD_CORE_INTR_STATUS3_CLR_reserved0_SHIFT             16

/* THD_CORE :: INTR_STATUS3_CLR :: TS_BUFF_C_OF [15:15] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_C_OF_MASK           0x00008000
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_C_OF_SHIFT          15
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_C_OF_DEFAULT        0

/* THD_CORE :: INTR_STATUS3_CLR :: TS_BUFF_C_UF [14:14] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_C_UF_MASK           0x00004000
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_C_UF_SHIFT          14
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_C_UF_DEFAULT        0

/* THD_CORE :: INTR_STATUS3_CLR :: TS_BUFF_B_OF [13:13] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_B_OF_MASK           0x00002000
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_B_OF_SHIFT          13
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_B_OF_DEFAULT        0

/* THD_CORE :: INTR_STATUS3_CLR :: TS_BUFF_B_UF [12:12] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_B_UF_MASK           0x00001000
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_B_UF_SHIFT          12
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_B_UF_DEFAULT        0

/* THD_CORE :: INTR_STATUS3_CLR :: TS_BUFF_A_OF [11:11] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_A_OF_MASK           0x00000800
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_A_OF_SHIFT          11
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_A_OF_DEFAULT        0

/* THD_CORE :: INTR_STATUS3_CLR :: TS_BUFF_A_UF [10:10] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_A_UF_MASK           0x00000400
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_A_UF_SHIFT          10
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TS_BUFF_A_UF_DEFAULT        0

/* THD_CORE :: INTR_STATUS3_CLR :: TDI_WFIFO_OF [09:09] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TDI_WFIFO_OF_MASK           0x00000200
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TDI_WFIFO_OF_SHIFT          9
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TDI_WFIFO_OF_DEFAULT        0

/* THD_CORE :: INTR_STATUS3_CLR :: TDI_WFIFO_UF [08:08] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TDI_WFIFO_UF_MASK           0x00000100
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TDI_WFIFO_UF_SHIFT          8
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TDI_WFIFO_UF_DEFAULT        0

/* THD_CORE :: INTR_STATUS3_CLR :: TDI_RFIFO_OF [07:07] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TDI_RFIFO_OF_MASK           0x00000080
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TDI_RFIFO_OF_SHIFT          7
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TDI_RFIFO_OF_DEFAULT        0

/* THD_CORE :: INTR_STATUS3_CLR :: TDI_RFIFO_UF [06:06] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TDI_RFIFO_UF_MASK           0x00000040
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TDI_RFIFO_UF_SHIFT          6
#define BCHP_THD_CORE_INTR_STATUS3_CLR_TDI_RFIFO_UF_DEFAULT        0

/* THD_CORE :: INTR_STATUS3_CLR :: AI_OF [05:05] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_AI_OF_MASK                  0x00000020
#define BCHP_THD_CORE_INTR_STATUS3_CLR_AI_OF_SHIFT                 5
#define BCHP_THD_CORE_INTR_STATUS3_CLR_AI_OF_DEFAULT               0

/* THD_CORE :: INTR_STATUS3_CLR :: AI_UF [04:04] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_AI_UF_MASK                  0x00000010
#define BCHP_THD_CORE_INTR_STATUS3_CLR_AI_UF_SHIFT                 4
#define BCHP_THD_CORE_INTR_STATUS3_CLR_AI_UF_DEFAULT               0

/* THD_CORE :: INTR_STATUS3_CLR :: MS_OF [03:03] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_MS_OF_MASK                  0x00000008
#define BCHP_THD_CORE_INTR_STATUS3_CLR_MS_OF_SHIFT                 3
#define BCHP_THD_CORE_INTR_STATUS3_CLR_MS_OF_DEFAULT               0

/* THD_CORE :: INTR_STATUS3_CLR :: MS_UF [02:02] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_MS_UF_MASK                  0x00000004
#define BCHP_THD_CORE_INTR_STATUS3_CLR_MS_UF_SHIFT                 2
#define BCHP_THD_CORE_INTR_STATUS3_CLR_MS_UF_DEFAULT               0

/* THD_CORE :: INTR_STATUS3_CLR :: MM_OF [01:01] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_MM_OF_MASK                  0x00000002
#define BCHP_THD_CORE_INTR_STATUS3_CLR_MM_OF_SHIFT                 1
#define BCHP_THD_CORE_INTR_STATUS3_CLR_MM_OF_DEFAULT               0

/* THD_CORE :: INTR_STATUS3_CLR :: MM_UF [00:00] */
#define BCHP_THD_CORE_INTR_STATUS3_CLR_MM_UF_MASK                  0x00000001
#define BCHP_THD_CORE_INTR_STATUS3_CLR_MM_UF_SHIFT                 0
#define BCHP_THD_CORE_INTR_STATUS3_CLR_MM_UF_DEFAULT               0

/***************************************************************************
 *FE - Front End Control
 ***************************************************************************/
/* THD_CORE :: FE :: reserved0 [31:10] */
#define BCHP_THD_CORE_FE_reserved0_MASK                            0xfffffc00
#define BCHP_THD_CORE_FE_reserved0_SHIFT                           10

/* THD_CORE :: FE :: NEGATE_I [09:09] */
#define BCHP_THD_CORE_FE_NEGATE_I_MASK                             0x00000200
#define BCHP_THD_CORE_FE_NEGATE_I_SHIFT                            9
#define BCHP_THD_CORE_FE_NEGATE_I_DEFAULT                          0

/* THD_CORE :: FE :: EN_OFDM_SYM_CNT [08:08] */
#define BCHP_THD_CORE_FE_EN_OFDM_SYM_CNT_MASK                      0x00000100
#define BCHP_THD_CORE_FE_EN_OFDM_SYM_CNT_SHIFT                     8
#define BCHP_THD_CORE_FE_EN_OFDM_SYM_CNT_DEFAULT                   0

/* THD_CORE :: FE :: INPUT_ALIGN [07:06] */
#define BCHP_THD_CORE_FE_INPUT_ALIGN_MASK                          0x000000c0
#define BCHP_THD_CORE_FE_INPUT_ALIGN_SHIFT                         6
#define BCHP_THD_CORE_FE_INPUT_ALIGN_DEFAULT                       0

/* THD_CORE :: FE :: reserved1 [05:05] */
#define BCHP_THD_CORE_FE_reserved1_MASK                            0x00000020
#define BCHP_THD_CORE_FE_reserved1_SHIFT                           5

/* THD_CORE :: FE :: SWAP_IQ [04:04] */
#define BCHP_THD_CORE_FE_SWAP_IQ_MASK                              0x00000010
#define BCHP_THD_CORE_FE_SWAP_IQ_SHIFT                             4
#define BCHP_THD_CORE_FE_SWAP_IQ_DEFAULT                           0

/* THD_CORE :: FE :: INPUT_EDGE [03:03] */
#define BCHP_THD_CORE_FE_INPUT_EDGE_MASK                           0x00000008
#define BCHP_THD_CORE_FE_INPUT_EDGE_SHIFT                          3
#define BCHP_THD_CORE_FE_INPUT_EDGE_DEFAULT                        0

/* THD_CORE :: FE :: NEGATE_Q [02:02] */
#define BCHP_THD_CORE_FE_NEGATE_Q_MASK                             0x00000004
#define BCHP_THD_CORE_FE_NEGATE_Q_SHIFT                            2
#define BCHP_THD_CORE_FE_NEGATE_Q_DEFAULT                          0

/* THD_CORE :: FE :: SPINV [01:01] */
#define BCHP_THD_CORE_FE_SPINV_MASK                                0x00000002
#define BCHP_THD_CORE_FE_SPINV_SHIFT                               1
#define BCHP_THD_CORE_FE_SPINV_DEFAULT                             0

/* THD_CORE :: FE :: INPUT_FMT [00:00] */
#define BCHP_THD_CORE_FE_INPUT_FMT_MASK                            0x00000001
#define BCHP_THD_CORE_FE_INPUT_FMT_SHIFT                           0
#define BCHP_THD_CORE_FE_INPUT_FMT_DEFAULT                         0

/***************************************************************************
 *TIMEKEEPER - Internal Timekeeper
 ***************************************************************************/
/* THD_CORE :: TIMEKEEPER :: reserved0 [31:30] */
#define BCHP_THD_CORE_TIMEKEEPER_reserved0_MASK                    0xc0000000
#define BCHP_THD_CORE_TIMEKEEPER_reserved0_SHIFT                   30

/* THD_CORE :: TIMEKEEPER :: N_PLUS_D_CNT [29:16] */
#define BCHP_THD_CORE_TIMEKEEPER_N_PLUS_D_CNT_MASK                 0x3fff0000
#define BCHP_THD_CORE_TIMEKEEPER_N_PLUS_D_CNT_SHIFT                16
#define BCHP_THD_CORE_TIMEKEEPER_N_PLUS_D_CNT_DEFAULT              0

/* THD_CORE :: TIMEKEEPER :: OFDM_SYM_CNT [15:00] */
#define BCHP_THD_CORE_TIMEKEEPER_OFDM_SYM_CNT_MASK                 0x0000ffff
#define BCHP_THD_CORE_TIMEKEEPER_OFDM_SYM_CNT_SHIFT                0
#define BCHP_THD_CORE_TIMEKEEPER_OFDM_SYM_CNT_DEFAULT              0

/***************************************************************************
 *IMPE - Impulse Erasure Control
 ***************************************************************************/
/* THD_CORE :: IMPE :: reserved0 [31:07] */
#define BCHP_THD_CORE_IMPE_reserved0_MASK                          0xffffff80
#define BCHP_THD_CORE_IMPE_reserved0_SHIFT                         7

/* THD_CORE :: IMPE :: NSEL [06:04] */
#define BCHP_THD_CORE_IMPE_NSEL_MASK                               0x00000070
#define BCHP_THD_CORE_IMPE_NSEL_SHIFT                              4
#define BCHP_THD_CORE_IMPE_NSEL_DEFAULT                            0

/* THD_CORE :: IMPE :: reserved1 [03:01] */
#define BCHP_THD_CORE_IMPE_reserved1_MASK                          0x0000000e
#define BCHP_THD_CORE_IMPE_reserved1_SHIFT                         1

/* THD_CORE :: IMPE :: PWRDN [00:00] */
#define BCHP_THD_CORE_IMPE_PWRDN_MASK                              0x00000001
#define BCHP_THD_CORE_IMPE_PWRDN_SHIFT                             0
#define BCHP_THD_CORE_IMPE_PWRDN_DEFAULT                           0

/***************************************************************************
 *IMPE_ERASURE - Impulse Erasure Values
 ***************************************************************************/
/* THD_CORE :: IMPE_ERASURE :: reserved0 [31:30] */
#define BCHP_THD_CORE_IMPE_ERASURE_reserved0_MASK                  0xc0000000
#define BCHP_THD_CORE_IMPE_ERASURE_reserved0_SHIFT                 30

/* THD_CORE :: IMPE_ERASURE :: ERASE_I [29:16] */
#define BCHP_THD_CORE_IMPE_ERASURE_ERASE_I_MASK                    0x3fff0000
#define BCHP_THD_CORE_IMPE_ERASURE_ERASE_I_SHIFT                   16
#define BCHP_THD_CORE_IMPE_ERASURE_ERASE_I_DEFAULT                 0

/* THD_CORE :: IMPE_ERASURE :: reserved1 [15:14] */
#define BCHP_THD_CORE_IMPE_ERASURE_reserved1_MASK                  0x0000c000
#define BCHP_THD_CORE_IMPE_ERASURE_reserved1_SHIFT                 14

/* THD_CORE :: IMPE_ERASURE :: ERASE_Q [13:00] */
#define BCHP_THD_CORE_IMPE_ERASURE_ERASE_Q_MASK                    0x00003fff
#define BCHP_THD_CORE_IMPE_ERASURE_ERASE_Q_SHIFT                   0
#define BCHP_THD_CORE_IMPE_ERASURE_ERASE_Q_DEFAULT                 0

/***************************************************************************
 *IMPE_INST_THR - Impulse Erasure Instantaneous Threshold
 ***************************************************************************/
/* THD_CORE :: IMPE_INST_THR :: reserved0 [31:24] */
#define BCHP_THD_CORE_IMPE_INST_THR_reserved0_MASK                 0xff000000
#define BCHP_THD_CORE_IMPE_INST_THR_reserved0_SHIFT                24

/* THD_CORE :: IMPE_INST_THR :: INST_THR [23:00] */
#define BCHP_THD_CORE_IMPE_INST_THR_INST_THR_MASK                  0x00ffffff
#define BCHP_THD_CORE_IMPE_INST_THR_INST_THR_SHIFT                 0
#define BCHP_THD_CORE_IMPE_INST_THR_INST_THR_DEFAULT               263390

/***************************************************************************
 *IMPE_MA_THR - Impulse Erasure Moving Average Threshold
 ***************************************************************************/
/* THD_CORE :: IMPE_MA_THR :: reserved0 [31:24] */
#define BCHP_THD_CORE_IMPE_MA_THR_reserved0_MASK                   0xff000000
#define BCHP_THD_CORE_IMPE_MA_THR_reserved0_SHIFT                  24

/* THD_CORE :: IMPE_MA_THR :: MA_THR [23:00] */
#define BCHP_THD_CORE_IMPE_MA_THR_MA_THR_MASK                      0x00ffffff
#define BCHP_THD_CORE_IMPE_MA_THR_MA_THR_SHIFT                     0
#define BCHP_THD_CORE_IMPE_MA_THR_MA_THR_DEFAULT                   632137

/***************************************************************************
 *IMPE_ERASE_CNT - Impulse Erasure Count
 ***************************************************************************/
/* THD_CORE :: IMPE_ERASE_CNT :: ERASE_CNT [31:00] */
#define BCHP_THD_CORE_IMPE_ERASE_CNT_ERASE_CNT_MASK                0xffffffff
#define BCHP_THD_CORE_IMPE_ERASE_CNT_ERASE_CNT_SHIFT               0
#define BCHP_THD_CORE_IMPE_ERASE_CNT_ERASE_CNT_DEFAULT             0

/***************************************************************************
 *CL - Carrier Loop Control
 ***************************************************************************/
/* THD_CORE :: CL :: reserved0 [31:13] */
#define BCHP_THD_CORE_CL_reserved0_MASK                            0xffffe000
#define BCHP_THD_CORE_CL_reserved0_SHIFT                           13

/* THD_CORE :: CL :: NEGATE [12:12] */
#define BCHP_THD_CORE_CL_NEGATE_MASK                               0x00001000
#define BCHP_THD_CORE_CL_NEGATE_SHIFT                              12
#define BCHP_THD_CORE_CL_NEGATE_DEFAULT                            0

/* THD_CORE :: CL :: reserved1 [11:11] */
#define BCHP_THD_CORE_CL_reserved1_MASK                            0x00000800
#define BCHP_THD_CORE_CL_reserved1_SHIFT                           11

/* THD_CORE :: CL :: INT_WAIT [10:08] */
#define BCHP_THD_CORE_CL_INT_WAIT_MASK                             0x00000700
#define BCHP_THD_CORE_CL_INT_WAIT_SHIFT                            8
#define BCHP_THD_CORE_CL_INT_WAIT_DEFAULT                          0

/* THD_CORE :: CL :: reserved2 [07:00] */
#define BCHP_THD_CORE_CL_reserved2_MASK                            0x000000ff
#define BCHP_THD_CORE_CL_reserved2_SHIFT                           0

/***************************************************************************
 *CL_FCW - Carrier Loop Frequency Control Word
 ***************************************************************************/
/* THD_CORE :: CL_FCW :: FCW [31:00] */
#define BCHP_THD_CORE_CL_FCW_FCW_MASK                              0xffffffff
#define BCHP_THD_CORE_CL_FCW_FCW_SHIFT                             0
#define BCHP_THD_CORE_CL_FCW_FCW_DEFAULT                           1073741824

/***************************************************************************
 *CL_COEF - Carrier Loop Coefficients
 ***************************************************************************/
/* THD_CORE :: CL_COEF :: KI [31:16] */
#define BCHP_THD_CORE_CL_COEF_KI_MASK                              0xffff0000
#define BCHP_THD_CORE_CL_COEF_KI_SHIFT                             16
#define BCHP_THD_CORE_CL_COEF_KI_DEFAULT                           0

/* THD_CORE :: CL_COEF :: KL [15:00] */
#define BCHP_THD_CORE_CL_COEF_KL_MASK                              0x0000ffff
#define BCHP_THD_CORE_CL_COEF_KL_SHIFT                             0
#define BCHP_THD_CORE_CL_COEF_KL_DEFAULT                           0

/***************************************************************************
 *CL_FEST - Carrier Loop Fractional Estimates
 ***************************************************************************/
/* THD_CORE :: CL_FEST :: FINE [31:16] */
#define BCHP_THD_CORE_CL_FEST_FINE_MASK                            0xffff0000
#define BCHP_THD_CORE_CL_FEST_FINE_SHIFT                           16
#define BCHP_THD_CORE_CL_FEST_FINE_DEFAULT                         0

/* THD_CORE :: CL_FEST :: COARSE [15:00] */
#define BCHP_THD_CORE_CL_FEST_COARSE_MASK                          0x0000ffff
#define BCHP_THD_CORE_CL_FEST_COARSE_SHIFT                         0
#define BCHP_THD_CORE_CL_FEST_COARSE_DEFAULT                       0

/***************************************************************************
 *CL_IEST - Carrier Loop Integer Estimate
 ***************************************************************************/
/* THD_CORE :: CL_IEST :: ACCSQR [31:12] */
#define BCHP_THD_CORE_CL_IEST_ACCSQR_MASK                          0xfffff000
#define BCHP_THD_CORE_CL_IEST_ACCSQR_SHIFT                         12
#define BCHP_THD_CORE_CL_IEST_ACCSQR_DEFAULT                       0

/* THD_CORE :: CL_IEST :: reserved0 [11:11] */
#define BCHP_THD_CORE_CL_IEST_reserved0_MASK                       0x00000800
#define BCHP_THD_CORE_CL_IEST_reserved0_SHIFT                      11

/* THD_CORE :: CL_IEST :: INT [10:00] */
#define BCHP_THD_CORE_CL_IEST_INT_MASK                             0x000007ff
#define BCHP_THD_CORE_CL_IEST_INT_SHIFT                            0
#define BCHP_THD_CORE_CL_IEST_INT_DEFAULT                          0

/***************************************************************************
 *CL_INT - Carrier Loop Integrator
 ***************************************************************************/
/* THD_CORE :: CL_INT :: INT [31:00] */
#define BCHP_THD_CORE_CL_INT_INT_MASK                              0xffffffff
#define BCHP_THD_CORE_CL_INT_INT_SHIFT                             0
#define BCHP_THD_CORE_CL_INT_INT_DEFAULT                           0

/***************************************************************************
 *CL_FILT - Carrier Loop Filter Output
 ***************************************************************************/
/* THD_CORE :: CL_FILT :: LFO [31:00] */
#define BCHP_THD_CORE_CL_FILT_LFO_MASK                             0xffffffff
#define BCHP_THD_CORE_CL_FILT_LFO_SHIFT                            0
#define BCHP_THD_CORE_CL_FILT_LFO_DEFAULT                          0

/***************************************************************************
 *CL_PA - Carrier Loop Phase Accumulator
 ***************************************************************************/
/* THD_CORE :: CL_PA :: PA [31:00] */
#define BCHP_THD_CORE_CL_PA_PA_MASK                                0xffffffff
#define BCHP_THD_CORE_CL_PA_PA_SHIFT                               0
#define BCHP_THD_CORE_CL_PA_PA_DEFAULT                             0

/***************************************************************************
 *TL_FCW - Timing Loop Frequency Control Word
 ***************************************************************************/
/* THD_CORE :: TL_FCW :: FCW [31:00] */
#define BCHP_THD_CORE_TL_FCW_FCW_MASK                              0xffffffff
#define BCHP_THD_CORE_TL_FCW_FCW_SHIFT                             0
#define BCHP_THD_CORE_TL_FCW_FCW_DEFAULT                           2147483648

/***************************************************************************
 *TL_COEF - Timing Loop Coefficients
 ***************************************************************************/
/* THD_CORE :: TL_COEF :: KI [31:16] */
#define BCHP_THD_CORE_TL_COEF_KI_MASK                              0xffff0000
#define BCHP_THD_CORE_TL_COEF_KI_SHIFT                             16
#define BCHP_THD_CORE_TL_COEF_KI_DEFAULT                           0

/* THD_CORE :: TL_COEF :: KL [15:00] */
#define BCHP_THD_CORE_TL_COEF_KL_MASK                              0x0000ffff
#define BCHP_THD_CORE_TL_COEF_KL_SHIFT                             0
#define BCHP_THD_CORE_TL_COEF_KL_DEFAULT                           0

/***************************************************************************
 *TL_EST - Timing Loop Estimate
 ***************************************************************************/
/* THD_CORE :: TL_EST :: FINE_PD [31:16] */
#define BCHP_THD_CORE_TL_EST_FINE_PD_MASK                          0xffff0000
#define BCHP_THD_CORE_TL_EST_FINE_PD_SHIFT                         16
#define BCHP_THD_CORE_TL_EST_FINE_PD_DEFAULT                       0

/* THD_CORE :: TL_EST :: FINE_FD [15:00] */
#define BCHP_THD_CORE_TL_EST_FINE_FD_MASK                          0x0000ffff
#define BCHP_THD_CORE_TL_EST_FINE_FD_SHIFT                         0
#define BCHP_THD_CORE_TL_EST_FINE_FD_DEFAULT                       0

/***************************************************************************
 *TL_INT - Timing Loop Integrator
 ***************************************************************************/
/* THD_CORE :: TL_INT :: INT [31:00] */
#define BCHP_THD_CORE_TL_INT_INT_MASK                              0xffffffff
#define BCHP_THD_CORE_TL_INT_INT_SHIFT                             0
#define BCHP_THD_CORE_TL_INT_INT_DEFAULT                           0

/***************************************************************************
 *TL_FILT - Timing Loop Filter Output
 ***************************************************************************/
/* THD_CORE :: TL_FILT :: LFO [31:00] */
#define BCHP_THD_CORE_TL_FILT_LFO_MASK                             0xffffffff
#define BCHP_THD_CORE_TL_FILT_LFO_SHIFT                            0
#define BCHP_THD_CORE_TL_FILT_LFO_DEFAULT                          0

/***************************************************************************
 *TL_NCO - Timing Loop NCO
 ***************************************************************************/
/* THD_CORE :: TL_NCO :: NCO [31:00] */
#define BCHP_THD_CORE_TL_NCO_NCO_MASK                              0xffffffff
#define BCHP_THD_CORE_TL_NCO_NCO_SHIFT                             0
#define BCHP_THD_CORE_TL_NCO_NCO_DEFAULT                           0

/***************************************************************************
 *FW - FFT Window Control
 ***************************************************************************/
/* THD_CORE :: FW :: CENTER [31:31] */
#define BCHP_THD_CORE_FW_CENTER_MASK                               0x80000000
#define BCHP_THD_CORE_FW_CENTER_SHIFT                              31
#define BCHP_THD_CORE_FW_CENTER_DEFAULT                            0

/* THD_CORE :: FW :: reserved0 [30:27] */
#define BCHP_THD_CORE_FW_reserved0_MASK                            0x78000000
#define BCHP_THD_CORE_FW_reserved0_SHIFT                           27

/* THD_CORE :: FW :: USE_MAIN_IDX [26:26] */
#define BCHP_THD_CORE_FW_USE_MAIN_IDX_MASK                         0x04000000
#define BCHP_THD_CORE_FW_USE_MAIN_IDX_SHIFT                        26
#define BCHP_THD_CORE_FW_USE_MAIN_IDX_DEFAULT                      0

/* THD_CORE :: FW :: VAR_SEARCH_RANGE [25:25] */
#define BCHP_THD_CORE_FW_VAR_SEARCH_RANGE_MASK                     0x02000000
#define BCHP_THD_CORE_FW_VAR_SEARCH_RANGE_SHIFT                    25
#define BCHP_THD_CORE_FW_VAR_SEARCH_RANGE_DEFAULT                  0

/* THD_CORE :: FW :: FULL_3D_MEM [24:24] */
#define BCHP_THD_CORE_FW_FULL_3D_MEM_MASK                          0x01000000
#define BCHP_THD_CORE_FW_FULL_3D_MEM_SHIFT                         24
#define BCHP_THD_CORE_FW_FULL_3D_MEM_DEFAULT                       0

/* THD_CORE :: FW :: MC_ENABLE [23:23] */
#define BCHP_THD_CORE_FW_MC_ENABLE_MASK                            0x00800000
#define BCHP_THD_CORE_FW_MC_ENABLE_SHIFT                           23
#define BCHP_THD_CORE_FW_MC_ENABLE_DEFAULT                         0

/* THD_CORE :: FW :: reserved1 [22:22] */
#define BCHP_THD_CORE_FW_reserved1_MASK                            0x00400000
#define BCHP_THD_CORE_FW_reserved1_SHIFT                           22

/* THD_CORE :: FW :: POST_CB [21:21] */
#define BCHP_THD_CORE_FW_POST_CB_MASK                              0x00200000
#define BCHP_THD_CORE_FW_POST_CB_SHIFT                             21
#define BCHP_THD_CORE_FW_POST_CB_DEFAULT                           0

/* THD_CORE :: FW :: AVG_FF_INIT [20:20] */
#define BCHP_THD_CORE_FW_AVG_FF_INIT_MASK                          0x00100000
#define BCHP_THD_CORE_FW_AVG_FF_INIT_SHIFT                         20
#define BCHP_THD_CORE_FW_AVG_FF_INIT_DEFAULT                       0

/* THD_CORE :: FW :: IMMEDIATE_UPDATE [19:19] */
#define BCHP_THD_CORE_FW_IMMEDIATE_UPDATE_MASK                     0x00080000
#define BCHP_THD_CORE_FW_IMMEDIATE_UPDATE_SHIFT                    19
#define BCHP_THD_CORE_FW_IMMEDIATE_UPDATE_DEFAULT                  0

/* THD_CORE :: FW :: NEGATE_SLIP [18:18] */
#define BCHP_THD_CORE_FW_NEGATE_SLIP_MASK                          0x00040000
#define BCHP_THD_CORE_FW_NEGATE_SLIP_SHIFT                         18
#define BCHP_THD_CORE_FW_NEGATE_SLIP_DEFAULT                       0

/* THD_CORE :: FW :: ANGLE_SELECT [17:17] */
#define BCHP_THD_CORE_FW_ANGLE_SELECT_MASK                         0x00020000
#define BCHP_THD_CORE_FW_ANGLE_SELECT_SHIFT                        17
#define BCHP_THD_CORE_FW_ANGLE_SELECT_DEFAULT                      0

/* THD_CORE :: FW :: OUT_ENABLE [16:16] */
#define BCHP_THD_CORE_FW_OUT_ENABLE_MASK                           0x00010000
#define BCHP_THD_CORE_FW_OUT_ENABLE_SHIFT                          16
#define BCHP_THD_CORE_FW_OUT_ENABLE_DEFAULT                        0

/* THD_CORE :: FW :: SYNC_SYMBOLS [15:08] */
#define BCHP_THD_CORE_FW_SYNC_SYMBOLS_MASK                         0x0000ff00
#define BCHP_THD_CORE_FW_SYNC_SYMBOLS_SHIFT                        8
#define BCHP_THD_CORE_FW_SYNC_SYMBOLS_DEFAULT                      0

/* THD_CORE :: FW :: AVG_FF [07:04] */
#define BCHP_THD_CORE_FW_AVG_FF_MASK                               0x000000f0
#define BCHP_THD_CORE_FW_AVG_FF_SHIFT                              4
#define BCHP_THD_CORE_FW_AVG_FF_DEFAULT                            0

/* THD_CORE :: FW :: LIMIT [03:00] */
#define BCHP_THD_CORE_FW_LIMIT_MASK                                0x0000000f
#define BCHP_THD_CORE_FW_LIMIT_SHIFT                               0
#define BCHP_THD_CORE_FW_LIMIT_DEFAULT                             0

/***************************************************************************
 *FW_SEARCH - FFT Window Peak Search Control
 ***************************************************************************/
/* THD_CORE :: FW_SEARCH :: reserved0 [31:30] */
#define BCHP_THD_CORE_FW_SEARCH_reserved0_MASK                     0xc0000000
#define BCHP_THD_CORE_FW_SEARCH_reserved0_SHIFT                    30

/* THD_CORE :: FW_SEARCH :: NEGATE_PHASE_RAMP_COMP [29:29] */
#define BCHP_THD_CORE_FW_SEARCH_NEGATE_PHASE_RAMP_COMP_MASK        0x20000000
#define BCHP_THD_CORE_FW_SEARCH_NEGATE_PHASE_RAMP_COMP_SHIFT       29
#define BCHP_THD_CORE_FW_SEARCH_NEGATE_PHASE_RAMP_COMP_DEFAULT     0

/* THD_CORE :: FW_SEARCH :: PHASE_RAMP_COMP [28:28] */
#define BCHP_THD_CORE_FW_SEARCH_PHASE_RAMP_COMP_MASK               0x10000000
#define BCHP_THD_CORE_FW_SEARCH_PHASE_RAMP_COMP_SHIFT              28
#define BCHP_THD_CORE_FW_SEARCH_PHASE_RAMP_COMP_DEFAULT            0

/* THD_CORE :: FW_SEARCH :: MIN_SCALE [27:16] */
#define BCHP_THD_CORE_FW_SEARCH_MIN_SCALE_MASK                     0x0fff0000
#define BCHP_THD_CORE_FW_SEARCH_MIN_SCALE_SHIFT                    16
#define BCHP_THD_CORE_FW_SEARCH_MIN_SCALE_DEFAULT                  511

/* THD_CORE :: FW_SEARCH :: ANGLE_INDEX [15:15] */
#define BCHP_THD_CORE_FW_SEARCH_ANGLE_INDEX_MASK                   0x00008000
#define BCHP_THD_CORE_FW_SEARCH_ANGLE_INDEX_SHIFT                  15
#define BCHP_THD_CORE_FW_SEARCH_ANGLE_INDEX_DEFAULT                0

/* THD_CORE :: FW_SEARCH :: reserved1 [14:14] */
#define BCHP_THD_CORE_FW_SEARCH_reserved1_MASK                     0x00004000
#define BCHP_THD_CORE_FW_SEARCH_reserved1_SHIFT                    14

/* THD_CORE :: FW_SEARCH :: START_INDEX_MODE [13:13] */
#define BCHP_THD_CORE_FW_SEARCH_START_INDEX_MODE_MASK              0x00002000
#define BCHP_THD_CORE_FW_SEARCH_START_INDEX_MODE_SHIFT             13
#define BCHP_THD_CORE_FW_SEARCH_START_INDEX_MODE_DEFAULT           0

/* THD_CORE :: FW_SEARCH :: MODE [12:12] */
#define BCHP_THD_CORE_FW_SEARCH_MODE_MASK                          0x00001000
#define BCHP_THD_CORE_FW_SEARCH_MODE_SHIFT                         12
#define BCHP_THD_CORE_FW_SEARCH_MODE_DEFAULT                       0

/* THD_CORE :: FW_SEARCH :: MVG_SUM_LENGTH [11:00] */
#define BCHP_THD_CORE_FW_SEARCH_MVG_SUM_LENGTH_MASK                0x00000fff
#define BCHP_THD_CORE_FW_SEARCH_MVG_SUM_LENGTH_SHIFT               0
#define BCHP_THD_CORE_FW_SEARCH_MVG_SUM_LENGTH_DEFAULT             512

/***************************************************************************
 *FW_MISC - FFT Window Miscellaneous Control
 ***************************************************************************/
/* THD_CORE :: FW_MISC :: reserved0 [31:10] */
#define BCHP_THD_CORE_FW_MISC_reserved0_MASK                       0xfffffc00
#define BCHP_THD_CORE_FW_MISC_reserved0_SHIFT                      10

/* THD_CORE :: FW_MISC :: TL_NZ [09:09] */
#define BCHP_THD_CORE_FW_MISC_TL_NZ_MASK                           0x00000200
#define BCHP_THD_CORE_FW_MISC_TL_NZ_SHIFT                          9
#define BCHP_THD_CORE_FW_MISC_TL_NZ_DEFAULT                        1

/* THD_CORE :: FW_MISC :: TL_NEG [08:08] */
#define BCHP_THD_CORE_FW_MISC_TL_NEG_MASK                          0x00000100
#define BCHP_THD_CORE_FW_MISC_TL_NEG_SHIFT                         8
#define BCHP_THD_CORE_FW_MISC_TL_NEG_DEFAULT                       0

/* THD_CORE :: FW_MISC :: TL_SAT [07:04] */
#define BCHP_THD_CORE_FW_MISC_TL_SAT_MASK                          0x000000f0
#define BCHP_THD_CORE_FW_MISC_TL_SAT_SHIFT                         4
#define BCHP_THD_CORE_FW_MISC_TL_SAT_DEFAULT                       15

/* THD_CORE :: FW_MISC :: TL_SHIFT [03:00] */
#define BCHP_THD_CORE_FW_MISC_TL_SHIFT_MASK                        0x0000000f
#define BCHP_THD_CORE_FW_MISC_TL_SHIFT_SHIFT                       0
#define BCHP_THD_CORE_FW_MISC_TL_SHIFT_DEFAULT                     0

/***************************************************************************
 *FW_MC - FFT Window Maximum Correlation Control
 ***************************************************************************/
/* THD_CORE :: FW_MC :: reserved0 [31:23] */
#define BCHP_THD_CORE_FW_MC_reserved0_MASK                         0xff800000
#define BCHP_THD_CORE_FW_MC_reserved0_SHIFT                        23

/* THD_CORE :: FW_MC :: PRE_AVG_OUT_LENGTH [22:16] */
#define BCHP_THD_CORE_FW_MC_PRE_AVG_OUT_LENGTH_MASK                0x007f0000
#define BCHP_THD_CORE_FW_MC_PRE_AVG_OUT_LENGTH_SHIFT               16
#define BCHP_THD_CORE_FW_MC_PRE_AVG_OUT_LENGTH_DEFAULT             0

/* THD_CORE :: FW_MC :: reserved1 [15:13] */
#define BCHP_THD_CORE_FW_MC_reserved1_MASK                         0x0000e000
#define BCHP_THD_CORE_FW_MC_reserved1_SHIFT                        13

/* THD_CORE :: FW_MC :: PRE_AVG_IN_LENGTH [12:08] */
#define BCHP_THD_CORE_FW_MC_PRE_AVG_IN_LENGTH_MASK                 0x00001f00
#define BCHP_THD_CORE_FW_MC_PRE_AVG_IN_LENGTH_SHIFT                8
#define BCHP_THD_CORE_FW_MC_PRE_AVG_IN_LENGTH_DEFAULT              0

/* THD_CORE :: FW_MC :: reserved2 [07:00] */
#define BCHP_THD_CORE_FW_MC_reserved2_MASK                         0x000000ff
#define BCHP_THD_CORE_FW_MC_reserved2_SHIFT                        0

/***************************************************************************
 *FW_OFFSET - FFT Window Offset
 ***************************************************************************/
/* THD_CORE :: FW_OFFSET :: reserved0 [31:24] */
#define BCHP_THD_CORE_FW_OFFSET_reserved0_MASK                     0xff000000
#define BCHP_THD_CORE_FW_OFFSET_reserved0_SHIFT                    24

/* THD_CORE :: FW_OFFSET :: PRE_OFFSET [23:16] */
#define BCHP_THD_CORE_FW_OFFSET_PRE_OFFSET_MASK                    0x00ff0000
#define BCHP_THD_CORE_FW_OFFSET_PRE_OFFSET_SHIFT                   16
#define BCHP_THD_CORE_FW_OFFSET_PRE_OFFSET_DEFAULT                 0

/* THD_CORE :: FW_OFFSET :: reserved1 [15:14] */
#define BCHP_THD_CORE_FW_OFFSET_reserved1_MASK                     0x0000c000
#define BCHP_THD_CORE_FW_OFFSET_reserved1_SHIFT                    14

/* THD_CORE :: FW_OFFSET :: OFFSET [13:00] */
#define BCHP_THD_CORE_FW_OFFSET_OFFSET_MASK                        0x00003fff
#define BCHP_THD_CORE_FW_OFFSET_OFFSET_SHIFT                       0
#define BCHP_THD_CORE_FW_OFFSET_OFFSET_DEFAULT                     0

/***************************************************************************
 *FW_LOOP_UPDATE - FFT Window Loop Update
 ***************************************************************************/
/* THD_CORE :: FW_LOOP_UPDATE :: reserved0 [31:15] */
#define BCHP_THD_CORE_FW_LOOP_UPDATE_reserved0_MASK                0xffff8000
#define BCHP_THD_CORE_FW_LOOP_UPDATE_reserved0_SHIFT               15

/* THD_CORE :: FW_LOOP_UPDATE :: C_SIGMA [14:08] */
#define BCHP_THD_CORE_FW_LOOP_UPDATE_C_SIGMA_MASK                  0x00007f00
#define BCHP_THD_CORE_FW_LOOP_UPDATE_C_SIGMA_SHIFT                 8
#define BCHP_THD_CORE_FW_LOOP_UPDATE_C_SIGMA_DEFAULT               62

/* THD_CORE :: FW_LOOP_UPDATE :: reserved1 [07:07] */
#define BCHP_THD_CORE_FW_LOOP_UPDATE_reserved1_MASK                0x00000080
#define BCHP_THD_CORE_FW_LOOP_UPDATE_reserved1_SHIFT               7

/* THD_CORE :: FW_LOOP_UPDATE :: T_SIGMA [06:00] */
#define BCHP_THD_CORE_FW_LOOP_UPDATE_T_SIGMA_MASK                  0x0000007f
#define BCHP_THD_CORE_FW_LOOP_UPDATE_T_SIGMA_SHIFT                 0
#define BCHP_THD_CORE_FW_LOOP_UPDATE_T_SIGMA_DEFAULT               50

/***************************************************************************
 *FW_ND - FFT Window Auto N&D Search Control
 ***************************************************************************/
/* THD_CORE :: FW_ND :: reserved0 [31:10] */
#define BCHP_THD_CORE_FW_ND_reserved0_MASK                         0xfffffc00
#define BCHP_THD_CORE_FW_ND_reserved0_SHIFT                        10

/* THD_CORE :: FW_ND :: D_AUTO [09:08] */
#define BCHP_THD_CORE_FW_ND_D_AUTO_MASK                            0x00000300
#define BCHP_THD_CORE_FW_ND_D_AUTO_SHIFT                           8
#define BCHP_THD_CORE_FW_ND_D_AUTO_DEFAULT                         0

/* THD_CORE :: FW_ND :: reserved1 [07:06] */
#define BCHP_THD_CORE_FW_ND_reserved1_MASK                         0x000000c0
#define BCHP_THD_CORE_FW_ND_reserved1_SHIFT                        6

/* THD_CORE :: FW_ND :: N_AUTO [05:04] */
#define BCHP_THD_CORE_FW_ND_N_AUTO_MASK                            0x00000030
#define BCHP_THD_CORE_FW_ND_N_AUTO_SHIFT                           4
#define BCHP_THD_CORE_FW_ND_N_AUTO_DEFAULT                         0

/* THD_CORE :: FW_ND :: reserved2 [03:01] */
#define BCHP_THD_CORE_FW_ND_reserved2_MASK                         0x0000000e
#define BCHP_THD_CORE_FW_ND_reserved2_SHIFT                        1

/* THD_CORE :: FW_ND :: ENABLE [00:00] */
#define BCHP_THD_CORE_FW_ND_ENABLE_MASK                            0x00000001
#define BCHP_THD_CORE_FW_ND_ENABLE_SHIFT                           0
#define BCHP_THD_CORE_FW_ND_ENABLE_DEFAULT                         0

/***************************************************************************
 *FW_ND_N - FFT Window Auto N Search Order
 ***************************************************************************/
/* THD_CORE :: FW_ND_N :: reserved0 [31:24] */
#define BCHP_THD_CORE_FW_ND_N_reserved0_MASK                       0xff000000
#define BCHP_THD_CORE_FW_ND_N_reserved0_SHIFT                      24

/* THD_CORE :: FW_ND_N :: SEARCH11 [23:22] */
#define BCHP_THD_CORE_FW_ND_N_SEARCH11_MASK                        0x00c00000
#define BCHP_THD_CORE_FW_ND_N_SEARCH11_SHIFT                       22
#define BCHP_THD_CORE_FW_ND_N_SEARCH11_DEFAULT                     3

/* THD_CORE :: FW_ND_N :: SEARCH10 [21:20] */
#define BCHP_THD_CORE_FW_ND_N_SEARCH10_MASK                        0x00300000
#define BCHP_THD_CORE_FW_ND_N_SEARCH10_SHIFT                       20
#define BCHP_THD_CORE_FW_ND_N_SEARCH10_DEFAULT                     3

/* THD_CORE :: FW_ND_N :: SEARCH9 [19:18] */
#define BCHP_THD_CORE_FW_ND_N_SEARCH9_MASK                         0x000c0000
#define BCHP_THD_CORE_FW_ND_N_SEARCH9_SHIFT                        18
#define BCHP_THD_CORE_FW_ND_N_SEARCH9_DEFAULT                      3

/* THD_CORE :: FW_ND_N :: SEARCH8 [17:16] */
#define BCHP_THD_CORE_FW_ND_N_SEARCH8_MASK                         0x00030000
#define BCHP_THD_CORE_FW_ND_N_SEARCH8_SHIFT                        16
#define BCHP_THD_CORE_FW_ND_N_SEARCH8_DEFAULT                      3

/* THD_CORE :: FW_ND_N :: SEARCH7 [15:14] */
#define BCHP_THD_CORE_FW_ND_N_SEARCH7_MASK                         0x0000c000
#define BCHP_THD_CORE_FW_ND_N_SEARCH7_SHIFT                        14
#define BCHP_THD_CORE_FW_ND_N_SEARCH7_DEFAULT                      3

/* THD_CORE :: FW_ND_N :: SEARCH6 [13:12] */
#define BCHP_THD_CORE_FW_ND_N_SEARCH6_MASK                         0x00003000
#define BCHP_THD_CORE_FW_ND_N_SEARCH6_SHIFT                        12
#define BCHP_THD_CORE_FW_ND_N_SEARCH6_DEFAULT                      3

/* THD_CORE :: FW_ND_N :: SEARCH5 [11:10] */
#define BCHP_THD_CORE_FW_ND_N_SEARCH5_MASK                         0x00000c00
#define BCHP_THD_CORE_FW_ND_N_SEARCH5_SHIFT                        10
#define BCHP_THD_CORE_FW_ND_N_SEARCH5_DEFAULT                      3

/* THD_CORE :: FW_ND_N :: SEARCH4 [09:08] */
#define BCHP_THD_CORE_FW_ND_N_SEARCH4_MASK                         0x00000300
#define BCHP_THD_CORE_FW_ND_N_SEARCH4_SHIFT                        8
#define BCHP_THD_CORE_FW_ND_N_SEARCH4_DEFAULT                      3

/* THD_CORE :: FW_ND_N :: SEARCH3 [07:06] */
#define BCHP_THD_CORE_FW_ND_N_SEARCH3_MASK                         0x000000c0
#define BCHP_THD_CORE_FW_ND_N_SEARCH3_SHIFT                        6
#define BCHP_THD_CORE_FW_ND_N_SEARCH3_DEFAULT                      3

/* THD_CORE :: FW_ND_N :: SEARCH2 [05:04] */
#define BCHP_THD_CORE_FW_ND_N_SEARCH2_MASK                         0x00000030
#define BCHP_THD_CORE_FW_ND_N_SEARCH2_SHIFT                        4
#define BCHP_THD_CORE_FW_ND_N_SEARCH2_DEFAULT                      3

/* THD_CORE :: FW_ND_N :: SEARCH1 [03:02] */
#define BCHP_THD_CORE_FW_ND_N_SEARCH1_MASK                         0x0000000c
#define BCHP_THD_CORE_FW_ND_N_SEARCH1_SHIFT                        2
#define BCHP_THD_CORE_FW_ND_N_SEARCH1_DEFAULT                      3

/* THD_CORE :: FW_ND_N :: SEARCH0 [01:00] */
#define BCHP_THD_CORE_FW_ND_N_SEARCH0_MASK                         0x00000003
#define BCHP_THD_CORE_FW_ND_N_SEARCH0_SHIFT                        0
#define BCHP_THD_CORE_FW_ND_N_SEARCH0_DEFAULT                      3

/***************************************************************************
 *FW_ND_D - FFT Window Auto D Search Order
 ***************************************************************************/
/* THD_CORE :: FW_ND_D :: reserved0 [31:24] */
#define BCHP_THD_CORE_FW_ND_D_reserved0_MASK                       0xff000000
#define BCHP_THD_CORE_FW_ND_D_reserved0_SHIFT                      24

/* THD_CORE :: FW_ND_D :: SEARCH11 [23:22] */
#define BCHP_THD_CORE_FW_ND_D_SEARCH11_MASK                        0x00c00000
#define BCHP_THD_CORE_FW_ND_D_SEARCH11_SHIFT                       22
#define BCHP_THD_CORE_FW_ND_D_SEARCH11_DEFAULT                     0

/* THD_CORE :: FW_ND_D :: SEARCH10 [21:20] */
#define BCHP_THD_CORE_FW_ND_D_SEARCH10_MASK                        0x00300000
#define BCHP_THD_CORE_FW_ND_D_SEARCH10_SHIFT                       20
#define BCHP_THD_CORE_FW_ND_D_SEARCH10_DEFAULT                     0

/* THD_CORE :: FW_ND_D :: SEARCH9 [19:18] */
#define BCHP_THD_CORE_FW_ND_D_SEARCH9_MASK                         0x000c0000
#define BCHP_THD_CORE_FW_ND_D_SEARCH9_SHIFT                        18
#define BCHP_THD_CORE_FW_ND_D_SEARCH9_DEFAULT                      0

/* THD_CORE :: FW_ND_D :: SEARCH8 [17:16] */
#define BCHP_THD_CORE_FW_ND_D_SEARCH8_MASK                         0x00030000
#define BCHP_THD_CORE_FW_ND_D_SEARCH8_SHIFT                        16
#define BCHP_THD_CORE_FW_ND_D_SEARCH8_DEFAULT                      0

/* THD_CORE :: FW_ND_D :: SEARCH7 [15:14] */
#define BCHP_THD_CORE_FW_ND_D_SEARCH7_MASK                         0x0000c000
#define BCHP_THD_CORE_FW_ND_D_SEARCH7_SHIFT                        14
#define BCHP_THD_CORE_FW_ND_D_SEARCH7_DEFAULT                      0

/* THD_CORE :: FW_ND_D :: SEARCH6 [13:12] */
#define BCHP_THD_CORE_FW_ND_D_SEARCH6_MASK                         0x00003000
#define BCHP_THD_CORE_FW_ND_D_SEARCH6_SHIFT                        12
#define BCHP_THD_CORE_FW_ND_D_SEARCH6_DEFAULT                      0

/* THD_CORE :: FW_ND_D :: SEARCH5 [11:10] */
#define BCHP_THD_CORE_FW_ND_D_SEARCH5_MASK                         0x00000c00
#define BCHP_THD_CORE_FW_ND_D_SEARCH5_SHIFT                        10
#define BCHP_THD_CORE_FW_ND_D_SEARCH5_DEFAULT                      0

/* THD_CORE :: FW_ND_D :: SEARCH4 [09:08] */
#define BCHP_THD_CORE_FW_ND_D_SEARCH4_MASK                         0x00000300
#define BCHP_THD_CORE_FW_ND_D_SEARCH4_SHIFT                        8
#define BCHP_THD_CORE_FW_ND_D_SEARCH4_DEFAULT                      0

/* THD_CORE :: FW_ND_D :: SEARCH3 [07:06] */
#define BCHP_THD_CORE_FW_ND_D_SEARCH3_MASK                         0x000000c0
#define BCHP_THD_CORE_FW_ND_D_SEARCH3_SHIFT                        6
#define BCHP_THD_CORE_FW_ND_D_SEARCH3_DEFAULT                      0

/* THD_CORE :: FW_ND_D :: SEARCH2 [05:04] */
#define BCHP_THD_CORE_FW_ND_D_SEARCH2_MASK                         0x00000030
#define BCHP_THD_CORE_FW_ND_D_SEARCH2_SHIFT                        4
#define BCHP_THD_CORE_FW_ND_D_SEARCH2_DEFAULT                      0

/* THD_CORE :: FW_ND_D :: SEARCH1 [03:02] */
#define BCHP_THD_CORE_FW_ND_D_SEARCH1_MASK                         0x0000000c
#define BCHP_THD_CORE_FW_ND_D_SEARCH1_SHIFT                        2
#define BCHP_THD_CORE_FW_ND_D_SEARCH1_DEFAULT                      0

/* THD_CORE :: FW_ND_D :: SEARCH0 [01:00] */
#define BCHP_THD_CORE_FW_ND_D_SEARCH0_MASK                         0x00000003
#define BCHP_THD_CORE_FW_ND_D_SEARCH0_SHIFT                        0
#define BCHP_THD_CORE_FW_ND_D_SEARCH0_DEFAULT                      0

/***************************************************************************
 *FW_WIN - FFT Window Time-Domain Windowing Control
 ***************************************************************************/
/* THD_CORE :: FW_WIN :: reserved0 [31:16] */
#define BCHP_THD_CORE_FW_WIN_reserved0_MASK                        0xffff0000
#define BCHP_THD_CORE_FW_WIN_reserved0_SHIFT                       16

/* THD_CORE :: FW_WIN :: OFFSET [15:04] */
#define BCHP_THD_CORE_FW_WIN_OFFSET_MASK                           0x0000fff0
#define BCHP_THD_CORE_FW_WIN_OFFSET_SHIFT                          4
#define BCHP_THD_CORE_FW_WIN_OFFSET_DEFAULT                        0

/* THD_CORE :: FW_WIN :: reserved1 [03:03] */
#define BCHP_THD_CORE_FW_WIN_reserved1_MASK                        0x00000008
#define BCHP_THD_CORE_FW_WIN_reserved1_SHIFT                       3

/* THD_CORE :: FW_WIN :: HOLD [02:02] */
#define BCHP_THD_CORE_FW_WIN_HOLD_MASK                             0x00000004
#define BCHP_THD_CORE_FW_WIN_HOLD_SHIFT                            2
#define BCHP_THD_CORE_FW_WIN_HOLD_DEFAULT                          0

/* THD_CORE :: FW_WIN :: MODE [01:01] */
#define BCHP_THD_CORE_FW_WIN_MODE_MASK                             0x00000002
#define BCHP_THD_CORE_FW_WIN_MODE_SHIFT                            1
#define BCHP_THD_CORE_FW_WIN_MODE_DEFAULT                          0

/* THD_CORE :: FW_WIN :: ENABLE [00:00] */
#define BCHP_THD_CORE_FW_WIN_ENABLE_MASK                           0x00000001
#define BCHP_THD_CORE_FW_WIN_ENABLE_SHIFT                          0
#define BCHP_THD_CORE_FW_WIN_ENABLE_DEFAULT                        0

/***************************************************************************
 *FW_WIN_LENGTH - FFT Window Time-Domain Windowing Length
 ***************************************************************************/
/* THD_CORE :: FW_WIN_LENGTH :: reserved0 [31:28] */
#define BCHP_THD_CORE_FW_WIN_LENGTH_reserved0_MASK                 0xf0000000
#define BCHP_THD_CORE_FW_WIN_LENGTH_reserved0_SHIFT                28

/* THD_CORE :: FW_WIN_LENGTH :: FIXED_LENGTH [27:16] */
#define BCHP_THD_CORE_FW_WIN_LENGTH_FIXED_LENGTH_MASK              0x0fff0000
#define BCHP_THD_CORE_FW_WIN_LENGTH_FIXED_LENGTH_SHIFT             16
#define BCHP_THD_CORE_FW_WIN_LENGTH_FIXED_LENGTH_DEFAULT           0

/* THD_CORE :: FW_WIN_LENGTH :: reserved1 [15:12] */
#define BCHP_THD_CORE_FW_WIN_LENGTH_reserved1_MASK                 0x0000f000
#define BCHP_THD_CORE_FW_WIN_LENGTH_reserved1_SHIFT                12

/* THD_CORE :: FW_WIN_LENGTH :: LENGTH [11:00] */
#define BCHP_THD_CORE_FW_WIN_LENGTH_LENGTH_MASK                    0x00000fff
#define BCHP_THD_CORE_FW_WIN_LENGTH_LENGTH_SHIFT                   0
#define BCHP_THD_CORE_FW_WIN_LENGTH_LENGTH_DEFAULT                 0

/***************************************************************************
 *FW_SPAN - FFT Window Channel Span
 ***************************************************************************/
/* THD_CORE :: FW_SPAN :: reserved0 [31:30] */
#define BCHP_THD_CORE_FW_SPAN_reserved0_MASK                       0xc0000000
#define BCHP_THD_CORE_FW_SPAN_reserved0_SHIFT                      30

/* THD_CORE :: FW_SPAN :: SPAN [29:16] */
#define BCHP_THD_CORE_FW_SPAN_SPAN_MASK                            0x3fff0000
#define BCHP_THD_CORE_FW_SPAN_SPAN_SHIFT                           16

/* THD_CORE :: FW_SPAN :: reserved1 [15:12] */
#define BCHP_THD_CORE_FW_SPAN_reserved1_MASK                       0x0000f000
#define BCHP_THD_CORE_FW_SPAN_reserved1_SHIFT                      12

/* THD_CORE :: FW_SPAN :: SPAN_SCALE [11:00] */
#define BCHP_THD_CORE_FW_SPAN_SPAN_SCALE_MASK                      0x00000fff
#define BCHP_THD_CORE_FW_SPAN_SPAN_SCALE_SHIFT                     0
#define BCHP_THD_CORE_FW_SPAN_SPAN_SCALE_DEFAULT                   512

/***************************************************************************
 *FW_SPAN_INDEX - FFT Window Channel Span Index
 ***************************************************************************/
/* THD_CORE :: FW_SPAN_INDEX :: reserved0 [31:30] */
#define BCHP_THD_CORE_FW_SPAN_INDEX_reserved0_MASK                 0xc0000000
#define BCHP_THD_CORE_FW_SPAN_INDEX_reserved0_SHIFT                30

/* THD_CORE :: FW_SPAN_INDEX :: SPAN_STOP [29:16] */
#define BCHP_THD_CORE_FW_SPAN_INDEX_SPAN_STOP_MASK                 0x3fff0000
#define BCHP_THD_CORE_FW_SPAN_INDEX_SPAN_STOP_SHIFT                16

/* THD_CORE :: FW_SPAN_INDEX :: reserved1 [15:14] */
#define BCHP_THD_CORE_FW_SPAN_INDEX_reserved1_MASK                 0x0000c000
#define BCHP_THD_CORE_FW_SPAN_INDEX_reserved1_SHIFT                14

/* THD_CORE :: FW_SPAN_INDEX :: SPAN_START [13:00] */
#define BCHP_THD_CORE_FW_SPAN_INDEX_SPAN_START_MASK                0x00003fff
#define BCHP_THD_CORE_FW_SPAN_INDEX_SPAN_START_SHIFT               0

/***************************************************************************
 *FW_SLIP - FFT Window Slip
 ***************************************************************************/
/* THD_CORE :: FW_SLIP :: reserved0 [31:29] */
#define BCHP_THD_CORE_FW_SLIP_reserved0_MASK                       0xe0000000
#define BCHP_THD_CORE_FW_SLIP_reserved0_SHIFT                      29

/* THD_CORE :: FW_SLIP :: SLIP_OFFSET [28:16] */
#define BCHP_THD_CORE_FW_SLIP_SLIP_OFFSET_MASK                     0x1fff0000
#define BCHP_THD_CORE_FW_SLIP_SLIP_OFFSET_SHIFT                    16
#define BCHP_THD_CORE_FW_SLIP_SLIP_OFFSET_DEFAULT                  0

/* THD_CORE :: FW_SLIP :: reserved1 [15:13] */
#define BCHP_THD_CORE_FW_SLIP_reserved1_MASK                       0x0000e000
#define BCHP_THD_CORE_FW_SLIP_reserved1_SHIFT                      13

/* THD_CORE :: FW_SLIP :: SLIP [12:00] */
#define BCHP_THD_CORE_FW_SLIP_SLIP_MASK                            0x00001fff
#define BCHP_THD_CORE_FW_SLIP_SLIP_SHIFT                           0
#define BCHP_THD_CORE_FW_SLIP_SLIP_DEFAULT                         0

/***************************************************************************
 *FW_CORR - FFT Window Correlation
 ***************************************************************************/
/* THD_CORE :: FW_CORR :: CORR [31:00] */
#define BCHP_THD_CORE_FW_CORR_CORR_MASK                            0xffffffff
#define BCHP_THD_CORE_FW_CORR_CORR_SHIFT                           0
#define BCHP_THD_CORE_FW_CORR_CORR_DEFAULT                         0

/***************************************************************************
 *FW_CORR_INDEX - FFT Window Correlation Index
 ***************************************************************************/
/* THD_CORE :: FW_CORR_INDEX :: reserved0 [31:14] */
#define BCHP_THD_CORE_FW_CORR_INDEX_reserved0_MASK                 0xffffc000
#define BCHP_THD_CORE_FW_CORR_INDEX_reserved0_SHIFT                14

/* THD_CORE :: FW_CORR_INDEX :: INDEX [13:00] */
#define BCHP_THD_CORE_FW_CORR_INDEX_INDEX_MASK                     0x00003fff
#define BCHP_THD_CORE_FW_CORR_INDEX_INDEX_SHIFT                    0
#define BCHP_THD_CORE_FW_CORR_INDEX_INDEX_DEFAULT                  0

/***************************************************************************
 *FW_CORR_MIN - FFT Window Minimum Correlation
 ***************************************************************************/
/* THD_CORE :: FW_CORR_MIN :: CORR_MIN [31:00] */
#define BCHP_THD_CORE_FW_CORR_MIN_CORR_MIN_MASK                    0xffffffff
#define BCHP_THD_CORE_FW_CORR_MIN_CORR_MIN_SHIFT                   0
#define BCHP_THD_CORE_FW_CORR_MIN_CORR_MIN_DEFAULT                 0

/***************************************************************************
 *FW_CORR_MIN_INDEX - FFT Window Minimum Correlation Index
 ***************************************************************************/
/* THD_CORE :: FW_CORR_MIN_INDEX :: ANGLE [31:16] */
#define BCHP_THD_CORE_FW_CORR_MIN_INDEX_ANGLE_MASK                 0xffff0000
#define BCHP_THD_CORE_FW_CORR_MIN_INDEX_ANGLE_SHIFT                16
#define BCHP_THD_CORE_FW_CORR_MIN_INDEX_ANGLE_DEFAULT              0

/* THD_CORE :: FW_CORR_MIN_INDEX :: reserved0 [15:14] */
#define BCHP_THD_CORE_FW_CORR_MIN_INDEX_reserved0_MASK             0x0000c000
#define BCHP_THD_CORE_FW_CORR_MIN_INDEX_reserved0_SHIFT            14

/* THD_CORE :: FW_CORR_MIN_INDEX :: INDEX_MIN [13:00] */
#define BCHP_THD_CORE_FW_CORR_MIN_INDEX_INDEX_MIN_MASK             0x00003fff
#define BCHP_THD_CORE_FW_CORR_MIN_INDEX_INDEX_MIN_SHIFT            0
#define BCHP_THD_CORE_FW_CORR_MIN_INDEX_INDEX_MIN_DEFAULT          0

/***************************************************************************
 *FW_ABS_MIN_INDEX - FFT Window Absolute Minimum Correlation Index
 ***************************************************************************/
/* THD_CORE :: FW_ABS_MIN_INDEX :: reserved0 [31:14] */
#define BCHP_THD_CORE_FW_ABS_MIN_INDEX_reserved0_MASK              0xffffc000
#define BCHP_THD_CORE_FW_ABS_MIN_INDEX_reserved0_SHIFT             14

/* THD_CORE :: FW_ABS_MIN_INDEX :: FFT_START_INDEX [13:00] */
#define BCHP_THD_CORE_FW_ABS_MIN_INDEX_FFT_START_INDEX_MASK        0x00003fff
#define BCHP_THD_CORE_FW_ABS_MIN_INDEX_FFT_START_INDEX_SHIFT       0
#define BCHP_THD_CORE_FW_ABS_MIN_INDEX_FFT_START_INDEX_DEFAULT     0

/***************************************************************************
 *FW_CORR_MAX - FFT Window Maximum Correlation
 ***************************************************************************/
/* THD_CORE :: FW_CORR_MAX :: CORR [31:00] */
#define BCHP_THD_CORE_FW_CORR_MAX_CORR_MASK                        0xffffffff
#define BCHP_THD_CORE_FW_CORR_MAX_CORR_SHIFT                       0
#define BCHP_THD_CORE_FW_CORR_MAX_CORR_DEFAULT                     0

/***************************************************************************
 *DAGC - Digital AGC2 Loop Control
 ***************************************************************************/
/* THD_CORE :: DAGC :: reserved0 [31:29] */
#define BCHP_THD_CORE_DAGC_reserved0_MASK                          0xe0000000
#define BCHP_THD_CORE_DAGC_reserved0_SHIFT                         29

/* THD_CORE :: DAGC :: KL [28:24] */
#define BCHP_THD_CORE_DAGC_KL_MASK                                 0x1f000000
#define BCHP_THD_CORE_DAGC_KL_SHIFT                                24
#define BCHP_THD_CORE_DAGC_KL_DEFAULT                              7

/* THD_CORE :: DAGC :: reserved1 [23:19] */
#define BCHP_THD_CORE_DAGC_reserved1_MASK                          0x00f80000
#define BCHP_THD_CORE_DAGC_reserved1_SHIFT                         19

/* THD_CORE :: DAGC :: THRESH [18:00] */
#define BCHP_THD_CORE_DAGC_THRESH_MASK                             0x0007ffff
#define BCHP_THD_CORE_DAGC_THRESH_SHIFT                            0
#define BCHP_THD_CORE_DAGC_THRESH_DEFAULT                          131072

/***************************************************************************
 *DAGC_FILT - Digital AGC2 Loop Filter Output
 ***************************************************************************/
/* THD_CORE :: DAGC_FILT :: LFO [31:00] */
#define BCHP_THD_CORE_DAGC_FILT_LFO_MASK                           0xffffffff
#define BCHP_THD_CORE_DAGC_FILT_LFO_SHIFT                          0
#define BCHP_THD_CORE_DAGC_FILT_LFO_DEFAULT                        33554432

/***************************************************************************
 *DAGC_UPDATE - Digital AGC2 Loop Update Control
 ***************************************************************************/
/* THD_CORE :: DAGC_UPDATE :: reserved0 [31:24] */
#define BCHP_THD_CORE_DAGC_UPDATE_reserved0_MASK                   0xff000000
#define BCHP_THD_CORE_DAGC_UPDATE_reserved0_SHIFT                  24

/* THD_CORE :: DAGC_UPDATE :: DURATION [23:08] */
#define BCHP_THD_CORE_DAGC_UPDATE_DURATION_MASK                    0x00ffff00
#define BCHP_THD_CORE_DAGC_UPDATE_DURATION_SHIFT                   8
#define BCHP_THD_CORE_DAGC_UPDATE_DURATION_DEFAULT                 1

/* THD_CORE :: DAGC_UPDATE :: reserved1 [07:01] */
#define BCHP_THD_CORE_DAGC_UPDATE_reserved1_MASK                   0x000000fe
#define BCHP_THD_CORE_DAGC_UPDATE_reserved1_SHIFT                  1

/* THD_CORE :: DAGC_UPDATE :: MODE [00:00] */
#define BCHP_THD_CORE_DAGC_UPDATE_MODE_MASK                        0x00000001
#define BCHP_THD_CORE_DAGC_UPDATE_MODE_SHIFT                       0
#define BCHP_THD_CORE_DAGC_UPDATE_MODE_DEFAULT                     0

/***************************************************************************
 *NOTCH_WIDTH - Notch Width
 ***************************************************************************/
/* THD_CORE :: NOTCH_WIDTH :: reserved0 [31:20] */
#define BCHP_THD_CORE_NOTCH_WIDTH_reserved0_MASK                   0xfff00000
#define BCHP_THD_CORE_NOTCH_WIDTH_reserved0_SHIFT                  20

/* THD_CORE :: NOTCH_WIDTH :: WIDTH4 [19:16] */
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH4_MASK                      0x000f0000
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH4_SHIFT                     16
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH4_DEFAULT                   0

/* THD_CORE :: NOTCH_WIDTH :: WIDTH3 [15:12] */
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH3_MASK                      0x0000f000
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH3_SHIFT                     12
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH3_DEFAULT                   0

/* THD_CORE :: NOTCH_WIDTH :: WIDTH2 [11:08] */
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH2_MASK                      0x00000f00
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH2_SHIFT                     8
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH2_DEFAULT                   0

/* THD_CORE :: NOTCH_WIDTH :: WIDTH1 [07:04] */
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH1_MASK                      0x000000f0
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH1_SHIFT                     4
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH1_DEFAULT                   0

/* THD_CORE :: NOTCH_WIDTH :: WIDTH0 [03:00] */
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH0_MASK                      0x0000000f
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH0_SHIFT                     0
#define BCHP_THD_CORE_NOTCH_WIDTH_WIDTH0_DEFAULT                   0

/***************************************************************************
 *NOTCH_DEPTH - Notch Depth
 ***************************************************************************/
/* THD_CORE :: NOTCH_DEPTH :: reserved0 [31:20] */
#define BCHP_THD_CORE_NOTCH_DEPTH_reserved0_MASK                   0xfff00000
#define BCHP_THD_CORE_NOTCH_DEPTH_reserved0_SHIFT                  20

/* THD_CORE :: NOTCH_DEPTH :: DEPTH4 [19:16] */
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH4_MASK                      0x000f0000
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH4_SHIFT                     16
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH4_DEFAULT                   0

/* THD_CORE :: NOTCH_DEPTH :: DEPTH3 [15:12] */
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH3_MASK                      0x0000f000
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH3_SHIFT                     12
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH3_DEFAULT                   0

/* THD_CORE :: NOTCH_DEPTH :: DEPTH2 [11:08] */
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH2_MASK                      0x00000f00
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH2_SHIFT                     8
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH2_DEFAULT                   0

/* THD_CORE :: NOTCH_DEPTH :: DEPTH1 [07:04] */
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH1_MASK                      0x000000f0
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH1_SHIFT                     4
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH1_DEFAULT                   0

/* THD_CORE :: NOTCH_DEPTH :: DEPTH0 [03:00] */
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH0_MASK                      0x0000000f
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH0_SHIFT                     0
#define BCHP_THD_CORE_NOTCH_DEPTH_DEPTH0_DEFAULT                   0

/***************************************************************************
 *NOTCH0_FCW - Notch0 Frequency Control Word
 ***************************************************************************/
/* THD_CORE :: NOTCH0_FCW :: FCW0 [31:12] */
#define BCHP_THD_CORE_NOTCH0_FCW_FCW0_MASK                         0xfffff000
#define BCHP_THD_CORE_NOTCH0_FCW_FCW0_SHIFT                        12
#define BCHP_THD_CORE_NOTCH0_FCW_FCW0_DEFAULT                      0

/* THD_CORE :: NOTCH0_FCW :: reserved0 [11:00] */
#define BCHP_THD_CORE_NOTCH0_FCW_reserved0_MASK                    0x00000fff
#define BCHP_THD_CORE_NOTCH0_FCW_reserved0_SHIFT                   0

/***************************************************************************
 *NOTCH1_FCW - Notch1 Frequency Control Word
 ***************************************************************************/
/* THD_CORE :: NOTCH1_FCW :: FCW1 [31:12] */
#define BCHP_THD_CORE_NOTCH1_FCW_FCW1_MASK                         0xfffff000
#define BCHP_THD_CORE_NOTCH1_FCW_FCW1_SHIFT                        12
#define BCHP_THD_CORE_NOTCH1_FCW_FCW1_DEFAULT                      0

/* THD_CORE :: NOTCH1_FCW :: reserved0 [11:00] */
#define BCHP_THD_CORE_NOTCH1_FCW_reserved0_MASK                    0x00000fff
#define BCHP_THD_CORE_NOTCH1_FCW_reserved0_SHIFT                   0

/***************************************************************************
 *NOTCH2_FCW - Notch2 Frequency Control Word
 ***************************************************************************/
/* THD_CORE :: NOTCH2_FCW :: FCW2 [31:12] */
#define BCHP_THD_CORE_NOTCH2_FCW_FCW2_MASK                         0xfffff000
#define BCHP_THD_CORE_NOTCH2_FCW_FCW2_SHIFT                        12
#define BCHP_THD_CORE_NOTCH2_FCW_FCW2_DEFAULT                      0

/* THD_CORE :: NOTCH2_FCW :: reserved0 [11:00] */
#define BCHP_THD_CORE_NOTCH2_FCW_reserved0_MASK                    0x00000fff
#define BCHP_THD_CORE_NOTCH2_FCW_reserved0_SHIFT                   0

/***************************************************************************
 *NOTCH3_FCW - Notch3 Frequency Control Word
 ***************************************************************************/
/* THD_CORE :: NOTCH3_FCW :: FCW3 [31:12] */
#define BCHP_THD_CORE_NOTCH3_FCW_FCW3_MASK                         0xfffff000
#define BCHP_THD_CORE_NOTCH3_FCW_FCW3_SHIFT                        12
#define BCHP_THD_CORE_NOTCH3_FCW_FCW3_DEFAULT                      0

/* THD_CORE :: NOTCH3_FCW :: reserved0 [11:00] */
#define BCHP_THD_CORE_NOTCH3_FCW_reserved0_MASK                    0x00000fff
#define BCHP_THD_CORE_NOTCH3_FCW_reserved0_SHIFT                   0

/***************************************************************************
 *NOTCH4_FCW - Notch4 Frequency Control Word
 ***************************************************************************/
/* THD_CORE :: NOTCH4_FCW :: FCW4 [31:12] */
#define BCHP_THD_CORE_NOTCH4_FCW_FCW4_MASK                         0xfffff000
#define BCHP_THD_CORE_NOTCH4_FCW_FCW4_SHIFT                        12
#define BCHP_THD_CORE_NOTCH4_FCW_FCW4_DEFAULT                      0

/* THD_CORE :: NOTCH4_FCW :: reserved0 [11:00] */
#define BCHP_THD_CORE_NOTCH4_FCW_reserved0_MASK                    0x00000fff
#define BCHP_THD_CORE_NOTCH4_FCW_reserved0_SHIFT                   0

/***************************************************************************
 *NOTCH5_FCW - Notch5 Frequency Control Word
 ***************************************************************************/
/* THD_CORE :: NOTCH5_FCW :: FCW5 [31:12] */
#define BCHP_THD_CORE_NOTCH5_FCW_FCW5_MASK                         0xfffff000
#define BCHP_THD_CORE_NOTCH5_FCW_FCW5_SHIFT                        12
#define BCHP_THD_CORE_NOTCH5_FCW_FCW5_DEFAULT                      0

/* THD_CORE :: NOTCH5_FCW :: reserved0 [11:00] */
#define BCHP_THD_CORE_NOTCH5_FCW_reserved0_MASK                    0x00000fff
#define BCHP_THD_CORE_NOTCH5_FCW_reserved0_SHIFT                   0

/***************************************************************************
 *NOTCH0M_INT - Notch0M Integrator
 ***************************************************************************/
/* THD_CORE :: NOTCH0M_INT :: INT_I [31:16] */
#define BCHP_THD_CORE_NOTCH0M_INT_INT_I_MASK                       0xffff0000
#define BCHP_THD_CORE_NOTCH0M_INT_INT_I_SHIFT                      16
#define BCHP_THD_CORE_NOTCH0M_INT_INT_I_DEFAULT                    0

/* THD_CORE :: NOTCH0M_INT :: INT_Q [15:00] */
#define BCHP_THD_CORE_NOTCH0M_INT_INT_Q_MASK                       0x0000ffff
#define BCHP_THD_CORE_NOTCH0M_INT_INT_Q_SHIFT                      0
#define BCHP_THD_CORE_NOTCH0M_INT_INT_Q_DEFAULT                    0

/***************************************************************************
 *NOTCH0_INT - Notch0 Integrator
 ***************************************************************************/
/* THD_CORE :: NOTCH0_INT :: INT_I [31:16] */
#define BCHP_THD_CORE_NOTCH0_INT_INT_I_MASK                        0xffff0000
#define BCHP_THD_CORE_NOTCH0_INT_INT_I_SHIFT                       16
#define BCHP_THD_CORE_NOTCH0_INT_INT_I_DEFAULT                     0

/* THD_CORE :: NOTCH0_INT :: INT_Q [15:00] */
#define BCHP_THD_CORE_NOTCH0_INT_INT_Q_MASK                        0x0000ffff
#define BCHP_THD_CORE_NOTCH0_INT_INT_Q_SHIFT                       0
#define BCHP_THD_CORE_NOTCH0_INT_INT_Q_DEFAULT                     0

/***************************************************************************
 *NOTCH1_INT - Notch1 Integrator
 ***************************************************************************/
/* THD_CORE :: NOTCH1_INT :: INT_I [31:16] */
#define BCHP_THD_CORE_NOTCH1_INT_INT_I_MASK                        0xffff0000
#define BCHP_THD_CORE_NOTCH1_INT_INT_I_SHIFT                       16
#define BCHP_THD_CORE_NOTCH1_INT_INT_I_DEFAULT                     0

/* THD_CORE :: NOTCH1_INT :: INT_Q [15:00] */
#define BCHP_THD_CORE_NOTCH1_INT_INT_Q_MASK                        0x0000ffff
#define BCHP_THD_CORE_NOTCH1_INT_INT_Q_SHIFT                       0
#define BCHP_THD_CORE_NOTCH1_INT_INT_Q_DEFAULT                     0

/***************************************************************************
 *NOTCH2_INT - Notch2 Integrator
 ***************************************************************************/
/* THD_CORE :: NOTCH2_INT :: INT_I [31:16] */
#define BCHP_THD_CORE_NOTCH2_INT_INT_I_MASK                        0xffff0000
#define BCHP_THD_CORE_NOTCH2_INT_INT_I_SHIFT                       16
#define BCHP_THD_CORE_NOTCH2_INT_INT_I_DEFAULT                     0

/* THD_CORE :: NOTCH2_INT :: INT_Q [15:00] */
#define BCHP_THD_CORE_NOTCH2_INT_INT_Q_MASK                        0x0000ffff
#define BCHP_THD_CORE_NOTCH2_INT_INT_Q_SHIFT                       0
#define BCHP_THD_CORE_NOTCH2_INT_INT_Q_DEFAULT                     0

/***************************************************************************
 *NOTCH3_INT - Notch3 Integrator
 ***************************************************************************/
/* THD_CORE :: NOTCH3_INT :: INT_I [31:16] */
#define BCHP_THD_CORE_NOTCH3_INT_INT_I_MASK                        0xffff0000
#define BCHP_THD_CORE_NOTCH3_INT_INT_I_SHIFT                       16
#define BCHP_THD_CORE_NOTCH3_INT_INT_I_DEFAULT                     0

/* THD_CORE :: NOTCH3_INT :: INT_Q [15:00] */
#define BCHP_THD_CORE_NOTCH3_INT_INT_Q_MASK                        0x0000ffff
#define BCHP_THD_CORE_NOTCH3_INT_INT_Q_SHIFT                       0
#define BCHP_THD_CORE_NOTCH3_INT_INT_Q_DEFAULT                     0

/***************************************************************************
 *NOTCH4_INT - Notch4 Integrator
 ***************************************************************************/
/* THD_CORE :: NOTCH4_INT :: INT_I [31:16] */
#define BCHP_THD_CORE_NOTCH4_INT_INT_I_MASK                        0xffff0000
#define BCHP_THD_CORE_NOTCH4_INT_INT_I_SHIFT                       16
#define BCHP_THD_CORE_NOTCH4_INT_INT_I_DEFAULT                     0

/* THD_CORE :: NOTCH4_INT :: INT_Q [15:00] */
#define BCHP_THD_CORE_NOTCH4_INT_INT_Q_MASK                        0x0000ffff
#define BCHP_THD_CORE_NOTCH4_INT_INT_Q_SHIFT                       0
#define BCHP_THD_CORE_NOTCH4_INT_INT_Q_DEFAULT                     0

/***************************************************************************
 *NOTCH_SWP1 - Notch Sweep Control 1
 ***************************************************************************/
/* THD_CORE :: NOTCH_SWP1 :: START [31:31] */
#define BCHP_THD_CORE_NOTCH_SWP1_START_MASK                        0x80000000
#define BCHP_THD_CORE_NOTCH_SWP1_START_SHIFT                       31
#define BCHP_THD_CORE_NOTCH_SWP1_START_DEFAULT                     0

/* THD_CORE :: NOTCH_SWP1 :: reserved0 [30:30] */
#define BCHP_THD_CORE_NOTCH_SWP1_reserved0_MASK                    0x40000000
#define BCHP_THD_CORE_NOTCH_SWP1_reserved0_SHIFT                   30

/* THD_CORE :: NOTCH_SWP1 :: NEG_FCW_ADJ [29:29] */
#define BCHP_THD_CORE_NOTCH_SWP1_NEG_FCW_ADJ_MASK                  0x20000000
#define BCHP_THD_CORE_NOTCH_SWP1_NEG_FCW_ADJ_SHIFT                 29
#define BCHP_THD_CORE_NOTCH_SWP1_NEG_FCW_ADJ_DEFAULT               0

/* THD_CORE :: NOTCH_SWP1 :: EN_FCW_ADJ [28:28] */
#define BCHP_THD_CORE_NOTCH_SWP1_EN_FCW_ADJ_MASK                   0x10000000
#define BCHP_THD_CORE_NOTCH_SWP1_EN_FCW_ADJ_SHIFT                  28
#define BCHP_THD_CORE_NOTCH_SWP1_EN_FCW_ADJ_DEFAULT                0

/* THD_CORE :: NOTCH_SWP1 :: reserved1 [27:25] */
#define BCHP_THD_CORE_NOTCH_SWP1_reserved1_MASK                    0x0e000000
#define BCHP_THD_CORE_NOTCH_SWP1_reserved1_SHIFT                   25

/* THD_CORE :: NOTCH_SWP1 :: EN4_PWR [24:24] */
#define BCHP_THD_CORE_NOTCH_SWP1_EN4_PWR_MASK                      0x01000000
#define BCHP_THD_CORE_NOTCH_SWP1_EN4_PWR_SHIFT                     24
#define BCHP_THD_CORE_NOTCH_SWP1_EN4_PWR_DEFAULT                   1

/* THD_CORE :: NOTCH_SWP1 :: EN3_PWR [23:23] */
#define BCHP_THD_CORE_NOTCH_SWP1_EN3_PWR_MASK                      0x00800000
#define BCHP_THD_CORE_NOTCH_SWP1_EN3_PWR_SHIFT                     23
#define BCHP_THD_CORE_NOTCH_SWP1_EN3_PWR_DEFAULT                   1

/* THD_CORE :: NOTCH_SWP1 :: EN2_PWR [22:22] */
#define BCHP_THD_CORE_NOTCH_SWP1_EN2_PWR_MASK                      0x00400000
#define BCHP_THD_CORE_NOTCH_SWP1_EN2_PWR_SHIFT                     22
#define BCHP_THD_CORE_NOTCH_SWP1_EN2_PWR_DEFAULT                   1

/* THD_CORE :: NOTCH_SWP1 :: EN1_PWR [21:21] */
#define BCHP_THD_CORE_NOTCH_SWP1_EN1_PWR_MASK                      0x00200000
#define BCHP_THD_CORE_NOTCH_SWP1_EN1_PWR_SHIFT                     21
#define BCHP_THD_CORE_NOTCH_SWP1_EN1_PWR_DEFAULT                   1

/* THD_CORE :: NOTCH_SWP1 :: EN0_PWR [20:20] */
#define BCHP_THD_CORE_NOTCH_SWP1_EN0_PWR_MASK                      0x00100000
#define BCHP_THD_CORE_NOTCH_SWP1_EN0_PWR_SHIFT                     20
#define BCHP_THD_CORE_NOTCH_SWP1_EN0_PWR_DEFAULT                   1

/* THD_CORE :: NOTCH_SWP1 :: WIDTH_SWEEP [19:16] */
#define BCHP_THD_CORE_NOTCH_SWP1_WIDTH_SWEEP_MASK                  0x000f0000
#define BCHP_THD_CORE_NOTCH_SWP1_WIDTH_SWEEP_SHIFT                 16
#define BCHP_THD_CORE_NOTCH_SWP1_WIDTH_SWEEP_DEFAULT               2

/* THD_CORE :: NOTCH_SWP1 :: reserved2 [15:15] */
#define BCHP_THD_CORE_NOTCH_SWP1_reserved2_MASK                    0x00008000
#define BCHP_THD_CORE_NOTCH_SWP1_reserved2_SHIFT                   15

/* THD_CORE :: NOTCH_SWP1 :: EN_THR_CNT [14:14] */
#define BCHP_THD_CORE_NOTCH_SWP1_EN_THR_CNT_MASK                   0x00004000
#define BCHP_THD_CORE_NOTCH_SWP1_EN_THR_CNT_SHIFT                  14
#define BCHP_THD_CORE_NOTCH_SWP1_EN_THR_CNT_DEFAULT                0

/* THD_CORE :: NOTCH_SWP1 :: EN_THR [13:13] */
#define BCHP_THD_CORE_NOTCH_SWP1_EN_THR_MASK                       0x00002000
#define BCHP_THD_CORE_NOTCH_SWP1_EN_THR_SHIFT                      13
#define BCHP_THD_CORE_NOTCH_SWP1_EN_THR_DEFAULT                    0

/* THD_CORE :: NOTCH_SWP1 :: EN_HYS [12:12] */
#define BCHP_THD_CORE_NOTCH_SWP1_EN_HYS_MASK                       0x00001000
#define BCHP_THD_CORE_NOTCH_SWP1_EN_HYS_SHIFT                      12
#define BCHP_THD_CORE_NOTCH_SWP1_EN_HYS_DEFAULT                    0

/* THD_CORE :: NOTCH_SWP1 :: AUTO_MODE [11:08] */
#define BCHP_THD_CORE_NOTCH_SWP1_AUTO_MODE_MASK                    0x00000f00
#define BCHP_THD_CORE_NOTCH_SWP1_AUTO_MODE_SHIFT                   8
#define BCHP_THD_CORE_NOTCH_SWP1_AUTO_MODE_DEFAULT                 0

/* THD_CORE :: NOTCH_SWP1 :: reserved3 [07:06] */
#define BCHP_THD_CORE_NOTCH_SWP1_reserved3_MASK                    0x000000c0
#define BCHP_THD_CORE_NOTCH_SWP1_reserved3_SHIFT                   6

/* THD_CORE :: NOTCH_SWP1 :: SWEEP_EDGE [05:05] */
#define BCHP_THD_CORE_NOTCH_SWP1_SWEEP_EDGE_MASK                   0x00000020
#define BCHP_THD_CORE_NOTCH_SWP1_SWEEP_EDGE_SHIFT                  5
#define BCHP_THD_CORE_NOTCH_SWP1_SWEEP_EDGE_DEFAULT                0

/* THD_CORE :: NOTCH_SWP1 :: SWEEP_ONCE [04:04] */
#define BCHP_THD_CORE_NOTCH_SWP1_SWEEP_ONCE_MASK                   0x00000010
#define BCHP_THD_CORE_NOTCH_SWP1_SWEEP_ONCE_SHIFT                  4
#define BCHP_THD_CORE_NOTCH_SWP1_SWEEP_ONCE_DEFAULT                0

/* THD_CORE :: NOTCH_SWP1 :: RST_STEP [03:03] */
#define BCHP_THD_CORE_NOTCH_SWP1_RST_STEP_MASK                     0x00000008
#define BCHP_THD_CORE_NOTCH_SWP1_RST_STEP_SHIFT                    3
#define BCHP_THD_CORE_NOTCH_SWP1_RST_STEP_DEFAULT                  0

/* THD_CORE :: NOTCH_SWP1 :: RST_END [02:02] */
#define BCHP_THD_CORE_NOTCH_SWP1_RST_END_MASK                      0x00000004
#define BCHP_THD_CORE_NOTCH_SWP1_RST_END_SHIFT                     2
#define BCHP_THD_CORE_NOTCH_SWP1_RST_END_DEFAULT                   0

/* THD_CORE :: NOTCH_SWP1 :: RST_START [01:01] */
#define BCHP_THD_CORE_NOTCH_SWP1_RST_START_MASK                    0x00000002
#define BCHP_THD_CORE_NOTCH_SWP1_RST_START_SHIFT                   1
#define BCHP_THD_CORE_NOTCH_SWP1_RST_START_DEFAULT                 0

/* THD_CORE :: NOTCH_SWP1 :: RST_DUAL [00:00] */
#define BCHP_THD_CORE_NOTCH_SWP1_RST_DUAL_MASK                     0x00000001
#define BCHP_THD_CORE_NOTCH_SWP1_RST_DUAL_SHIFT                    0
#define BCHP_THD_CORE_NOTCH_SWP1_RST_DUAL_DEFAULT                  0

/***************************************************************************
 *NOTCH_SWP2 - Notch Sweep Control 2
 ***************************************************************************/
/* THD_CORE :: NOTCH_SWP2 :: DWELL_TIME [31:20] */
#define BCHP_THD_CORE_NOTCH_SWP2_DWELL_TIME_MASK                   0xfff00000
#define BCHP_THD_CORE_NOTCH_SWP2_DWELL_TIME_SHIFT                  20
#define BCHP_THD_CORE_NOTCH_SWP2_DWELL_TIME_DEFAULT                63

/* THD_CORE :: NOTCH_SWP2 :: STEP_SIZE [19:10] */
#define BCHP_THD_CORE_NOTCH_SWP2_STEP_SIZE_MASK                    0x000ffc00
#define BCHP_THD_CORE_NOTCH_SWP2_STEP_SIZE_SHIFT                   10
#define BCHP_THD_CORE_NOTCH_SWP2_STEP_SIZE_DEFAULT                 2

/* THD_CORE :: NOTCH_SWP2 :: NUM_STEPS [09:00] */
#define BCHP_THD_CORE_NOTCH_SWP2_NUM_STEPS_MASK                    0x000003ff
#define BCHP_THD_CORE_NOTCH_SWP2_NUM_STEPS_SHIFT                   0
#define BCHP_THD_CORE_NOTCH_SWP2_NUM_STEPS_DEFAULT                 100

/***************************************************************************
 *NOTCH_SWP3 - Notch Sweep Control 3
 ***************************************************************************/
/* THD_CORE :: NOTCH_SWP3 :: PWR_THR [31:00] */
#define BCHP_THD_CORE_NOTCH_SWP3_PWR_THR_MASK                      0xffffffff
#define BCHP_THD_CORE_NOTCH_SWP3_PWR_THR_SHIFT                     0
#define BCHP_THD_CORE_NOTCH_SWP3_PWR_THR_DEFAULT                   0

/***************************************************************************
 *NOTCH_SWP4 - Notch Sweep Control 4
 ***************************************************************************/
/* THD_CORE :: NOTCH_SWP4 :: PWR_THR_LO [31:00] */
#define BCHP_THD_CORE_NOTCH_SWP4_PWR_THR_LO_MASK                   0xffffffff
#define BCHP_THD_CORE_NOTCH_SWP4_PWR_THR_LO_SHIFT                  0
#define BCHP_THD_CORE_NOTCH_SWP4_PWR_THR_LO_DEFAULT                0

/***************************************************************************
 *NOTCH_SWP5 - Notch Sweep Control 5
 ***************************************************************************/
/* THD_CORE :: NOTCH_SWP5 :: PWR_THR_HI [31:00] */
#define BCHP_THD_CORE_NOTCH_SWP5_PWR_THR_HI_MASK                   0xffffffff
#define BCHP_THD_CORE_NOTCH_SWP5_PWR_THR_HI_SHIFT                  0
#define BCHP_THD_CORE_NOTCH_SWP5_PWR_THR_HI_DEFAULT                0

/***************************************************************************
 *NOTCH_SWP6 - Notch Sweep Control 6
 ***************************************************************************/
/* THD_CORE :: NOTCH_SWP6 :: reserved0 [31:28] */
#define BCHP_THD_CORE_NOTCH_SWP6_reserved0_MASK                    0xf0000000
#define BCHP_THD_CORE_NOTCH_SWP6_reserved0_SHIFT                   28

/* THD_CORE :: NOTCH_SWP6 :: PWR_THR_CNT [27:00] */
#define BCHP_THD_CORE_NOTCH_SWP6_PWR_THR_CNT_MASK                  0x0fffffff
#define BCHP_THD_CORE_NOTCH_SWP6_PWR_THR_CNT_SHIFT                 0
#define BCHP_THD_CORE_NOTCH_SWP6_PWR_THR_CNT_DEFAULT               134217728

/***************************************************************************
 *NOTCH_STATUS1 - Notch Sweep Status 1
 ***************************************************************************/
/* THD_CORE :: NOTCH_STATUS1 :: reserved0 [31:22] */
#define BCHP_THD_CORE_NOTCH_STATUS1_reserved0_MASK                 0xffc00000
#define BCHP_THD_CORE_NOTCH_STATUS1_reserved0_SHIFT                22

/* THD_CORE :: NOTCH_STATUS1 :: STEP_CNT [21:12] */
#define BCHP_THD_CORE_NOTCH_STATUS1_STEP_CNT_MASK                  0x003ff000
#define BCHP_THD_CORE_NOTCH_STATUS1_STEP_CNT_SHIFT                 12
#define BCHP_THD_CORE_NOTCH_STATUS1_STEP_CNT_DEFAULT               0

/* THD_CORE :: NOTCH_STATUS1 :: reserved1 [11:10] */
#define BCHP_THD_CORE_NOTCH_STATUS1_reserved1_MASK                 0x00000c00
#define BCHP_THD_CORE_NOTCH_STATUS1_reserved1_SHIFT                10

/* THD_CORE :: NOTCH_STATUS1 :: DWELL0 [09:09] */
#define BCHP_THD_CORE_NOTCH_STATUS1_DWELL0_MASK                    0x00000200
#define BCHP_THD_CORE_NOTCH_STATUS1_DWELL0_SHIFT                   9
#define BCHP_THD_CORE_NOTCH_STATUS1_DWELL0_DEFAULT                 0

/* THD_CORE :: NOTCH_STATUS1 :: DONE [08:08] */
#define BCHP_THD_CORE_NOTCH_STATUS1_DONE_MASK                      0x00000100
#define BCHP_THD_CORE_NOTCH_STATUS1_DONE_SHIFT                     8
#define BCHP_THD_CORE_NOTCH_STATUS1_DONE_DEFAULT                   0

/* THD_CORE :: NOTCH_STATUS1 :: BUSY [07:07] */
#define BCHP_THD_CORE_NOTCH_STATUS1_BUSY_MASK                      0x00000080
#define BCHP_THD_CORE_NOTCH_STATUS1_BUSY_SHIFT                     7
#define BCHP_THD_CORE_NOTCH_STATUS1_BUSY_DEFAULT                   0

/* THD_CORE :: NOTCH_STATUS1 :: EN_PWR_ACC [06:06] */
#define BCHP_THD_CORE_NOTCH_STATUS1_EN_PWR_ACC_MASK                0x00000040
#define BCHP_THD_CORE_NOTCH_STATUS1_EN_PWR_ACC_SHIFT               6
#define BCHP_THD_CORE_NOTCH_STATUS1_EN_PWR_ACC_DEFAULT             0

/* THD_CORE :: NOTCH_STATUS1 :: BYP_DP [05:05] */
#define BCHP_THD_CORE_NOTCH_STATUS1_BYP_DP_MASK                    0x00000020
#define BCHP_THD_CORE_NOTCH_STATUS1_BYP_DP_SHIFT                   5
#define BCHP_THD_CORE_NOTCH_STATUS1_BYP_DP_DEFAULT                 1

/* THD_CORE :: NOTCH_STATUS1 :: AUTO_UNFRZ [04:04] */
#define BCHP_THD_CORE_NOTCH_STATUS1_AUTO_UNFRZ_MASK                0x00000010
#define BCHP_THD_CORE_NOTCH_STATUS1_AUTO_UNFRZ_SHIFT               4
#define BCHP_THD_CORE_NOTCH_STATUS1_AUTO_UNFRZ_DEFAULT             0

/* THD_CORE :: NOTCH_STATUS1 :: AUTO_EN [03:03] */
#define BCHP_THD_CORE_NOTCH_STATUS1_AUTO_EN_MASK                   0x00000008
#define BCHP_THD_CORE_NOTCH_STATUS1_AUTO_EN_SHIFT                  3
#define BCHP_THD_CORE_NOTCH_STATUS1_AUTO_EN_DEFAULT                0

/* THD_CORE :: NOTCH_STATUS1 :: FIRST_PASS [02:02] */
#define BCHP_THD_CORE_NOTCH_STATUS1_FIRST_PASS_MASK                0x00000004
#define BCHP_THD_CORE_NOTCH_STATUS1_FIRST_PASS_SHIFT               2
#define BCHP_THD_CORE_NOTCH_STATUS1_FIRST_PASS_DEFAULT             1

/* THD_CORE :: NOTCH_STATUS1 :: PEAK_FOUND [01:01] */
#define BCHP_THD_CORE_NOTCH_STATUS1_PEAK_FOUND_MASK                0x00000002
#define BCHP_THD_CORE_NOTCH_STATUS1_PEAK_FOUND_SHIFT               1
#define BCHP_THD_CORE_NOTCH_STATUS1_PEAK_FOUND_DEFAULT             0

/* THD_CORE :: NOTCH_STATUS1 :: THR_MET [00:00] */
#define BCHP_THD_CORE_NOTCH_STATUS1_THR_MET_MASK                   0x00000001
#define BCHP_THD_CORE_NOTCH_STATUS1_THR_MET_SHIFT                  0
#define BCHP_THD_CORE_NOTCH_STATUS1_THR_MET_DEFAULT                1

/***************************************************************************
 *NOTCH_STATUS2 - Notch Sweep Status 2
 ***************************************************************************/
/* THD_CORE :: NOTCH_STATUS2 :: reserved0 [31:30] */
#define BCHP_THD_CORE_NOTCH_STATUS2_reserved0_MASK                 0xc0000000
#define BCHP_THD_CORE_NOTCH_STATUS2_reserved0_SHIFT                30

/* THD_CORE :: NOTCH_STATUS2 :: FCW_OFF2 [29:16] */
#define BCHP_THD_CORE_NOTCH_STATUS2_FCW_OFF2_MASK                  0x3fff0000
#define BCHP_THD_CORE_NOTCH_STATUS2_FCW_OFF2_SHIFT                 16
#define BCHP_THD_CORE_NOTCH_STATUS2_FCW_OFF2_DEFAULT               0

/* THD_CORE :: NOTCH_STATUS2 :: reserved1 [15:14] */
#define BCHP_THD_CORE_NOTCH_STATUS2_reserved1_MASK                 0x0000c000
#define BCHP_THD_CORE_NOTCH_STATUS2_reserved1_SHIFT                14

/* THD_CORE :: NOTCH_STATUS2 :: FCW_OFF1 [13:00] */
#define BCHP_THD_CORE_NOTCH_STATUS2_FCW_OFF1_MASK                  0x00003fff
#define BCHP_THD_CORE_NOTCH_STATUS2_FCW_OFF1_SHIFT                 0
#define BCHP_THD_CORE_NOTCH_STATUS2_FCW_OFF1_DEFAULT               0

/***************************************************************************
 *NOTCH_STATUS3 - Notch Sweep Status 3
 ***************************************************************************/
/* THD_CORE :: NOTCH_STATUS3 :: reserved0 [31:14] */
#define BCHP_THD_CORE_NOTCH_STATUS3_reserved0_MASK                 0xffffc000
#define BCHP_THD_CORE_NOTCH_STATUS3_reserved0_SHIFT                14

/* THD_CORE :: NOTCH_STATUS3 :: FCW_OFF [13:00] */
#define BCHP_THD_CORE_NOTCH_STATUS3_FCW_OFF_MASK                   0x00003fff
#define BCHP_THD_CORE_NOTCH_STATUS3_FCW_OFF_SHIFT                  0
#define BCHP_THD_CORE_NOTCH_STATUS3_FCW_OFF_DEFAULT                0

/***************************************************************************
 *NOTCH_STATUS4 - Notch Sweep Status 4
 ***************************************************************************/
/* THD_CORE :: NOTCH_STATUS4 :: PWR1_MAX [31:00] */
#define BCHP_THD_CORE_NOTCH_STATUS4_PWR1_MAX_MASK                  0xffffffff
#define BCHP_THD_CORE_NOTCH_STATUS4_PWR1_MAX_SHIFT                 0

/***************************************************************************
 *NOTCH_STATUS5 - Notch Sweep Status 5
 ***************************************************************************/
/* THD_CORE :: NOTCH_STATUS5 :: PWR [31:00] */
#define BCHP_THD_CORE_NOTCH_STATUS5_PWR_MASK                       0xffffffff
#define BCHP_THD_CORE_NOTCH_STATUS5_PWR_SHIFT                      0

/***************************************************************************
 *NOTCH_STATUS6 - Notch Sweep Status 6
 ***************************************************************************/
/* THD_CORE :: NOTCH_STATUS6 :: PWR2 [31:00] */
#define BCHP_THD_CORE_NOTCH_STATUS6_PWR2_MASK                      0xffffffff
#define BCHP_THD_CORE_NOTCH_STATUS6_PWR2_SHIFT                     0

/***************************************************************************
 *NOTCH_STATUS7 - Notch Sweep Status 7
 ***************************************************************************/
/* THD_CORE :: NOTCH_STATUS7 :: reserved0 [31:28] */
#define BCHP_THD_CORE_NOTCH_STATUS7_reserved0_MASK                 0xf0000000
#define BCHP_THD_CORE_NOTCH_STATUS7_reserved0_SHIFT                28

/* THD_CORE :: NOTCH_STATUS7 :: THR2_CNT [27:00] */
#define BCHP_THD_CORE_NOTCH_STATUS7_THR2_CNT_MASK                  0x0fffffff
#define BCHP_THD_CORE_NOTCH_STATUS7_THR2_CNT_SHIFT                 0

/***************************************************************************
 *NOTCH_STATUS8 - Notch Sweep Status 8
 ***************************************************************************/
/* THD_CORE :: NOTCH_STATUS8 :: FCW0_SH [31:12] */
#define BCHP_THD_CORE_NOTCH_STATUS8_FCW0_SH_MASK                   0xfffff000
#define BCHP_THD_CORE_NOTCH_STATUS8_FCW0_SH_SHIFT                  12

/* THD_CORE :: NOTCH_STATUS8 :: reserved0 [11:00] */
#define BCHP_THD_CORE_NOTCH_STATUS8_reserved0_MASK                 0x00000fff
#define BCHP_THD_CORE_NOTCH_STATUS8_reserved0_SHIFT                0

/***************************************************************************
 *NOTCH_STATUS9 - Notch Sweep Status 9
 ***************************************************************************/
/* THD_CORE :: NOTCH_STATUS9 :: FCW0_SW [31:12] */
#define BCHP_THD_CORE_NOTCH_STATUS9_FCW0_SW_MASK                   0xfffff000
#define BCHP_THD_CORE_NOTCH_STATUS9_FCW0_SW_SHIFT                  12

/* THD_CORE :: NOTCH_STATUS9 :: reserved0 [11:00] */
#define BCHP_THD_CORE_NOTCH_STATUS9_reserved0_MASK                 0x00000fff
#define BCHP_THD_CORE_NOTCH_STATUS9_reserved0_SHIFT                0

/***************************************************************************
 *CP - Continuous Pilot Control
 ***************************************************************************/
/* THD_CORE :: CP :: T_MODULO_ADD [31:31] */
#define BCHP_THD_CORE_CP_T_MODULO_ADD_MASK                         0x80000000
#define BCHP_THD_CORE_CP_T_MODULO_ADD_SHIFT                        31
#define BCHP_THD_CORE_CP_T_MODULO_ADD_DEFAULT                      0

/* THD_CORE :: CP :: C_MODULO_ADD [30:30] */
#define BCHP_THD_CORE_CP_C_MODULO_ADD_MASK                         0x40000000
#define BCHP_THD_CORE_CP_C_MODULO_ADD_SHIFT                        30
#define BCHP_THD_CORE_CP_C_MODULO_ADD_DEFAULT                      0

/* THD_CORE :: CP :: F_SPACE [29:28] */
#define BCHP_THD_CORE_CP_F_SPACE_MASK                              0x30000000
#define BCHP_THD_CORE_CP_F_SPACE_SHIFT                             28
#define BCHP_THD_CORE_CP_F_SPACE_DEFAULT                           0

/* THD_CORE :: CP :: AVG_SYMBOLS [27:20] */
#define BCHP_THD_CORE_CP_AVG_SYMBOLS_MASK                          0x0ff00000
#define BCHP_THD_CORE_CP_AVG_SYMBOLS_SHIFT                         20
#define BCHP_THD_CORE_CP_AVG_SYMBOLS_DEFAULT                       0

/* THD_CORE :: CP :: AVG_FF [19:17] */
#define BCHP_THD_CORE_CP_AVG_FF_MASK                               0x000e0000
#define BCHP_THD_CORE_CP_AVG_FF_SHIFT                              17
#define BCHP_THD_CORE_CP_AVG_FF_DEFAULT                            0

/* THD_CORE :: CP :: PHASE_FREQ_SELECT [16:16] */
#define BCHP_THD_CORE_CP_PHASE_FREQ_SELECT_MASK                    0x00010000
#define BCHP_THD_CORE_CP_PHASE_FREQ_SELECT_SHIFT                   16
#define BCHP_THD_CORE_CP_PHASE_FREQ_SELECT_DEFAULT                 0

/* THD_CORE :: CP :: PHASE_RAMP_ENABLE [15:15] */
#define BCHP_THD_CORE_CP_PHASE_RAMP_ENABLE_MASK                    0x00008000
#define BCHP_THD_CORE_CP_PHASE_RAMP_ENABLE_SHIFT                   15
#define BCHP_THD_CORE_CP_PHASE_RAMP_ENABLE_DEFAULT                 0

/* THD_CORE :: CP :: TRK_RANGE [14:10] */
#define BCHP_THD_CORE_CP_TRK_RANGE_MASK                            0x00007c00
#define BCHP_THD_CORE_CP_TRK_RANGE_SHIFT                           10
#define BCHP_THD_CORE_CP_TRK_RANGE_DEFAULT                         4

/* THD_CORE :: CP :: ACQ_RANGE [09:00] */
#define BCHP_THD_CORE_CP_ACQ_RANGE_MASK                            0x000003ff
#define BCHP_THD_CORE_CP_ACQ_RANGE_SHIFT                           0
#define BCHP_THD_CORE_CP_ACQ_RANGE_DEFAULT                         128

/***************************************************************************
 *CP2 - Continuous Pilot Control
 ***************************************************************************/
/* THD_CORE :: CP2 :: THRESH [31:16] */
#define BCHP_THD_CORE_CP2_THRESH_MASK                              0xffff0000
#define BCHP_THD_CORE_CP2_THRESH_SHIFT                             16
#define BCHP_THD_CORE_CP2_THRESH_DEFAULT                           0

/* THD_CORE :: CP2 :: reserved0 [15:03] */
#define BCHP_THD_CORE_CP2_reserved0_MASK                           0x0000fff8
#define BCHP_THD_CORE_CP2_reserved0_SHIFT                          3

/* THD_CORE :: CP2 :: ICE_USE_THRESH [02:02] */
#define BCHP_THD_CORE_CP2_ICE_USE_THRESH_MASK                      0x00000004
#define BCHP_THD_CORE_CP2_ICE_USE_THRESH_SHIFT                     2
#define BCHP_THD_CORE_CP2_ICE_USE_THRESH_DEFAULT                   0

/* THD_CORE :: CP2 :: AC1_EN_CPMOD [01:01] */
#define BCHP_THD_CORE_CP2_AC1_EN_CPMOD_MASK                        0x00000002
#define BCHP_THD_CORE_CP2_AC1_EN_CPMOD_SHIFT                       1
#define BCHP_THD_CORE_CP2_AC1_EN_CPMOD_DEFAULT                     1

/* THD_CORE :: CP2 :: AC1_EN_DEROT [00:00] */
#define BCHP_THD_CORE_CP2_AC1_EN_DEROT_MASK                        0x00000001
#define BCHP_THD_CORE_CP2_AC1_EN_DEROT_SHIFT                       0
#define BCHP_THD_CORE_CP2_AC1_EN_DEROT_DEFAULT                     1

/***************************************************************************
 *CP_CGE - Continuous Pilot Common Gain Estimate
 ***************************************************************************/
/* THD_CORE :: CP_CGE :: reserved0 [31:28] */
#define BCHP_THD_CORE_CP_CGE_reserved0_MASK                        0xf0000000
#define BCHP_THD_CORE_CP_CGE_reserved0_SHIFT                       28

/* THD_CORE :: CP_CGE :: CGE [27:16] */
#define BCHP_THD_CORE_CP_CGE_CGE_MASK                              0x0fff0000
#define BCHP_THD_CORE_CP_CGE_CGE_SHIFT                             16
#define BCHP_THD_CORE_CP_CGE_CGE_DEFAULT                           1024

/* THD_CORE :: CP_CGE :: THRESH [15:04] */
#define BCHP_THD_CORE_CP_CGE_THRESH_MASK                           0x0000fff0
#define BCHP_THD_CORE_CP_CGE_THRESH_SHIFT                          4
#define BCHP_THD_CORE_CP_CGE_THRESH_DEFAULT                        1024

/* THD_CORE :: CP_CGE :: reserved1 [03:02] */
#define BCHP_THD_CORE_CP_CGE_reserved1_MASK                        0x0000000c
#define BCHP_THD_CORE_CP_CGE_reserved1_SHIFT                       2

/* THD_CORE :: CP_CGE :: USE_CP_BAD [01:01] */
#define BCHP_THD_CORE_CP_CGE_USE_CP_BAD_MASK                       0x00000002
#define BCHP_THD_CORE_CP_CGE_USE_CP_BAD_SHIFT                      1
#define BCHP_THD_CORE_CP_CGE_USE_CP_BAD_DEFAULT                    0

/* THD_CORE :: CP_CGE :: ENABLE [00:00] */
#define BCHP_THD_CORE_CP_CGE_ENABLE_MASK                           0x00000001
#define BCHP_THD_CORE_CP_CGE_ENABLE_SHIFT                          0
#define BCHP_THD_CORE_CP_CGE_ENABLE_DEFAULT                        0

/***************************************************************************
 *CP_ICE0 - ICE Peak0 (Read will unfreeze all CP_ICE registers)
 ***************************************************************************/
/* THD_CORE :: CP_ICE0 :: reserved0 [31:31] */
#define BCHP_THD_CORE_CP_ICE0_reserved0_MASK                       0x80000000
#define BCHP_THD_CORE_CP_ICE0_reserved0_SHIFT                      31

/* THD_CORE :: CP_ICE0 :: IDX [30:20] */
#define BCHP_THD_CORE_CP_ICE0_IDX_MASK                             0x7ff00000
#define BCHP_THD_CORE_CP_ICE0_IDX_SHIFT                            20
#define BCHP_THD_CORE_CP_ICE0_IDX_DEFAULT                          0

/* THD_CORE :: CP_ICE0 :: ACC [19:00] */
#define BCHP_THD_CORE_CP_ICE0_ACC_MASK                             0x000fffff
#define BCHP_THD_CORE_CP_ICE0_ACC_SHIFT                            0
#define BCHP_THD_CORE_CP_ICE0_ACC_DEFAULT                          0

/***************************************************************************
 *CP_ICE1 - ICE Peak1 (Read will freeze all CP_ICE registers)
 ***************************************************************************/
/* THD_CORE :: CP_ICE1 :: reserved0 [31:31] */
#define BCHP_THD_CORE_CP_ICE1_reserved0_MASK                       0x80000000
#define BCHP_THD_CORE_CP_ICE1_reserved0_SHIFT                      31

/* THD_CORE :: CP_ICE1 :: IDX [30:20] */
#define BCHP_THD_CORE_CP_ICE1_IDX_MASK                             0x7ff00000
#define BCHP_THD_CORE_CP_ICE1_IDX_SHIFT                            20
#define BCHP_THD_CORE_CP_ICE1_IDX_DEFAULT                          0

/* THD_CORE :: CP_ICE1 :: ACC [19:00] */
#define BCHP_THD_CORE_CP_ICE1_ACC_MASK                             0x000fffff
#define BCHP_THD_CORE_CP_ICE1_ACC_SHIFT                            0
#define BCHP_THD_CORE_CP_ICE1_ACC_DEFAULT                          0

/***************************************************************************
 *CP_ICE2 - ICE Peak2 (Read will freeze all CP_ICE registers)
 ***************************************************************************/
/* THD_CORE :: CP_ICE2 :: reserved0 [31:31] */
#define BCHP_THD_CORE_CP_ICE2_reserved0_MASK                       0x80000000
#define BCHP_THD_CORE_CP_ICE2_reserved0_SHIFT                      31

/* THD_CORE :: CP_ICE2 :: IDX [30:20] */
#define BCHP_THD_CORE_CP_ICE2_IDX_MASK                             0x7ff00000
#define BCHP_THD_CORE_CP_ICE2_IDX_SHIFT                            20
#define BCHP_THD_CORE_CP_ICE2_IDX_DEFAULT                          0

/* THD_CORE :: CP_ICE2 :: ACC [19:00] */
#define BCHP_THD_CORE_CP_ICE2_ACC_MASK                             0x000fffff
#define BCHP_THD_CORE_CP_ICE2_ACC_SHIFT                            0
#define BCHP_THD_CORE_CP_ICE2_ACC_DEFAULT                          0

/***************************************************************************
 *CP_ICE3 - ICE Peak3 (Read will freeze all CP_ICE registers)
 ***************************************************************************/
/* THD_CORE :: CP_ICE3 :: reserved0 [31:31] */
#define BCHP_THD_CORE_CP_ICE3_reserved0_MASK                       0x80000000
#define BCHP_THD_CORE_CP_ICE3_reserved0_SHIFT                      31

/* THD_CORE :: CP_ICE3 :: IDX [30:20] */
#define BCHP_THD_CORE_CP_ICE3_IDX_MASK                             0x7ff00000
#define BCHP_THD_CORE_CP_ICE3_IDX_SHIFT                            20
#define BCHP_THD_CORE_CP_ICE3_IDX_DEFAULT                          0

/* THD_CORE :: CP_ICE3 :: ACC [19:00] */
#define BCHP_THD_CORE_CP_ICE3_ACC_MASK                             0x000fffff
#define BCHP_THD_CORE_CP_ICE3_ACC_SHIFT                            0
#define BCHP_THD_CORE_CP_ICE3_ACC_DEFAULT                          0

/***************************************************************************
 *CP_ICE4 - ICE Peak4 (Read will freeze all CP_ICE registers)
 ***************************************************************************/
/* THD_CORE :: CP_ICE4 :: reserved0 [31:31] */
#define BCHP_THD_CORE_CP_ICE4_reserved0_MASK                       0x80000000
#define BCHP_THD_CORE_CP_ICE4_reserved0_SHIFT                      31

/* THD_CORE :: CP_ICE4 :: IDX [30:20] */
#define BCHP_THD_CORE_CP_ICE4_IDX_MASK                             0x7ff00000
#define BCHP_THD_CORE_CP_ICE4_IDX_SHIFT                            20
#define BCHP_THD_CORE_CP_ICE4_IDX_DEFAULT                          0

/* THD_CORE :: CP_ICE4 :: ACC [19:00] */
#define BCHP_THD_CORE_CP_ICE4_ACC_MASK                             0x000fffff
#define BCHP_THD_CORE_CP_ICE4_ACC_SHIFT                            0
#define BCHP_THD_CORE_CP_ICE4_ACC_DEFAULT                          0

/***************************************************************************
 *CP_ICE5 - ICE Peak5 (Read will freeze all CP_ICE registers)
 ***************************************************************************/
/* THD_CORE :: CP_ICE5 :: reserved0 [31:31] */
#define BCHP_THD_CORE_CP_ICE5_reserved0_MASK                       0x80000000
#define BCHP_THD_CORE_CP_ICE5_reserved0_SHIFT                      31

/* THD_CORE :: CP_ICE5 :: IDX [30:20] */
#define BCHP_THD_CORE_CP_ICE5_IDX_MASK                             0x7ff00000
#define BCHP_THD_CORE_CP_ICE5_IDX_SHIFT                            20
#define BCHP_THD_CORE_CP_ICE5_IDX_DEFAULT                          0

/* THD_CORE :: CP_ICE5 :: ACC [19:00] */
#define BCHP_THD_CORE_CP_ICE5_ACC_MASK                             0x000fffff
#define BCHP_THD_CORE_CP_ICE5_ACC_SHIFT                            0
#define BCHP_THD_CORE_CP_ICE5_ACC_DEFAULT                          0

/***************************************************************************
 *CP_CPE - Continuous Pilot Common Phase Estimate
 ***************************************************************************/
/* THD_CORE :: CP_CPE :: CPE [31:16] */
#define BCHP_THD_CORE_CP_CPE_CPE_MASK                              0xffff0000
#define BCHP_THD_CORE_CP_CPE_CPE_SHIFT                             16
#define BCHP_THD_CORE_CP_CPE_CPE_DEFAULT                           0

/* THD_CORE :: CP_CPE :: reserved0 [15:01] */
#define BCHP_THD_CORE_CP_CPE_reserved0_MASK                        0x0000fffe
#define BCHP_THD_CORE_CP_CPE_reserved0_SHIFT                       1

/* THD_CORE :: CP_CPE :: USE_CP_BAD [00:00] */
#define BCHP_THD_CORE_CP_CPE_USE_CP_BAD_MASK                       0x00000001
#define BCHP_THD_CORE_CP_CPE_USE_CP_BAD_SHIFT                      0
#define BCHP_THD_CORE_CP_CPE_USE_CP_BAD_DEFAULT                    0

/***************************************************************************
 *CP_CE_MAG - Continuous Pilot Channel Estimate Magnitude
 ***************************************************************************/
/* THD_CORE :: CP_CE_MAG :: CNT [31:24] */
#define BCHP_THD_CORE_CP_CE_MAG_CNT_MASK                           0xff000000
#define BCHP_THD_CORE_CP_CE_MAG_CNT_SHIFT                          24
#define BCHP_THD_CORE_CP_CE_MAG_CNT_DEFAULT                        0

/* THD_CORE :: CP_CE_MAG :: MAG [23:00] */
#define BCHP_THD_CORE_CP_CE_MAG_MAG_MASK                           0x00ffffff
#define BCHP_THD_CORE_CP_CE_MAG_MAG_SHIFT                          0
#define BCHP_THD_CORE_CP_CE_MAG_MAG_DEFAULT                        0

/***************************************************************************
 *CP_BAD - Continuous Pilot Bad Pilot Control
 ***************************************************************************/
/* THD_CORE :: CP_BAD :: reserved0 [31:15] */
#define BCHP_THD_CORE_CP_BAD_reserved0_MASK                        0xffff8000
#define BCHP_THD_CORE_CP_BAD_reserved0_SHIFT                       15

/* THD_CORE :: CP_BAD :: THRESH [14:08] */
#define BCHP_THD_CORE_CP_BAD_THRESH_MASK                           0x00007f00
#define BCHP_THD_CORE_CP_BAD_THRESH_SHIFT                          8
#define BCHP_THD_CORE_CP_BAD_THRESH_DEFAULT                        12

/* THD_CORE :: CP_BAD :: reserved1 [07:07] */
#define BCHP_THD_CORE_CP_BAD_reserved1_MASK                        0x00000080
#define BCHP_THD_CORE_CP_BAD_reserved1_SHIFT                       7

/* THD_CORE :: CP_BAD :: WINDOW [06:04] */
#define BCHP_THD_CORE_CP_BAD_WINDOW_MASK                           0x00000070
#define BCHP_THD_CORE_CP_BAD_WINDOW_SHIFT                          4
#define BCHP_THD_CORE_CP_BAD_WINDOW_DEFAULT                        0

/* THD_CORE :: CP_BAD :: reserved2 [03:02] */
#define BCHP_THD_CORE_CP_BAD_reserved2_MASK                        0x0000000c
#define BCHP_THD_CORE_CP_BAD_reserved2_SHIFT                       2

/* THD_CORE :: CP_BAD :: MODE [01:01] */
#define BCHP_THD_CORE_CP_BAD_MODE_MASK                             0x00000002
#define BCHP_THD_CORE_CP_BAD_MODE_SHIFT                            1
#define BCHP_THD_CORE_CP_BAD_MODE_DEFAULT                          0

/* THD_CORE :: CP_BAD :: CPP_USE_CP_BAD [00:00] */
#define BCHP_THD_CORE_CP_BAD_CPP_USE_CP_BAD_MASK                   0x00000001
#define BCHP_THD_CORE_CP_BAD_CPP_USE_CP_BAD_SHIFT                  0
#define BCHP_THD_CORE_CP_BAD_CPP_USE_CP_BAD_DEFAULT                0

/***************************************************************************
 *CP_BAD_ADDR - Continuous Pilot Bad Pilot Address
 ***************************************************************************/
/* THD_CORE :: CP_BAD_ADDR :: reserved0 [31:03] */
#define BCHP_THD_CORE_CP_BAD_ADDR_reserved0_MASK                   0xfffffff8
#define BCHP_THD_CORE_CP_BAD_ADDR_reserved0_SHIFT                  3

/* THD_CORE :: CP_BAD_ADDR :: ADDR [02:00] */
#define BCHP_THD_CORE_CP_BAD_ADDR_ADDR_MASK                        0x00000007
#define BCHP_THD_CORE_CP_BAD_ADDR_ADDR_SHIFT                       0
#define BCHP_THD_CORE_CP_BAD_ADDR_ADDR_DEFAULT                     0

/***************************************************************************
 *CP_BAD_DATA - Continuous Pilot Bad PIlot Data
 ***************************************************************************/
/* THD_CORE :: CP_BAD_DATA :: DATA [31:00] */
#define BCHP_THD_CORE_CP_BAD_DATA_DATA_MASK                        0xffffffff
#define BCHP_THD_CORE_CP_BAD_DATA_DATA_SHIFT                       0
#define BCHP_THD_CORE_CP_BAD_DATA_DATA_DEFAULT                     0

/***************************************************************************
 *CE - Channel Estimator Control
 ***************************************************************************/
/* THD_CORE :: CE :: reserved0 [31:28] */
#define BCHP_THD_CORE_CE_reserved0_MASK                            0xf0000000
#define BCHP_THD_CORE_CE_reserved0_SHIFT                           28

/* THD_CORE :: CE :: DC_PILOT_MODE [27:27] */
#define BCHP_THD_CORE_CE_DC_PILOT_MODE_MASK                        0x08000000
#define BCHP_THD_CORE_CE_DC_PILOT_MODE_SHIFT                       27
#define BCHP_THD_CORE_CE_DC_PILOT_MODE_DEFAULT                     0

/* THD_CORE :: CE :: reserved1 [26:26] */
#define BCHP_THD_CORE_CE_reserved1_MASK                            0x04000000
#define BCHP_THD_CORE_CE_reserved1_SHIFT                           26

/* THD_CORE :: CE :: TI_CP [25:25] */
#define BCHP_THD_CORE_CE_TI_CP_MASK                                0x02000000
#define BCHP_THD_CORE_CE_TI_CP_SHIFT                               25
#define BCHP_THD_CORE_CE_TI_CP_DEFAULT                             0

/* THD_CORE :: CE :: reserved2 [24:20] */
#define BCHP_THD_CORE_CE_reserved2_MASK                            0x01f00000
#define BCHP_THD_CORE_CE_reserved2_SHIFT                           20

/* THD_CORE :: CE :: ACT [19:16] */
#define BCHP_THD_CORE_CE_ACT_MASK                                  0x000f0000
#define BCHP_THD_CORE_CE_ACT_SHIFT                                 16
#define BCHP_THD_CORE_CE_ACT_DEFAULT                               0

/* THD_CORE :: CE :: ACE [15:12] */
#define BCHP_THD_CORE_CE_ACE_MASK                                  0x0000f000
#define BCHP_THD_CORE_CE_ACE_SHIFT                                 12
#define BCHP_THD_CORE_CE_ACE_DEFAULT                               0

/* THD_CORE :: CE :: RTT [11:08] */
#define BCHP_THD_CORE_CE_RTT_MASK                                  0x00000f00
#define BCHP_THD_CORE_CE_RTT_SHIFT                                 8
#define BCHP_THD_CORE_CE_RTT_DEFAULT                               0

/* THD_CORE :: CE :: RTE [07:04] */
#define BCHP_THD_CORE_CE_RTE_MASK                                  0x000000f0
#define BCHP_THD_CORE_CE_RTE_SHIFT                                 4
#define BCHP_THD_CORE_CE_RTE_DEFAULT                               0

/* THD_CORE :: CE :: SP_PHASE_REACQ_MODE [03:03] */
#define BCHP_THD_CORE_CE_SP_PHASE_REACQ_MODE_MASK                  0x00000008
#define BCHP_THD_CORE_CE_SP_PHASE_REACQ_MODE_SHIFT                 3
#define BCHP_THD_CORE_CE_SP_PHASE_REACQ_MODE_DEFAULT               0

/* THD_CORE :: CE :: AVG_FF [02:00] */
#define BCHP_THD_CORE_CE_AVG_FF_MASK                               0x00000007
#define BCHP_THD_CORE_CE_AVG_FF_SHIFT                              0
#define BCHP_THD_CORE_CE_AVG_FF_DEFAULT                            0

/***************************************************************************
 *CE_TCOEF01 - Channel Estimator Time Interpolator Coefficients 0,1
 ***************************************************************************/
/* THD_CORE :: CE_TCOEF01 :: COEF0 [31:16] */
#define BCHP_THD_CORE_CE_TCOEF01_COEF0_MASK                        0xffff0000
#define BCHP_THD_CORE_CE_TCOEF01_COEF0_SHIFT                       16
#define BCHP_THD_CORE_CE_TCOEF01_COEF0_DEFAULT                     6144

/* THD_CORE :: CE_TCOEF01 :: COEF1 [15:00] */
#define BCHP_THD_CORE_CE_TCOEF01_COEF1_MASK                        0x0000ffff
#define BCHP_THD_CORE_CE_TCOEF01_COEF1_SHIFT                       0
#define BCHP_THD_CORE_CE_TCOEF01_COEF1_DEFAULT                     12288

/***************************************************************************
 *CE_TCOEF23 - Channel Estimator Time Interpolator Coefficients 2,3
 ***************************************************************************/
/* THD_CORE :: CE_TCOEF23 :: COEF2 [31:16] */
#define BCHP_THD_CORE_CE_TCOEF23_COEF2_MASK                        0xffff0000
#define BCHP_THD_CORE_CE_TCOEF23_COEF2_SHIFT                       16
#define BCHP_THD_CORE_CE_TCOEF23_COEF2_DEFAULT                     18432

/* THD_CORE :: CE_TCOEF23 :: COEF3 [15:00] */
#define BCHP_THD_CORE_CE_TCOEF23_COEF3_MASK                        0x0000ffff
#define BCHP_THD_CORE_CE_TCOEF23_COEF3_SHIFT                       0
#define BCHP_THD_CORE_CE_TCOEF23_COEF3_DEFAULT                     24576

/***************************************************************************
 *CE_TCOEF45 - Channel Estimator Time Interpolator Coefficients 4,5
 ***************************************************************************/
/* THD_CORE :: CE_TCOEF45 :: COEF4 [31:16] */
#define BCHP_THD_CORE_CE_TCOEF45_COEF4_MASK                        0xffff0000
#define BCHP_THD_CORE_CE_TCOEF45_COEF4_SHIFT                       16
#define BCHP_THD_CORE_CE_TCOEF45_COEF4_DEFAULT                     18432

/* THD_CORE :: CE_TCOEF45 :: COEF5 [15:00] */
#define BCHP_THD_CORE_CE_TCOEF45_COEF5_MASK                        0x0000ffff
#define BCHP_THD_CORE_CE_TCOEF45_COEF5_SHIFT                       0
#define BCHP_THD_CORE_CE_TCOEF45_COEF5_DEFAULT                     12288

/***************************************************************************
 *CE_TCOEF67 - Channel Estimator Time Interpolator Coefficients 6,7
 ***************************************************************************/
/* THD_CORE :: CE_TCOEF67 :: COEF6 [31:16] */
#define BCHP_THD_CORE_CE_TCOEF67_COEF6_MASK                        0xffff0000
#define BCHP_THD_CORE_CE_TCOEF67_COEF6_SHIFT                       16
#define BCHP_THD_CORE_CE_TCOEF67_COEF6_DEFAULT                     6144

/* THD_CORE :: CE_TCOEF67 :: COEF7 [15:00] */
#define BCHP_THD_CORE_CE_TCOEF67_COEF7_MASK                        0x0000ffff
#define BCHP_THD_CORE_CE_TCOEF67_COEF7_SHIFT                       0
#define BCHP_THD_CORE_CE_TCOEF67_COEF7_DEFAULT                     0

/***************************************************************************
 *CE_TCOEF89 - Channel Estimator Time Interpolator Coefficients 8,9
 ***************************************************************************/
/* THD_CORE :: CE_TCOEF89 :: COEF8 [31:16] */
#define BCHP_THD_CORE_CE_TCOEF89_COEF8_MASK                        0xffff0000
#define BCHP_THD_CORE_CE_TCOEF89_COEF8_SHIFT                       16
#define BCHP_THD_CORE_CE_TCOEF89_COEF8_DEFAULT                     0

/* THD_CORE :: CE_TCOEF89 :: COEF9 [15:00] */
#define BCHP_THD_CORE_CE_TCOEF89_COEF9_MASK                        0x0000ffff
#define BCHP_THD_CORE_CE_TCOEF89_COEF9_SHIFT                       0
#define BCHP_THD_CORE_CE_TCOEF89_COEF9_DEFAULT                     0

/***************************************************************************
 *CE_TCOEF1011 - Channel Estimator Time Interpolator Coefficients 10,11
 ***************************************************************************/
/* THD_CORE :: CE_TCOEF1011 :: COEF10 [31:16] */
#define BCHP_THD_CORE_CE_TCOEF1011_COEF10_MASK                     0xffff0000
#define BCHP_THD_CORE_CE_TCOEF1011_COEF10_SHIFT                    16
#define BCHP_THD_CORE_CE_TCOEF1011_COEF10_DEFAULT                  0

/* THD_CORE :: CE_TCOEF1011 :: COEF11 [15:00] */
#define BCHP_THD_CORE_CE_TCOEF1011_COEF11_MASK                     0x0000ffff
#define BCHP_THD_CORE_CE_TCOEF1011_COEF11_SHIFT                    0
#define BCHP_THD_CORE_CE_TCOEF1011_COEF11_DEFAULT                  0

/***************************************************************************
 *CE_TCOEF1213 - Channel Estimator Time Interpolator Coefficients 12,13
 ***************************************************************************/
/* THD_CORE :: CE_TCOEF1213 :: COEF12 [31:16] */
#define BCHP_THD_CORE_CE_TCOEF1213_COEF12_MASK                     0xffff0000
#define BCHP_THD_CORE_CE_TCOEF1213_COEF12_SHIFT                    16
#define BCHP_THD_CORE_CE_TCOEF1213_COEF12_DEFAULT                  0

/* THD_CORE :: CE_TCOEF1213 :: COEF13 [15:00] */
#define BCHP_THD_CORE_CE_TCOEF1213_COEF13_MASK                     0x0000ffff
#define BCHP_THD_CORE_CE_TCOEF1213_COEF13_SHIFT                    0
#define BCHP_THD_CORE_CE_TCOEF1213_COEF13_DEFAULT                  0

/***************************************************************************
 *CE_TCOEF14 - Channel Estimator Time Interpolator Coefficient 14
 ***************************************************************************/
/* THD_CORE :: CE_TCOEF14 :: COEF14 [31:16] */
#define BCHP_THD_CORE_CE_TCOEF14_COEF14_MASK                       0xffff0000
#define BCHP_THD_CORE_CE_TCOEF14_COEF14_SHIFT                      16
#define BCHP_THD_CORE_CE_TCOEF14_COEF14_DEFAULT                    0

/* THD_CORE :: CE_TCOEF14 :: reserved0 [15:00] */
#define BCHP_THD_CORE_CE_TCOEF14_reserved0_MASK                    0x0000ffff
#define BCHP_THD_CORE_CE_TCOEF14_reserved0_SHIFT                   0

/***************************************************************************
 *CE_LMS - Channel Estimator Interpolator LMS Control
 ***************************************************************************/
/* THD_CORE :: CE_LMS :: FREQ_LEAK_MU_EDGE [31:28] */
#define BCHP_THD_CORE_CE_LMS_FREQ_LEAK_MU_EDGE_MASK                0xf0000000
#define BCHP_THD_CORE_CE_LMS_FREQ_LEAK_MU_EDGE_SHIFT               28
#define BCHP_THD_CORE_CE_LMS_FREQ_LEAK_MU_EDGE_DEFAULT             10

/* THD_CORE :: CE_LMS :: FREQ_LEAK_MU_CENTER [27:24] */
#define BCHP_THD_CORE_CE_LMS_FREQ_LEAK_MU_CENTER_MASK              0x0f000000
#define BCHP_THD_CORE_CE_LMS_FREQ_LEAK_MU_CENTER_SHIFT             24
#define BCHP_THD_CORE_CE_LMS_FREQ_LEAK_MU_CENTER_DEFAULT           10

/* THD_CORE :: CE_LMS :: FREQ_LEAK_CTR_ONLY [23:23] */
#define BCHP_THD_CORE_CE_LMS_FREQ_LEAK_CTR_ONLY_MASK               0x00800000
#define BCHP_THD_CORE_CE_LMS_FREQ_LEAK_CTR_ONLY_SHIFT              23
#define BCHP_THD_CORE_CE_LMS_FREQ_LEAK_CTR_ONLY_DEFAULT            0

/* THD_CORE :: CE_LMS :: FREQ_LEAK_ENABLE [22:22] */
#define BCHP_THD_CORE_CE_LMS_FREQ_LEAK_ENABLE_MASK                 0x00400000
#define BCHP_THD_CORE_CE_LMS_FREQ_LEAK_ENABLE_SHIFT                22
#define BCHP_THD_CORE_CE_LMS_FREQ_LEAK_ENABLE_DEFAULT              0

/* THD_CORE :: CE_LMS :: reserved0 [21:19] */
#define BCHP_THD_CORE_CE_LMS_reserved0_MASK                        0x00380000
#define BCHP_THD_CORE_CE_LMS_reserved0_SHIFT                       19

/* THD_CORE :: CE_LMS :: TIME_MU [18:16] */
#define BCHP_THD_CORE_CE_LMS_TIME_MU_MASK                          0x00070000
#define BCHP_THD_CORE_CE_LMS_TIME_MU_SHIFT                         16
#define BCHP_THD_CORE_CE_LMS_TIME_MU_DEFAULT                       3

/* THD_CORE :: CE_LMS :: reserved1 [15:14] */
#define BCHP_THD_CORE_CE_LMS_reserved1_MASK                        0x0000c000
#define BCHP_THD_CORE_CE_LMS_reserved1_SHIFT                       14

/* THD_CORE :: CE_LMS :: TIME_USE_CP_BAD [13:13] */
#define BCHP_THD_CORE_CE_LMS_TIME_USE_CP_BAD_MASK                  0x00002000
#define BCHP_THD_CORE_CE_LMS_TIME_USE_CP_BAD_SHIFT                 13
#define BCHP_THD_CORE_CE_LMS_TIME_USE_CP_BAD_DEFAULT               0

/* THD_CORE :: CE_LMS :: TIME_ENABLE [12:12] */
#define BCHP_THD_CORE_CE_LMS_TIME_ENABLE_MASK                      0x00001000
#define BCHP_THD_CORE_CE_LMS_TIME_ENABLE_SHIFT                     12
#define BCHP_THD_CORE_CE_LMS_TIME_ENABLE_DEFAULT                   0

/* THD_CORE :: CE_LMS :: FREQ_PRE_CPE [11:11] */
#define BCHP_THD_CORE_CE_LMS_FREQ_PRE_CPE_MASK                     0x00000800
#define BCHP_THD_CORE_CE_LMS_FREQ_PRE_CPE_SHIFT                    11
#define BCHP_THD_CORE_CE_LMS_FREQ_PRE_CPE_DEFAULT                  0

/* THD_CORE :: CE_LMS :: FREQ_MU_EDGE [10:08] */
#define BCHP_THD_CORE_CE_LMS_FREQ_MU_EDGE_MASK                     0x00000700
#define BCHP_THD_CORE_CE_LMS_FREQ_MU_EDGE_SHIFT                    8
#define BCHP_THD_CORE_CE_LMS_FREQ_MU_EDGE_DEFAULT                  3

/* THD_CORE :: CE_LMS :: reserved2 [07:07] */
#define BCHP_THD_CORE_CE_LMS_reserved2_MASK                        0x00000080
#define BCHP_THD_CORE_CE_LMS_reserved2_SHIFT                       7

/* THD_CORE :: CE_LMS :: FREQ_MU_CENTER [06:04] */
#define BCHP_THD_CORE_CE_LMS_FREQ_MU_CENTER_MASK                   0x00000070
#define BCHP_THD_CORE_CE_LMS_FREQ_MU_CENTER_SHIFT                  4
#define BCHP_THD_CORE_CE_LMS_FREQ_MU_CENTER_DEFAULT                3

/* THD_CORE :: CE_LMS :: SELECT [03:02] */
#define BCHP_THD_CORE_CE_LMS_SELECT_MASK                           0x0000000c
#define BCHP_THD_CORE_CE_LMS_SELECT_SHIFT                          2
#define BCHP_THD_CORE_CE_LMS_SELECT_DEFAULT                        0

/* THD_CORE :: CE_LMS :: ADAPT_CENTER_ONLY [01:01] */
#define BCHP_THD_CORE_CE_LMS_ADAPT_CENTER_ONLY_MASK                0x00000002
#define BCHP_THD_CORE_CE_LMS_ADAPT_CENTER_ONLY_SHIFT               1
#define BCHP_THD_CORE_CE_LMS_ADAPT_CENTER_ONLY_DEFAULT             0

/* THD_CORE :: CE_LMS :: FREQ_ENABLE [00:00] */
#define BCHP_THD_CORE_CE_LMS_FREQ_ENABLE_MASK                      0x00000001
#define BCHP_THD_CORE_CE_LMS_FREQ_ENABLE_SHIFT                     0
#define BCHP_THD_CORE_CE_LMS_FREQ_ENABLE_DEFAULT                   0

/***************************************************************************
 *FI - Frequency Interpolator Control
 ***************************************************************************/
/* THD_CORE :: FI :: reserved0 [31:06] */
#define BCHP_THD_CORE_FI_reserved0_MASK                            0xffffffc0
#define BCHP_THD_CORE_FI_reserved0_SHIFT                           6

/* THD_CORE :: FI :: UPDATE_MODE [05:04] */
#define BCHP_THD_CORE_FI_UPDATE_MODE_MASK                          0x00000030
#define BCHP_THD_CORE_FI_UPDATE_MODE_SHIFT                         4
#define BCHP_THD_CORE_FI_UPDATE_MODE_DEFAULT                       0

/* THD_CORE :: FI :: reserved1 [03:02] */
#define BCHP_THD_CORE_FI_reserved1_MASK                            0x0000000c
#define BCHP_THD_CORE_FI_reserved1_SHIFT                           2

/* THD_CORE :: FI :: F_SPACE [01:00] */
#define BCHP_THD_CORE_FI_F_SPACE_MASK                              0x00000003
#define BCHP_THD_CORE_FI_F_SPACE_SHIFT                             0
#define BCHP_THD_CORE_FI_F_SPACE_DEFAULT                           0

/***************************************************************************
 *FI_ADDR - Frequency Interpolator Coefficient Address
 ***************************************************************************/
/* THD_CORE :: FI_ADDR :: reserved0 [31:09] */
#define BCHP_THD_CORE_FI_ADDR_reserved0_MASK                       0xfffffe00
#define BCHP_THD_CORE_FI_ADDR_reserved0_SHIFT                      9

/* THD_CORE :: FI_ADDR :: ADDR [08:00] */
#define BCHP_THD_CORE_FI_ADDR_ADDR_MASK                            0x000001ff
#define BCHP_THD_CORE_FI_ADDR_ADDR_SHIFT                           0
#define BCHP_THD_CORE_FI_ADDR_ADDR_DEFAULT                         0

/***************************************************************************
 *FI_COEF - Frequency Interpolator Coefficient Value
 ***************************************************************************/
/* THD_CORE :: FI_COEF :: reserved0 [31:30] */
#define BCHP_THD_CORE_FI_COEF_reserved0_MASK                       0xc0000000
#define BCHP_THD_CORE_FI_COEF_reserved0_SHIFT                      30

/* THD_CORE :: FI_COEF :: COEF_REAL [29:16] */
#define BCHP_THD_CORE_FI_COEF_COEF_REAL_MASK                       0x3fff0000
#define BCHP_THD_CORE_FI_COEF_COEF_REAL_SHIFT                      16
#define BCHP_THD_CORE_FI_COEF_COEF_REAL_DEFAULT                    0

/* THD_CORE :: FI_COEF :: reserved1 [15:14] */
#define BCHP_THD_CORE_FI_COEF_reserved1_MASK                       0x0000c000
#define BCHP_THD_CORE_FI_COEF_reserved1_SHIFT                      14

/* THD_CORE :: FI_COEF :: COEF_IMAG [13:00] */
#define BCHP_THD_CORE_FI_COEF_COEF_IMAG_MASK                       0x00003fff
#define BCHP_THD_CORE_FI_COEF_COEF_IMAG_SHIFT                      0
#define BCHP_THD_CORE_FI_COEF_COEF_IMAG_DEFAULT                    0

/***************************************************************************
 *ICI - ICI Canceller Control
 ***************************************************************************/
/* THD_CORE :: ICI :: ICI_BETA [31:16] */
#define BCHP_THD_CORE_ICI_ICI_BETA_MASK                            0xffff0000
#define BCHP_THD_CORE_ICI_ICI_BETA_SHIFT                           16
#define BCHP_THD_CORE_ICI_ICI_BETA_DEFAULT                         0

/* THD_CORE :: ICI :: ICI_FILT_ISDBT [15:15] */
#define BCHP_THD_CORE_ICI_ICI_FILT_ISDBT_MASK                      0x00008000
#define BCHP_THD_CORE_ICI_ICI_FILT_ISDBT_SHIFT                     15
#define BCHP_THD_CORE_ICI_ICI_FILT_ISDBT_DEFAULT                   0

/* THD_CORE :: ICI :: ICI_FILT_LENGTH [14:12] */
#define BCHP_THD_CORE_ICI_ICI_FILT_LENGTH_MASK                     0x00007000
#define BCHP_THD_CORE_ICI_ICI_FILT_LENGTH_SHIFT                    12
#define BCHP_THD_CORE_ICI_ICI_FILT_LENGTH_DEFAULT                  0

/* THD_CORE :: ICI :: reserved0 [11:11] */
#define BCHP_THD_CORE_ICI_reserved0_MASK                           0x00000800
#define BCHP_THD_CORE_ICI_reserved0_SHIFT                          11

/* THD_CORE :: ICI :: ICI_AUTO_COEF_ENABLE [10:10] */
#define BCHP_THD_CORE_ICI_ICI_AUTO_COEF_ENABLE_MASK                0x00000400
#define BCHP_THD_CORE_ICI_ICI_AUTO_COEF_ENABLE_SHIFT               10
#define BCHP_THD_CORE_ICI_ICI_AUTO_COEF_ENABLE_DEFAULT             0

/* THD_CORE :: ICI :: ICI_H0_FILT_CONJ [09:09] */
#define BCHP_THD_CORE_ICI_ICI_H0_FILT_CONJ_MASK                    0x00000200
#define BCHP_THD_CORE_ICI_ICI_H0_FILT_CONJ_SHIFT                   9
#define BCHP_THD_CORE_ICI_ICI_H0_FILT_CONJ_DEFAULT                 0

/* THD_CORE :: ICI :: ICI_H0_FILT_EN [08:08] */
#define BCHP_THD_CORE_ICI_ICI_H0_FILT_EN_MASK                      0x00000100
#define BCHP_THD_CORE_ICI_ICI_H0_FILT_EN_SHIFT                     8
#define BCHP_THD_CORE_ICI_ICI_H0_FILT_EN_DEFAULT                   0

/* THD_CORE :: ICI :: reserved1 [07:06] */
#define BCHP_THD_CORE_ICI_reserved1_MASK                           0x000000c0
#define BCHP_THD_CORE_ICI_reserved1_SHIFT                          6

/* THD_CORE :: ICI :: ICI_PRED_H1_ZERO [05:05] */
#define BCHP_THD_CORE_ICI_ICI_PRED_H1_ZERO_MASK                    0x00000020
#define BCHP_THD_CORE_ICI_ICI_PRED_H1_ZERO_SHIFT                   5
#define BCHP_THD_CORE_ICI_ICI_PRED_H1_ZERO_DEFAULT                 0

/* THD_CORE :: ICI :: CE_SEL [04:04] */
#define BCHP_THD_CORE_ICI_CE_SEL_MASK                              0x00000010
#define BCHP_THD_CORE_ICI_CE_SEL_SHIFT                             4
#define BCHP_THD_CORE_ICI_CE_SEL_DEFAULT                           1

/* THD_CORE :: ICI :: reserved2 [03:02] */
#define BCHP_THD_CORE_ICI_reserved2_MASK                           0x0000000c
#define BCHP_THD_CORE_ICI_reserved2_SHIFT                          2

/* THD_CORE :: ICI :: ICI_ITER [01:00] */
#define BCHP_THD_CORE_ICI_ICI_ITER_MASK                            0x00000003
#define BCHP_THD_CORE_ICI_ICI_ITER_SHIFT                           0
#define BCHP_THD_CORE_ICI_ICI_ITER_DEFAULT                         0

/***************************************************************************
 *ICI_H1_POWER - ICI Canceller Maximum H1 Power
 ***************************************************************************/
/* THD_CORE :: ICI_H1_POWER :: reserved0 [31:25] */
#define BCHP_THD_CORE_ICI_H1_POWER_reserved0_MASK                  0xfe000000
#define BCHP_THD_CORE_ICI_H1_POWER_reserved0_SHIFT                 25

/* THD_CORE :: ICI_H1_POWER :: POWER [24:00] */
#define BCHP_THD_CORE_ICI_H1_POWER_POWER_MASK                      0x01ffffff
#define BCHP_THD_CORE_ICI_H1_POWER_POWER_SHIFT                     0
#define BCHP_THD_CORE_ICI_H1_POWER_POWER_DEFAULT                   0

/***************************************************************************
 *ICI_H1_INDEX - ICI Canceller Maximum H1 Index
 ***************************************************************************/
/* THD_CORE :: ICI_H1_INDEX :: reserved0 [31:13] */
#define BCHP_THD_CORE_ICI_H1_INDEX_reserved0_MASK                  0xffffe000
#define BCHP_THD_CORE_ICI_H1_INDEX_reserved0_SHIFT                 13

/* THD_CORE :: ICI_H1_INDEX :: INDEX [12:00] */
#define BCHP_THD_CORE_ICI_H1_INDEX_INDEX_MASK                      0x00001fff
#define BCHP_THD_CORE_ICI_H1_INDEX_INDEX_SHIFT                     0
#define BCHP_THD_CORE_ICI_H1_INDEX_INDEX_DEFAULT                   0

/***************************************************************************
 *EQ - Equalizer Control
 ***************************************************************************/
/* THD_CORE :: EQ :: reserved0 [31:30] */
#define BCHP_THD_CORE_EQ_reserved0_MASK                            0xc0000000
#define BCHP_THD_CORE_EQ_reserved0_SHIFT                           30

/* THD_CORE :: EQ :: EXP_OFFSET [29:20] */
#define BCHP_THD_CORE_EQ_EXP_OFFSET_MASK                           0x3ff00000
#define BCHP_THD_CORE_EQ_EXP_OFFSET_SHIFT                          20
#define BCHP_THD_CORE_EQ_EXP_OFFSET_DEFAULT                        0

/* THD_CORE :: EQ :: NSE_AVG_ALL_SEL [19:19] */
#define BCHP_THD_CORE_EQ_NSE_AVG_ALL_SEL_MASK                      0x00080000
#define BCHP_THD_CORE_EQ_NSE_AVG_ALL_SEL_SHIFT                     19
#define BCHP_THD_CORE_EQ_NSE_AVG_ALL_SEL_DEFAULT                   0

/* THD_CORE :: EQ :: NSE_AVG_ALL_FF [18:16] */
#define BCHP_THD_CORE_EQ_NSE_AVG_ALL_FF_MASK                       0x00070000
#define BCHP_THD_CORE_EQ_NSE_AVG_ALL_FF_SHIFT                      16
#define BCHP_THD_CORE_EQ_NSE_AVG_ALL_FF_DEFAULT                    0

/* THD_CORE :: EQ :: NSE_AVG_ALL_MODE [15:15] */
#define BCHP_THD_CORE_EQ_NSE_AVG_ALL_MODE_MASK                     0x00008000
#define BCHP_THD_CORE_EQ_NSE_AVG_ALL_MODE_SHIFT                    15
#define BCHP_THD_CORE_EQ_NSE_AVG_ALL_MODE_DEFAULT                  0

/* THD_CORE :: EQ :: NSE_AVG_FF [14:12] */
#define BCHP_THD_CORE_EQ_NSE_AVG_FF_MASK                           0x00007000
#define BCHP_THD_CORE_EQ_NSE_AVG_FF_SHIFT                          12
#define BCHP_THD_CORE_EQ_NSE_AVG_FF_DEFAULT                        0

/* THD_CORE :: EQ :: reserved1 [11:10] */
#define BCHP_THD_CORE_EQ_reserved1_MASK                            0x00000c00
#define BCHP_THD_CORE_EQ_reserved1_SHIFT                           10

/* THD_CORE :: EQ :: NSE_INTERP_SEL [09:08] */
#define BCHP_THD_CORE_EQ_NSE_INTERP_SEL_MASK                       0x00000300
#define BCHP_THD_CORE_EQ_NSE_INTERP_SEL_SHIFT                      8
#define BCHP_THD_CORE_EQ_NSE_INTERP_SEL_DEFAULT                    0

/* THD_CORE :: EQ :: reserved2 [07:07] */
#define BCHP_THD_CORE_EQ_reserved2_MASK                            0x00000080
#define BCHP_THD_CORE_EQ_reserved2_SHIFT                           7

/* THD_CORE :: EQ :: BSFT_AUTO_UP [06:06] */
#define BCHP_THD_CORE_EQ_BSFT_AUTO_UP_MASK                         0x00000040
#define BCHP_THD_CORE_EQ_BSFT_AUTO_UP_SHIFT                        6
#define BCHP_THD_CORE_EQ_BSFT_AUTO_UP_DEFAULT                      0

/* THD_CORE :: EQ :: BSFT_AUTO_DN [05:05] */
#define BCHP_THD_CORE_EQ_BSFT_AUTO_DN_MASK                         0x00000020
#define BCHP_THD_CORE_EQ_BSFT_AUTO_DN_SHIFT                        5
#define BCHP_THD_CORE_EQ_BSFT_AUTO_DN_DEFAULT                      0

/* THD_CORE :: EQ :: BSFT_TRUNC [04:04] */
#define BCHP_THD_CORE_EQ_BSFT_TRUNC_MASK                           0x00000010
#define BCHP_THD_CORE_EQ_BSFT_TRUNC_SHIFT                          4
#define BCHP_THD_CORE_EQ_BSFT_TRUNC_DEFAULT                        0

/* THD_CORE :: EQ :: USE_FORMAT_OV [03:03] */
#define BCHP_THD_CORE_EQ_USE_FORMAT_OV_MASK                        0x00000008
#define BCHP_THD_CORE_EQ_USE_FORMAT_OV_SHIFT                       3
#define BCHP_THD_CORE_EQ_USE_FORMAT_OV_DEFAULT                     0

/* THD_CORE :: EQ :: FORMAT_OV [02:00] */
#define BCHP_THD_CORE_EQ_FORMAT_OV_MASK                            0x00000007
#define BCHP_THD_CORE_EQ_FORMAT_OV_SHIFT                           0
#define BCHP_THD_CORE_EQ_FORMAT_OV_DEFAULT                         0

/***************************************************************************
 *EQ2 - Equalizer Control
 ***************************************************************************/
/* THD_CORE :: EQ2 :: reserved0 [31:03] */
#define BCHP_THD_CORE_EQ2_reserved0_MASK                           0xfffffff8
#define BCHP_THD_CORE_EQ2_reserved0_SHIFT                          3

/* THD_CORE :: EQ2 :: PERSYM_NSE_ALPHA [02:00] */
#define BCHP_THD_CORE_EQ2_PERSYM_NSE_ALPHA_MASK                    0x00000007
#define BCHP_THD_CORE_EQ2_PERSYM_NSE_ALPHA_SHIFT                   0
#define BCHP_THD_CORE_EQ2_PERSYM_NSE_ALPHA_DEFAULT                 0

/***************************************************************************
 *EQ_SNR_CTL - Equalizer SNR Control
 ***************************************************************************/
/* THD_CORE :: EQ_SNR_CTL :: reserved0 [31:02] */
#define BCHP_THD_CORE_EQ_SNR_CTL_reserved0_MASK                    0xfffffffc
#define BCHP_THD_CORE_EQ_SNR_CTL_reserved0_SHIFT                   2

/* THD_CORE :: EQ_SNR_CTL :: SNR_BW [01:00] */
#define BCHP_THD_CORE_EQ_SNR_CTL_SNR_BW_MASK                       0x00000003
#define BCHP_THD_CORE_EQ_SNR_CTL_SNR_BW_SHIFT                      0
#define BCHP_THD_CORE_EQ_SNR_CTL_SNR_BW_DEFAULT                    0

/***************************************************************************
 *EQ_SNR - Equalizer SNR
 ***************************************************************************/
/* THD_CORE :: EQ_SNR :: ERRPWR [31:00] */
#define BCHP_THD_CORE_EQ_SNR_ERRPWR_MASK                           0xffffffff
#define BCHP_THD_CORE_EQ_SNR_ERRPWR_SHIFT                          0
#define BCHP_THD_CORE_EQ_SNR_ERRPWR_DEFAULT                        0

/***************************************************************************
 *EQ_SNRP - Equalizer Pilot SNR
 ***************************************************************************/
/* THD_CORE :: EQ_SNRP :: ERRPWR [31:00] */
#define BCHP_THD_CORE_EQ_SNRP_ERRPWR_MASK                          0xffffffff
#define BCHP_THD_CORE_EQ_SNRP_ERRPWR_SHIFT                         0
#define BCHP_THD_CORE_EQ_SNRP_ERRPWR_DEFAULT                       0

/***************************************************************************
 *CE_RECORD_CFG - Channel Estimate Recording Config
 ***************************************************************************/
/* THD_CORE :: CE_RECORD_CFG :: DONE [31:31] */
#define BCHP_THD_CORE_CE_RECORD_CFG_DONE_MASK                      0x80000000
#define BCHP_THD_CORE_CE_RECORD_CFG_DONE_SHIFT                     31
#define BCHP_THD_CORE_CE_RECORD_CFG_DONE_DEFAULT                   0

/* THD_CORE :: CE_RECORD_CFG :: reserved0 [30:28] */
#define BCHP_THD_CORE_CE_RECORD_CFG_reserved0_MASK                 0x70000000
#define BCHP_THD_CORE_CE_RECORD_CFG_reserved0_SHIFT                28

/* THD_CORE :: CE_RECORD_CFG :: SELECT [27:25] */
#define BCHP_THD_CORE_CE_RECORD_CFG_SELECT_MASK                    0x0e000000
#define BCHP_THD_CORE_CE_RECORD_CFG_SELECT_SHIFT                   25
#define BCHP_THD_CORE_CE_RECORD_CFG_SELECT_DEFAULT                 0

/* THD_CORE :: CE_RECORD_CFG :: SNAPSHOT [24:24] */
#define BCHP_THD_CORE_CE_RECORD_CFG_SNAPSHOT_MASK                  0x01000000
#define BCHP_THD_CORE_CE_RECORD_CFG_SNAPSHOT_SHIFT                 24
#define BCHP_THD_CORE_CE_RECORD_CFG_SNAPSHOT_DEFAULT               0

/* THD_CORE :: CE_RECORD_CFG :: reserved1 [23:23] */
#define BCHP_THD_CORE_CE_RECORD_CFG_reserved1_MASK                 0x00800000
#define BCHP_THD_CORE_CE_RECORD_CFG_reserved1_SHIFT                23

/* THD_CORE :: CE_RECORD_CFG :: MODE [22:21] */
#define BCHP_THD_CORE_CE_RECORD_CFG_MODE_MASK                      0x00600000
#define BCHP_THD_CORE_CE_RECORD_CFG_MODE_SHIFT                     21
#define BCHP_THD_CORE_CE_RECORD_CFG_MODE_DEFAULT                   0

/* THD_CORE :: CE_RECORD_CFG :: STEP [20:16] */
#define BCHP_THD_CORE_CE_RECORD_CFG_STEP_MASK                      0x001f0000
#define BCHP_THD_CORE_CE_RECORD_CFG_STEP_SHIFT                     16
#define BCHP_THD_CORE_CE_RECORD_CFG_STEP_DEFAULT                   0

/* THD_CORE :: CE_RECORD_CFG :: reserved2 [15:13] */
#define BCHP_THD_CORE_CE_RECORD_CFG_reserved2_MASK                 0x0000e000
#define BCHP_THD_CORE_CE_RECORD_CFG_reserved2_SHIFT                13

/* THD_CORE :: CE_RECORD_CFG :: START [12:00] */
#define BCHP_THD_CORE_CE_RECORD_CFG_START_MASK                     0x00001fff
#define BCHP_THD_CORE_CE_RECORD_CFG_START_SHIFT                    0
#define BCHP_THD_CORE_CE_RECORD_CFG_START_DEFAULT                  0

/***************************************************************************
 *CE_READ_INDEX - Channel Estimate Index
 ***************************************************************************/
/* THD_CORE :: CE_READ_INDEX :: reserved0 [31:13] */
#define BCHP_THD_CORE_CE_READ_INDEX_reserved0_MASK                 0xffffe000
#define BCHP_THD_CORE_CE_READ_INDEX_reserved0_SHIFT                13

/* THD_CORE :: CE_READ_INDEX :: INDEX [12:00] */
#define BCHP_THD_CORE_CE_READ_INDEX_INDEX_MASK                     0x00001fff
#define BCHP_THD_CORE_CE_READ_INDEX_INDEX_SHIFT                    0
#define BCHP_THD_CORE_CE_READ_INDEX_INDEX_DEFAULT                  0

/***************************************************************************
 *CE_READ_DATA - Channel Estimate Data
 ***************************************************************************/
/* THD_CORE :: CE_READ_DATA :: reserved0 [31:28] */
#define BCHP_THD_CORE_CE_READ_DATA_reserved0_MASK                  0xf0000000
#define BCHP_THD_CORE_CE_READ_DATA_reserved0_SHIFT                 28

/* THD_CORE :: CE_READ_DATA :: REAL [27:16] */
#define BCHP_THD_CORE_CE_READ_DATA_REAL_MASK                       0x0fff0000
#define BCHP_THD_CORE_CE_READ_DATA_REAL_SHIFT                      16
#define BCHP_THD_CORE_CE_READ_DATA_REAL_DEFAULT                    0

/* THD_CORE :: CE_READ_DATA :: IMAG [15:04] */
#define BCHP_THD_CORE_CE_READ_DATA_IMAG_MASK                       0x0000fff0
#define BCHP_THD_CORE_CE_READ_DATA_IMAG_SHIFT                      4
#define BCHP_THD_CORE_CE_READ_DATA_IMAG_DEFAULT                    0

/* THD_CORE :: CE_READ_DATA :: TYPE [03:00] */
#define BCHP_THD_CORE_CE_READ_DATA_TYPE_MASK                       0x0000000f
#define BCHP_THD_CORE_CE_READ_DATA_TYPE_SHIFT                      0
#define BCHP_THD_CORE_CE_READ_DATA_TYPE_DEFAULT                    0

/***************************************************************************
 *SOFT_READ_CFG - Equalizer Soft Decision Config
 ***************************************************************************/
/* THD_CORE :: SOFT_READ_CFG :: reserved0 [31:09] */
#define BCHP_THD_CORE_SOFT_READ_CFG_reserved0_MASK                 0xfffffe00
#define BCHP_THD_CORE_SOFT_READ_CFG_reserved0_SHIFT                9

/* THD_CORE :: SOFT_READ_CFG :: SELECT [08:08] */
#define BCHP_THD_CORE_SOFT_READ_CFG_SELECT_MASK                    0x00000100
#define BCHP_THD_CORE_SOFT_READ_CFG_SELECT_SHIFT                   8
#define BCHP_THD_CORE_SOFT_READ_CFG_SELECT_DEFAULT                 0

/* THD_CORE :: SOFT_READ_CFG :: STEP [07:00] */
#define BCHP_THD_CORE_SOFT_READ_CFG_STEP_MASK                      0x000000ff
#define BCHP_THD_CORE_SOFT_READ_CFG_STEP_SHIFT                     0
#define BCHP_THD_CORE_SOFT_READ_CFG_STEP_DEFAULT                   53

/***************************************************************************
 *SOFT_READ_INDEX - Equalizer Soft Decision Index
 ***************************************************************************/
/* THD_CORE :: SOFT_READ_INDEX :: reserved0 [31:13] */
#define BCHP_THD_CORE_SOFT_READ_INDEX_reserved0_MASK               0xffffe000
#define BCHP_THD_CORE_SOFT_READ_INDEX_reserved0_SHIFT              13

/* THD_CORE :: SOFT_READ_INDEX :: INDEX [12:00] */
#define BCHP_THD_CORE_SOFT_READ_INDEX_INDEX_MASK                   0x00001fff
#define BCHP_THD_CORE_SOFT_READ_INDEX_INDEX_SHIFT                  0
#define BCHP_THD_CORE_SOFT_READ_INDEX_INDEX_DEFAULT                0

/***************************************************************************
 *SOFT_READ_DATA - Equalizer Soft Decision Data
 ***************************************************************************/
/* THD_CORE :: SOFT_READ_DATA :: REAL [31:18] */
#define BCHP_THD_CORE_SOFT_READ_DATA_REAL_MASK                     0xfffc0000
#define BCHP_THD_CORE_SOFT_READ_DATA_REAL_SHIFT                    18
#define BCHP_THD_CORE_SOFT_READ_DATA_REAL_DEFAULT                  0

/* THD_CORE :: SOFT_READ_DATA :: IMAG [17:04] */
#define BCHP_THD_CORE_SOFT_READ_DATA_IMAG_MASK                     0x0003fff0
#define BCHP_THD_CORE_SOFT_READ_DATA_IMAG_SHIFT                    4
#define BCHP_THD_CORE_SOFT_READ_DATA_IMAG_DEFAULT                  0

/* THD_CORE :: SOFT_READ_DATA :: TYPE [03:00] */
#define BCHP_THD_CORE_SOFT_READ_DATA_TYPE_MASK                     0x0000000f
#define BCHP_THD_CORE_SOFT_READ_DATA_TYPE_SHIFT                    0
#define BCHP_THD_CORE_SOFT_READ_DATA_TYPE_DEFAULT                  12

/***************************************************************************
 *TPS - TPS
 ***************************************************************************/
/* THD_CORE :: TPS :: reserved0 [31:28] */
#define BCHP_THD_CORE_TPS_reserved0_MASK                           0xf0000000
#define BCHP_THD_CORE_TPS_reserved0_SHIFT                          28

/* THD_CORE :: TPS :: MPE_FEC [27:27] */
#define BCHP_THD_CORE_TPS_MPE_FEC_MASK                             0x08000000
#define BCHP_THD_CORE_TPS_MPE_FEC_SHIFT                            27
#define BCHP_THD_CORE_TPS_MPE_FEC_DEFAULT                          0

/* THD_CORE :: TPS :: TIME_SLICE [26:26] */
#define BCHP_THD_CORE_TPS_TIME_SLICE_MASK                          0x04000000
#define BCHP_THD_CORE_TPS_TIME_SLICE_SHIFT                         26
#define BCHP_THD_CORE_TPS_TIME_SLICE_DEFAULT                       0

/* THD_CORE :: TPS :: TRANS_MODE [25:24] */
#define BCHP_THD_CORE_TPS_TRANS_MODE_MASK                          0x03000000
#define BCHP_THD_CORE_TPS_TRANS_MODE_SHIFT                         24
#define BCHP_THD_CORE_TPS_TRANS_MODE_DEFAULT                       0

/* THD_CORE :: TPS :: reserved1 [23:22] */
#define BCHP_THD_CORE_TPS_reserved1_MASK                           0x00c00000
#define BCHP_THD_CORE_TPS_reserved1_SHIFT                          22

/* THD_CORE :: TPS :: GUARD [21:20] */
#define BCHP_THD_CORE_TPS_GUARD_MASK                               0x00300000
#define BCHP_THD_CORE_TPS_GUARD_SHIFT                              20
#define BCHP_THD_CORE_TPS_GUARD_DEFAULT                            0

/* THD_CORE :: TPS :: reserved2 [19:19] */
#define BCHP_THD_CORE_TPS_reserved2_MASK                           0x00080000
#define BCHP_THD_CORE_TPS_reserved2_SHIFT                          19

/* THD_CORE :: TPS :: CRATE_LP [18:16] */
#define BCHP_THD_CORE_TPS_CRATE_LP_MASK                            0x00070000
#define BCHP_THD_CORE_TPS_CRATE_LP_SHIFT                           16
#define BCHP_THD_CORE_TPS_CRATE_LP_DEFAULT                         0

/* THD_CORE :: TPS :: reserved3 [15:15] */
#define BCHP_THD_CORE_TPS_reserved3_MASK                           0x00008000
#define BCHP_THD_CORE_TPS_reserved3_SHIFT                          15

/* THD_CORE :: TPS :: CRATE_HP [14:12] */
#define BCHP_THD_CORE_TPS_CRATE_HP_MASK                            0x00007000
#define BCHP_THD_CORE_TPS_CRATE_HP_SHIFT                           12
#define BCHP_THD_CORE_TPS_CRATE_HP_DEFAULT                         0

/* THD_CORE :: TPS :: reserved4 [11:11] */
#define BCHP_THD_CORE_TPS_reserved4_MASK                           0x00000800
#define BCHP_THD_CORE_TPS_reserved4_SHIFT                          11

/* THD_CORE :: TPS :: INDEPTH [10:10] */
#define BCHP_THD_CORE_TPS_INDEPTH_MASK                             0x00000400
#define BCHP_THD_CORE_TPS_INDEPTH_SHIFT                            10
#define BCHP_THD_CORE_TPS_INDEPTH_DEFAULT                          0

/* THD_CORE :: TPS :: HIERARCHY [09:08] */
#define BCHP_THD_CORE_TPS_HIERARCHY_MASK                           0x00000300
#define BCHP_THD_CORE_TPS_HIERARCHY_SHIFT                          8
#define BCHP_THD_CORE_TPS_HIERARCHY_DEFAULT                        0

/* THD_CORE :: TPS :: reserved5 [07:06] */
#define BCHP_THD_CORE_TPS_reserved5_MASK                           0x000000c0
#define BCHP_THD_CORE_TPS_reserved5_SHIFT                          6

/* THD_CORE :: TPS :: QAM [05:04] */
#define BCHP_THD_CORE_TPS_QAM_MASK                                 0x00000030
#define BCHP_THD_CORE_TPS_QAM_SHIFT                                4
#define BCHP_THD_CORE_TPS_QAM_DEFAULT                              0

/* THD_CORE :: TPS :: reserved6 [03:02] */
#define BCHP_THD_CORE_TPS_reserved6_MASK                           0x0000000c
#define BCHP_THD_CORE_TPS_reserved6_SHIFT                          2

/* THD_CORE :: TPS :: FRAME [01:00] */
#define BCHP_THD_CORE_TPS_FRAME_MASK                               0x00000003
#define BCHP_THD_CORE_TPS_FRAME_SHIFT                              0
#define BCHP_THD_CORE_TPS_FRAME_DEFAULT                            0

/***************************************************************************
 *TPS_CELL_ID - TPS Cell Identifier
 ***************************************************************************/
/* THD_CORE :: TPS_CELL_ID :: reserved0 [31:22] */
#define BCHP_THD_CORE_TPS_CELL_ID_reserved0_MASK                   0xffc00000
#define BCHP_THD_CORE_TPS_CELL_ID_reserved0_SHIFT                  22

/* THD_CORE :: TPS_CELL_ID :: LENGTH [21:16] */
#define BCHP_THD_CORE_TPS_CELL_ID_LENGTH_MASK                      0x003f0000
#define BCHP_THD_CORE_TPS_CELL_ID_LENGTH_SHIFT                     16
#define BCHP_THD_CORE_TPS_CELL_ID_LENGTH_DEFAULT                   0

/* THD_CORE :: TPS_CELL_ID :: CELL_ID [15:00] */
#define BCHP_THD_CORE_TPS_CELL_ID_CELL_ID_MASK                     0x0000ffff
#define BCHP_THD_CORE_TPS_CELL_ID_CELL_ID_SHIFT                    0
#define BCHP_THD_CORE_TPS_CELL_ID_CELL_ID_DEFAULT                  0

/***************************************************************************
 *TPS_MISC - TPS Miscellaneous
 ***************************************************************************/
/* THD_CORE :: TPS_MISC :: reserved0 [31:16] */
#define BCHP_THD_CORE_TPS_MISC_reserved0_MASK                      0xffff0000
#define BCHP_THD_CORE_TPS_MISC_reserved0_SHIFT                     16

/* THD_CORE :: TPS_MISC :: SYNCWORD [15:00] */
#define BCHP_THD_CORE_TPS_MISC_SYNCWORD_MASK                       0x0000ffff
#define BCHP_THD_CORE_TPS_MISC_SYNCWORD_SHIFT                      0
#define BCHP_THD_CORE_TPS_MISC_SYNCWORD_DEFAULT                    0

/***************************************************************************
 *TPS_OV - TPS Override
 ***************************************************************************/
/* THD_CORE :: TPS_OV :: USE_OV [31:31] */
#define BCHP_THD_CORE_TPS_OV_USE_OV_MASK                           0x80000000
#define BCHP_THD_CORE_TPS_OV_USE_OV_SHIFT                          31
#define BCHP_THD_CORE_TPS_OV_USE_OV_DEFAULT                        1

/* THD_CORE :: TPS_OV :: reserved0 [30:30] */
#define BCHP_THD_CORE_TPS_OV_reserved0_MASK                        0x40000000
#define BCHP_THD_CORE_TPS_OV_reserved0_SHIFT                       30

/* THD_CORE :: TPS_OV :: BANDWIDTH [29:28] */
#define BCHP_THD_CORE_TPS_OV_BANDWIDTH_MASK                        0x30000000
#define BCHP_THD_CORE_TPS_OV_BANDWIDTH_SHIFT                       28
#define BCHP_THD_CORE_TPS_OV_BANDWIDTH_DEFAULT                     0

/* THD_CORE :: TPS_OV :: MPE_FEC [27:27] */
#define BCHP_THD_CORE_TPS_OV_MPE_FEC_MASK                          0x08000000
#define BCHP_THD_CORE_TPS_OV_MPE_FEC_SHIFT                         27
#define BCHP_THD_CORE_TPS_OV_MPE_FEC_DEFAULT                       0

/* THD_CORE :: TPS_OV :: TIME_SLICE [26:26] */
#define BCHP_THD_CORE_TPS_OV_TIME_SLICE_MASK                       0x04000000
#define BCHP_THD_CORE_TPS_OV_TIME_SLICE_SHIFT                      26
#define BCHP_THD_CORE_TPS_OV_TIME_SLICE_DEFAULT                    0

/* THD_CORE :: TPS_OV :: TRANS_MODE [25:24] */
#define BCHP_THD_CORE_TPS_OV_TRANS_MODE_MASK                       0x03000000
#define BCHP_THD_CORE_TPS_OV_TRANS_MODE_SHIFT                      24
#define BCHP_THD_CORE_TPS_OV_TRANS_MODE_DEFAULT                    0

/* THD_CORE :: TPS_OV :: reserved1 [23:22] */
#define BCHP_THD_CORE_TPS_OV_reserved1_MASK                        0x00c00000
#define BCHP_THD_CORE_TPS_OV_reserved1_SHIFT                       22

/* THD_CORE :: TPS_OV :: GUARD [21:20] */
#define BCHP_THD_CORE_TPS_OV_GUARD_MASK                            0x00300000
#define BCHP_THD_CORE_TPS_OV_GUARD_SHIFT                           20
#define BCHP_THD_CORE_TPS_OV_GUARD_DEFAULT                         0

/* THD_CORE :: TPS_OV :: reserved2 [19:19] */
#define BCHP_THD_CORE_TPS_OV_reserved2_MASK                        0x00080000
#define BCHP_THD_CORE_TPS_OV_reserved2_SHIFT                       19

/* THD_CORE :: TPS_OV :: CRATE_LP [18:16] */
#define BCHP_THD_CORE_TPS_OV_CRATE_LP_MASK                         0x00070000
#define BCHP_THD_CORE_TPS_OV_CRATE_LP_SHIFT                        16
#define BCHP_THD_CORE_TPS_OV_CRATE_LP_DEFAULT                      0

/* THD_CORE :: TPS_OV :: reserved3 [15:15] */
#define BCHP_THD_CORE_TPS_OV_reserved3_MASK                        0x00008000
#define BCHP_THD_CORE_TPS_OV_reserved3_SHIFT                       15

/* THD_CORE :: TPS_OV :: CRATE_HP [14:12] */
#define BCHP_THD_CORE_TPS_OV_CRATE_HP_MASK                         0x00007000
#define BCHP_THD_CORE_TPS_OV_CRATE_HP_SHIFT                        12
#define BCHP_THD_CORE_TPS_OV_CRATE_HP_DEFAULT                      0

/* THD_CORE :: TPS_OV :: reserved4 [11:11] */
#define BCHP_THD_CORE_TPS_OV_reserved4_MASK                        0x00000800
#define BCHP_THD_CORE_TPS_OV_reserved4_SHIFT                       11

/* THD_CORE :: TPS_OV :: INDEPTH [10:10] */
#define BCHP_THD_CORE_TPS_OV_INDEPTH_MASK                          0x00000400
#define BCHP_THD_CORE_TPS_OV_INDEPTH_SHIFT                         10
#define BCHP_THD_CORE_TPS_OV_INDEPTH_DEFAULT                       0

/* THD_CORE :: TPS_OV :: HIERARCHY [09:08] */
#define BCHP_THD_CORE_TPS_OV_HIERARCHY_MASK                        0x00000300
#define BCHP_THD_CORE_TPS_OV_HIERARCHY_SHIFT                       8
#define BCHP_THD_CORE_TPS_OV_HIERARCHY_DEFAULT                     0

/* THD_CORE :: TPS_OV :: reserved5 [07:06] */
#define BCHP_THD_CORE_TPS_OV_reserved5_MASK                        0x000000c0
#define BCHP_THD_CORE_TPS_OV_reserved5_SHIFT                       6

/* THD_CORE :: TPS_OV :: QAM [05:04] */
#define BCHP_THD_CORE_TPS_OV_QAM_MASK                              0x00000030
#define BCHP_THD_CORE_TPS_OV_QAM_SHIFT                             4
#define BCHP_THD_CORE_TPS_OV_QAM_DEFAULT                           0

/* THD_CORE :: TPS_OV :: reserved6 [03:02] */
#define BCHP_THD_CORE_TPS_OV_reserved6_MASK                        0x0000000c
#define BCHP_THD_CORE_TPS_OV_reserved6_SHIFT                       2

/* THD_CORE :: TPS_OV :: FRAME [01:00] */
#define BCHP_THD_CORE_TPS_OV_FRAME_MASK                            0x00000003
#define BCHP_THD_CORE_TPS_OV_FRAME_SHIFT                           0
#define BCHP_THD_CORE_TPS_OV_FRAME_DEFAULT                         0

/***************************************************************************
 *TPS_CELL_ID_OV - TPS Cell ID Override
 ***************************************************************************/
/* THD_CORE :: TPS_CELL_ID_OV :: reserved0 [31:22] */
#define BCHP_THD_CORE_TPS_CELL_ID_OV_reserved0_MASK                0xffc00000
#define BCHP_THD_CORE_TPS_CELL_ID_OV_reserved0_SHIFT               22

/* THD_CORE :: TPS_CELL_ID_OV :: LENGTH [21:16] */
#define BCHP_THD_CORE_TPS_CELL_ID_OV_LENGTH_MASK                   0x003f0000
#define BCHP_THD_CORE_TPS_CELL_ID_OV_LENGTH_SHIFT                  16
#define BCHP_THD_CORE_TPS_CELL_ID_OV_LENGTH_DEFAULT                0

/* THD_CORE :: TPS_CELL_ID_OV :: CELL_ID [15:00] */
#define BCHP_THD_CORE_TPS_CELL_ID_OV_CELL_ID_MASK                  0x0000ffff
#define BCHP_THD_CORE_TPS_CELL_ID_OV_CELL_ID_SHIFT                 0
#define BCHP_THD_CORE_TPS_CELL_ID_OV_CELL_ID_DEFAULT               0

/***************************************************************************
 *TPS_SYNC - TPS Sync Acquisition and Retention
 ***************************************************************************/
/* THD_CORE :: TPS_SYNC :: O_ACT [31:28] */
#define BCHP_THD_CORE_TPS_SYNC_O_ACT_MASK                          0xf0000000
#define BCHP_THD_CORE_TPS_SYNC_O_ACT_SHIFT                         28
#define BCHP_THD_CORE_TPS_SYNC_O_ACT_DEFAULT                       3

/* THD_CORE :: TPS_SYNC :: O_ACB [27:24] */
#define BCHP_THD_CORE_TPS_SYNC_O_ACB_MASK                          0x0f000000
#define BCHP_THD_CORE_TPS_SYNC_O_ACB_SHIFT                         24
#define BCHP_THD_CORE_TPS_SYNC_O_ACB_DEFAULT                       0

/* THD_CORE :: TPS_SYNC :: O_RTT [23:20] */
#define BCHP_THD_CORE_TPS_SYNC_O_RTT_MASK                          0x00f00000
#define BCHP_THD_CORE_TPS_SYNC_O_RTT_SHIFT                         20
#define BCHP_THD_CORE_TPS_SYNC_O_RTT_DEFAULT                       7

/* THD_CORE :: TPS_SYNC :: O_RTB [19:16] */
#define BCHP_THD_CORE_TPS_SYNC_O_RTB_MASK                          0x000f0000
#define BCHP_THD_CORE_TPS_SYNC_O_RTB_SHIFT                         16
#define BCHP_THD_CORE_TPS_SYNC_O_RTB_DEFAULT                       6

/* THD_CORE :: TPS_SYNC :: ACT [15:12] */
#define BCHP_THD_CORE_TPS_SYNC_ACT_MASK                            0x0000f000
#define BCHP_THD_CORE_TPS_SYNC_ACT_SHIFT                           12
#define BCHP_THD_CORE_TPS_SYNC_ACT_DEFAULT                         3

/* THD_CORE :: TPS_SYNC :: ACB [11:08] */
#define BCHP_THD_CORE_TPS_SYNC_ACB_MASK                            0x00000f00
#define BCHP_THD_CORE_TPS_SYNC_ACB_SHIFT                           8
#define BCHP_THD_CORE_TPS_SYNC_ACB_DEFAULT                         0

/* THD_CORE :: TPS_SYNC :: RTT [07:04] */
#define BCHP_THD_CORE_TPS_SYNC_RTT_MASK                            0x000000f0
#define BCHP_THD_CORE_TPS_SYNC_RTT_SHIFT                           4
#define BCHP_THD_CORE_TPS_SYNC_RTT_DEFAULT                         7

/* THD_CORE :: TPS_SYNC :: RTB [03:00] */
#define BCHP_THD_CORE_TPS_SYNC_RTB_MASK                            0x0000000f
#define BCHP_THD_CORE_TPS_SYNC_RTB_SHIFT                           0
#define BCHP_THD_CORE_TPS_SYNC_RTB_DEFAULT                         6

/***************************************************************************
 *TPS_STATUS - TPS Status
 ***************************************************************************/
/* THD_CORE :: TPS_STATUS :: reserved0 [31:15] */
#define BCHP_THD_CORE_TPS_STATUS_reserved0_MASK                    0xffff8000
#define BCHP_THD_CORE_TPS_STATUS_reserved0_SHIFT                   15

/* THD_CORE :: TPS_STATUS :: OP_STATE [14:12] */
#define BCHP_THD_CORE_TPS_STATUS_OP_STATE_MASK                     0x00007000
#define BCHP_THD_CORE_TPS_STATUS_OP_STATE_SHIFT                    12
#define BCHP_THD_CORE_TPS_STATUS_OP_STATE_DEFAULT                  0

/* THD_CORE :: TPS_STATUS :: SYNC_STATE [11:08] */
#define BCHP_THD_CORE_TPS_STATUS_SYNC_STATE_MASK                   0x00000f00
#define BCHP_THD_CORE_TPS_STATUS_SYNC_STATE_SHIFT                  8
#define BCHP_THD_CORE_TPS_STATUS_SYNC_STATE_DEFAULT                0

/* THD_CORE :: TPS_STATUS :: MATCH_SYNC_CNT [07:04] */
#define BCHP_THD_CORE_TPS_STATUS_MATCH_SYNC_CNT_MASK               0x000000f0
#define BCHP_THD_CORE_TPS_STATUS_MATCH_SYNC_CNT_SHIFT              4
#define BCHP_THD_CORE_TPS_STATUS_MATCH_SYNC_CNT_DEFAULT            0

/* THD_CORE :: TPS_STATUS :: MATCH_SYNC_BAD [03:00] */
#define BCHP_THD_CORE_TPS_STATUS_MATCH_SYNC_BAD_MASK               0x0000000f
#define BCHP_THD_CORE_TPS_STATUS_MATCH_SYNC_BAD_SHIFT              0
#define BCHP_THD_CORE_TPS_STATUS_MATCH_SYNC_BAD_DEFAULT            0

/***************************************************************************
 *TPS_MASK - TPS Mask
 ***************************************************************************/
/* THD_CORE :: TPS_MASK :: reserved0 [31:12] */
#define BCHP_THD_CORE_TPS_MASK_reserved0_MASK                      0xfffff000
#define BCHP_THD_CORE_TPS_MASK_reserved0_SHIFT                     12

/* THD_CORE :: TPS_MASK :: CELL_ID [11:11] */
#define BCHP_THD_CORE_TPS_MASK_CELL_ID_MASK                        0x00000800
#define BCHP_THD_CORE_TPS_MASK_CELL_ID_SHIFT                       11
#define BCHP_THD_CORE_TPS_MASK_CELL_ID_DEFAULT                     1

/* THD_CORE :: TPS_MASK :: LENGTH [10:10] */
#define BCHP_THD_CORE_TPS_MASK_LENGTH_MASK                         0x00000400
#define BCHP_THD_CORE_TPS_MASK_LENGTH_SHIFT                        10
#define BCHP_THD_CORE_TPS_MASK_LENGTH_DEFAULT                      1

/* THD_CORE :: TPS_MASK :: MPE_FEC [09:09] */
#define BCHP_THD_CORE_TPS_MASK_MPE_FEC_MASK                        0x00000200
#define BCHP_THD_CORE_TPS_MASK_MPE_FEC_SHIFT                       9
#define BCHP_THD_CORE_TPS_MASK_MPE_FEC_DEFAULT                     1

/* THD_CORE :: TPS_MASK :: TIME_SLICE [08:08] */
#define BCHP_THD_CORE_TPS_MASK_TIME_SLICE_MASK                     0x00000100
#define BCHP_THD_CORE_TPS_MASK_TIME_SLICE_SHIFT                    8
#define BCHP_THD_CORE_TPS_MASK_TIME_SLICE_DEFAULT                  1

/* THD_CORE :: TPS_MASK :: TRANS_MODE [07:07] */
#define BCHP_THD_CORE_TPS_MASK_TRANS_MODE_MASK                     0x00000080
#define BCHP_THD_CORE_TPS_MASK_TRANS_MODE_SHIFT                    7
#define BCHP_THD_CORE_TPS_MASK_TRANS_MODE_DEFAULT                  1

/* THD_CORE :: TPS_MASK :: GUARD [06:06] */
#define BCHP_THD_CORE_TPS_MASK_GUARD_MASK                          0x00000040
#define BCHP_THD_CORE_TPS_MASK_GUARD_SHIFT                         6
#define BCHP_THD_CORE_TPS_MASK_GUARD_DEFAULT                       1

/* THD_CORE :: TPS_MASK :: CRATE_LP [05:05] */
#define BCHP_THD_CORE_TPS_MASK_CRATE_LP_MASK                       0x00000020
#define BCHP_THD_CORE_TPS_MASK_CRATE_LP_SHIFT                      5
#define BCHP_THD_CORE_TPS_MASK_CRATE_LP_DEFAULT                    1

/* THD_CORE :: TPS_MASK :: CRATE_HP [04:04] */
#define BCHP_THD_CORE_TPS_MASK_CRATE_HP_MASK                       0x00000010
#define BCHP_THD_CORE_TPS_MASK_CRATE_HP_SHIFT                      4
#define BCHP_THD_CORE_TPS_MASK_CRATE_HP_DEFAULT                    1

/* THD_CORE :: TPS_MASK :: INDEPTH [03:03] */
#define BCHP_THD_CORE_TPS_MASK_INDEPTH_MASK                        0x00000008
#define BCHP_THD_CORE_TPS_MASK_INDEPTH_SHIFT                       3
#define BCHP_THD_CORE_TPS_MASK_INDEPTH_DEFAULT                     1

/* THD_CORE :: TPS_MASK :: HIERARCHY [02:02] */
#define BCHP_THD_CORE_TPS_MASK_HIERARCHY_MASK                      0x00000004
#define BCHP_THD_CORE_TPS_MASK_HIERARCHY_SHIFT                     2
#define BCHP_THD_CORE_TPS_MASK_HIERARCHY_DEFAULT                   1

/* THD_CORE :: TPS_MASK :: QAM [01:01] */
#define BCHP_THD_CORE_TPS_MASK_QAM_MASK                            0x00000002
#define BCHP_THD_CORE_TPS_MASK_QAM_SHIFT                           1
#define BCHP_THD_CORE_TPS_MASK_QAM_DEFAULT                         1

/* THD_CORE :: TPS_MASK :: FRAME [00:00] */
#define BCHP_THD_CORE_TPS_MASK_FRAME_MASK                          0x00000001
#define BCHP_THD_CORE_TPS_MASK_FRAME_SHIFT                         0
#define BCHP_THD_CORE_TPS_MASK_FRAME_DEFAULT                       1

/***************************************************************************
 *TPS_FAST - TPS Fast Synchronization
 ***************************************************************************/
/* THD_CORE :: TPS_FAST :: ATTEMPTS [31:27] */
#define BCHP_THD_CORE_TPS_FAST_ATTEMPTS_MASK                       0xf8000000
#define BCHP_THD_CORE_TPS_FAST_ATTEMPTS_SHIFT                      27
#define BCHP_THD_CORE_TPS_FAST_ATTEMPTS_DEFAULT                    0

/* THD_CORE :: TPS_FAST :: reserved0 [26:26] */
#define BCHP_THD_CORE_TPS_FAST_reserved0_MASK                      0x04000000
#define BCHP_THD_CORE_TPS_FAST_reserved0_SHIFT                     26

/* THD_CORE :: TPS_FAST :: SHIFTS [25:20] */
#define BCHP_THD_CORE_TPS_FAST_SHIFTS_MASK                         0x03f00000
#define BCHP_THD_CORE_TPS_FAST_SHIFTS_SHIFT                        20
#define BCHP_THD_CORE_TPS_FAST_SHIFTS_DEFAULT                      0

/* THD_CORE :: TPS_FAST :: SAVE_OV [19:19] */
#define BCHP_THD_CORE_TPS_FAST_SAVE_OV_MASK                        0x00080000
#define BCHP_THD_CORE_TPS_FAST_SAVE_OV_SHIFT                       19
#define BCHP_THD_CORE_TPS_FAST_SAVE_OV_DEFAULT                     0

/* THD_CORE :: TPS_FAST :: reserved1 [18:17] */
#define BCHP_THD_CORE_TPS_FAST_reserved1_MASK                      0x00060000
#define BCHP_THD_CORE_TPS_FAST_reserved1_SHIFT                     17

/* THD_CORE :: TPS_FAST :: BITS [16:12] */
#define BCHP_THD_CORE_TPS_FAST_BITS_MASK                           0x0001f000
#define BCHP_THD_CORE_TPS_FAST_BITS_SHIFT                          12
#define BCHP_THD_CORE_TPS_FAST_BITS_DEFAULT                        0

/* THD_CORE :: TPS_FAST :: OFFSET [11:04] */
#define BCHP_THD_CORE_TPS_FAST_OFFSET_MASK                         0x00000ff0
#define BCHP_THD_CORE_TPS_FAST_OFFSET_SHIFT                        4
#define BCHP_THD_CORE_TPS_FAST_OFFSET_DEFAULT                      0

/* THD_CORE :: TPS_FAST :: FORCE [03:03] */
#define BCHP_THD_CORE_TPS_FAST_FORCE_MASK                          0x00000008
#define BCHP_THD_CORE_TPS_FAST_FORCE_SHIFT                         3
#define BCHP_THD_CORE_TPS_FAST_FORCE_DEFAULT                       0

/* THD_CORE :: TPS_FAST :: SAVE [02:02] */
#define BCHP_THD_CORE_TPS_FAST_SAVE_MASK                           0x00000004
#define BCHP_THD_CORE_TPS_FAST_SAVE_SHIFT                          2
#define BCHP_THD_CORE_TPS_FAST_SAVE_DEFAULT                        0

/* THD_CORE :: TPS_FAST :: MODE [01:01] */
#define BCHP_THD_CORE_TPS_FAST_MODE_MASK                           0x00000002
#define BCHP_THD_CORE_TPS_FAST_MODE_SHIFT                          1
#define BCHP_THD_CORE_TPS_FAST_MODE_DEFAULT                        0

/* THD_CORE :: TPS_FAST :: ENABLE [00:00] */
#define BCHP_THD_CORE_TPS_FAST_ENABLE_MASK                         0x00000001
#define BCHP_THD_CORE_TPS_FAST_ENABLE_SHIFT                        0
#define BCHP_THD_CORE_TPS_FAST_ENABLE_DEFAULT                      0

/***************************************************************************
 *TPS_EXT_TIME - TPS External Time
 ***************************************************************************/
/* THD_CORE :: TPS_EXT_TIME :: reserved0 [31:20] */
#define BCHP_THD_CORE_TPS_EXT_TIME_reserved0_MASK                  0xfff00000
#define BCHP_THD_CORE_TPS_EXT_TIME_reserved0_SHIFT                 20

/* THD_CORE :: TPS_EXT_TIME :: EXT_TIME [19:00] */
#define BCHP_THD_CORE_TPS_EXT_TIME_EXT_TIME_MASK                   0x000fffff
#define BCHP_THD_CORE_TPS_EXT_TIME_EXT_TIME_SHIFT                  0
#define BCHP_THD_CORE_TPS_EXT_TIME_EXT_TIME_DEFAULT                0

/***************************************************************************
 *TPS_INT_TIME - TPS Internal Time
 ***************************************************************************/
/* THD_CORE :: TPS_INT_TIME :: reserved0 [31:27] */
#define BCHP_THD_CORE_TPS_INT_TIME_reserved0_MASK                  0xf8000000
#define BCHP_THD_CORE_TPS_INT_TIME_reserved0_SHIFT                 27

/* THD_CORE :: TPS_INT_TIME :: SAVED_SYMBOL [26:20] */
#define BCHP_THD_CORE_TPS_INT_TIME_SAVED_SYMBOL_MASK               0x07f00000
#define BCHP_THD_CORE_TPS_INT_TIME_SAVED_SYMBOL_SHIFT              20
#define BCHP_THD_CORE_TPS_INT_TIME_SAVED_SYMBOL_DEFAULT            0

/* THD_CORE :: TPS_INT_TIME :: SAVED_FRAME [19:18] */
#define BCHP_THD_CORE_TPS_INT_TIME_SAVED_FRAME_MASK                0x000c0000
#define BCHP_THD_CORE_TPS_INT_TIME_SAVED_FRAME_SHIFT               18
#define BCHP_THD_CORE_TPS_INT_TIME_SAVED_FRAME_DEFAULT             0

/* THD_CORE :: TPS_INT_TIME :: EXPECTED_SYMBOL [17:11] */
#define BCHP_THD_CORE_TPS_INT_TIME_EXPECTED_SYMBOL_MASK            0x0003f800
#define BCHP_THD_CORE_TPS_INT_TIME_EXPECTED_SYMBOL_SHIFT           11
#define BCHP_THD_CORE_TPS_INT_TIME_EXPECTED_SYMBOL_DEFAULT         0

/* THD_CORE :: TPS_INT_TIME :: EXPECTED_FRAME [10:09] */
#define BCHP_THD_CORE_TPS_INT_TIME_EXPECTED_FRAME_MASK             0x00000600
#define BCHP_THD_CORE_TPS_INT_TIME_EXPECTED_FRAME_SHIFT            9
#define BCHP_THD_CORE_TPS_INT_TIME_EXPECTED_FRAME_DEFAULT          0

/* THD_CORE :: TPS_INT_TIME :: CUR_SYMBOL [08:02] */
#define BCHP_THD_CORE_TPS_INT_TIME_CUR_SYMBOL_MASK                 0x000001fc
#define BCHP_THD_CORE_TPS_INT_TIME_CUR_SYMBOL_SHIFT                2
#define BCHP_THD_CORE_TPS_INT_TIME_CUR_SYMBOL_DEFAULT              0

/* THD_CORE :: TPS_INT_TIME :: CUR_FRAME [01:00] */
#define BCHP_THD_CORE_TPS_INT_TIME_CUR_FRAME_MASK                  0x00000003
#define BCHP_THD_CORE_TPS_INT_TIME_CUR_FRAME_SHIFT                 0
#define BCHP_THD_CORE_TPS_INT_TIME_CUR_FRAME_DEFAULT               0

/***************************************************************************
 *TPS_PARITY_01 - TPS Parity Bits for Frames 0 and 1
 ***************************************************************************/
/* THD_CORE :: TPS_PARITY_01 :: reserved0 [31:30] */
#define BCHP_THD_CORE_TPS_PARITY_01_reserved0_MASK                 0xc0000000
#define BCHP_THD_CORE_TPS_PARITY_01_reserved0_SHIFT                30

/* THD_CORE :: TPS_PARITY_01 :: PARITY_1 [29:16] */
#define BCHP_THD_CORE_TPS_PARITY_01_PARITY_1_MASK                  0x3fff0000
#define BCHP_THD_CORE_TPS_PARITY_01_PARITY_1_SHIFT                 16
#define BCHP_THD_CORE_TPS_PARITY_01_PARITY_1_DEFAULT               0

/* THD_CORE :: TPS_PARITY_01 :: reserved1 [15:14] */
#define BCHP_THD_CORE_TPS_PARITY_01_reserved1_MASK                 0x0000c000
#define BCHP_THD_CORE_TPS_PARITY_01_reserved1_SHIFT                14

/* THD_CORE :: TPS_PARITY_01 :: PARITY_0 [13:00] */
#define BCHP_THD_CORE_TPS_PARITY_01_PARITY_0_MASK                  0x00003fff
#define BCHP_THD_CORE_TPS_PARITY_01_PARITY_0_SHIFT                 0
#define BCHP_THD_CORE_TPS_PARITY_01_PARITY_0_DEFAULT               0

/***************************************************************************
 *TPS_PARITY_23 - TPS Parity Bits for Frames 2 and 3
 ***************************************************************************/
/* THD_CORE :: TPS_PARITY_23 :: reserved0 [31:30] */
#define BCHP_THD_CORE_TPS_PARITY_23_reserved0_MASK                 0xc0000000
#define BCHP_THD_CORE_TPS_PARITY_23_reserved0_SHIFT                30

/* THD_CORE :: TPS_PARITY_23 :: PARITY_3 [29:16] */
#define BCHP_THD_CORE_TPS_PARITY_23_PARITY_3_MASK                  0x3fff0000
#define BCHP_THD_CORE_TPS_PARITY_23_PARITY_3_SHIFT                 16
#define BCHP_THD_CORE_TPS_PARITY_23_PARITY_3_DEFAULT               0

/* THD_CORE :: TPS_PARITY_23 :: reserved1 [15:14] */
#define BCHP_THD_CORE_TPS_PARITY_23_reserved1_MASK                 0x0000c000
#define BCHP_THD_CORE_TPS_PARITY_23_reserved1_SHIFT                14

/* THD_CORE :: TPS_PARITY_23 :: PARITY_2 [13:00] */
#define BCHP_THD_CORE_TPS_PARITY_23_PARITY_2_MASK                  0x00003fff
#define BCHP_THD_CORE_TPS_PARITY_23_PARITY_2_SHIFT                 0
#define BCHP_THD_CORE_TPS_PARITY_23_PARITY_2_DEFAULT               0

/***************************************************************************
 *BCH_NBERC - BCH Clean Block Counter
 ***************************************************************************/
/* THD_CORE :: BCH_NBERC :: reserved0 [31:17] */
#define BCHP_THD_CORE_BCH_NBERC_reserved0_MASK                     0xfffe0000
#define BCHP_THD_CORE_BCH_NBERC_reserved0_SHIFT                    17

/* THD_CORE :: BCH_NBERC :: BCH_CAPERC [16:16] */
#define BCHP_THD_CORE_BCH_NBERC_BCH_CAPERC_MASK                    0x00010000
#define BCHP_THD_CORE_BCH_NBERC_BCH_CAPERC_SHIFT                   16
#define BCHP_THD_CORE_BCH_NBERC_BCH_CAPERC_DEFAULT                 0

/* THD_CORE :: BCH_NBERC :: BCH_NBERC [15:00] */
#define BCHP_THD_CORE_BCH_NBERC_BCH_NBERC_MASK                     0x0000ffff
#define BCHP_THD_CORE_BCH_NBERC_BCH_NBERC_SHIFT                    0
#define BCHP_THD_CORE_BCH_NBERC_BCH_NBERC_DEFAULT                  0

/***************************************************************************
 *BCH_CBERC - BCH Corrected Block Counter
 ***************************************************************************/
/* THD_CORE :: BCH_CBERC :: reserved0 [31:16] */
#define BCHP_THD_CORE_BCH_CBERC_reserved0_MASK                     0xffff0000
#define BCHP_THD_CORE_BCH_CBERC_reserved0_SHIFT                    16

/* THD_CORE :: BCH_CBERC :: BCH_CBERC [15:00] */
#define BCHP_THD_CORE_BCH_CBERC_BCH_CBERC_MASK                     0x0000ffff
#define BCHP_THD_CORE_BCH_CBERC_BCH_CBERC_SHIFT                    0
#define BCHP_THD_CORE_BCH_CBERC_BCH_CBERC_DEFAULT                  0

/***************************************************************************
 *BCH_UBERC - BCH Uncorrectable Block Counter
 ***************************************************************************/
/* THD_CORE :: BCH_UBERC :: reserved0 [31:16] */
#define BCHP_THD_CORE_BCH_UBERC_reserved0_MASK                     0xffff0000
#define BCHP_THD_CORE_BCH_UBERC_reserved0_SHIFT                    16

/* THD_CORE :: BCH_UBERC :: BCH_UBERC [15:00] */
#define BCHP_THD_CORE_BCH_UBERC_BCH_UBERC_MASK                     0x0000ffff
#define BCHP_THD_CORE_BCH_UBERC_BCH_UBERC_SHIFT                    0
#define BCHP_THD_CORE_BCH_UBERC_BCH_UBERC_DEFAULT                  0

/***************************************************************************
 *FEC - FEC Control
 ***************************************************************************/
/* THD_CORE :: FEC :: reserved0 [31:07] */
#define BCHP_THD_CORE_FEC_reserved0_MASK                           0xffffff80
#define BCHP_THD_CORE_FEC_reserved0_SHIFT                          7

/* THD_CORE :: FEC :: AUTO_REACQ [06:06] */
#define BCHP_THD_CORE_FEC_AUTO_REACQ_MASK                          0x00000040
#define BCHP_THD_CORE_FEC_AUTO_REACQ_SHIFT                         6
#define BCHP_THD_CORE_FEC_AUTO_REACQ_DEFAULT                       0

/* THD_CORE :: FEC :: SYNC_MODE [05:05] */
#define BCHP_THD_CORE_FEC_SYNC_MODE_MASK                           0x00000020
#define BCHP_THD_CORE_FEC_SYNC_MODE_SHIFT                          5
#define BCHP_THD_CORE_FEC_SYNC_MODE_DEFAULT                        0

/* THD_CORE :: FEC :: INDEPTH_INC [04:04] */
#define BCHP_THD_CORE_FEC_INDEPTH_INC_MASK                         0x00000010
#define BCHP_THD_CORE_FEC_INDEPTH_INC_SHIFT                        4
#define BCHP_THD_CORE_FEC_INDEPTH_INC_DEFAULT                      0

/* THD_CORE :: FEC :: FSA_EN [03:03] */
#define BCHP_THD_CORE_FEC_FSA_EN_MASK                              0x00000008
#define BCHP_THD_CORE_FEC_FSA_EN_SHIFT                             3
#define BCHP_THD_CORE_FEC_FSA_EN_DEFAULT                           0

/* THD_CORE :: FEC :: CAPERC [02:02] */
#define BCHP_THD_CORE_FEC_CAPERC_MASK                              0x00000004
#define BCHP_THD_CORE_FEC_CAPERC_SHIFT                             2
#define BCHP_THD_CORE_FEC_CAPERC_DEFAULT                           0

/* THD_CORE :: FEC :: FLIPEO [01:01] */
#define BCHP_THD_CORE_FEC_FLIPEO_MASK                              0x00000002
#define BCHP_THD_CORE_FEC_FLIPEO_SHIFT                             1
#define BCHP_THD_CORE_FEC_FLIPEO_DEFAULT                           0

/* THD_CORE :: FEC :: HP [00:00] */
#define BCHP_THD_CORE_FEC_HP_MASK                                  0x00000001
#define BCHP_THD_CORE_FEC_HP_SHIFT                                 0
#define BCHP_THD_CORE_FEC_HP_DEFAULT                               1

/***************************************************************************
 *FEC_SYNC - FEC Sync Acquisition and Retention
 ***************************************************************************/
/* THD_CORE :: FEC_SYNC :: ACT [31:24] */
#define BCHP_THD_CORE_FEC_SYNC_ACT_MASK                            0xff000000
#define BCHP_THD_CORE_FEC_SYNC_ACT_SHIFT                           24
#define BCHP_THD_CORE_FEC_SYNC_ACT_DEFAULT                         7

/* THD_CORE :: FEC_SYNC :: ACB [23:16] */
#define BCHP_THD_CORE_FEC_SYNC_ACB_MASK                            0x00ff0000
#define BCHP_THD_CORE_FEC_SYNC_ACB_SHIFT                           16
#define BCHP_THD_CORE_FEC_SYNC_ACB_DEFAULT                         0

/* THD_CORE :: FEC_SYNC :: RTT [15:08] */
#define BCHP_THD_CORE_FEC_SYNC_RTT_MASK                            0x0000ff00
#define BCHP_THD_CORE_FEC_SYNC_RTT_SHIFT                           8
#define BCHP_THD_CORE_FEC_SYNC_RTT_DEFAULT                         31

/* THD_CORE :: FEC_SYNC :: RTB [07:00] */
#define BCHP_THD_CORE_FEC_SYNC_RTB_MASK                            0x000000ff
#define BCHP_THD_CORE_FEC_SYNC_RTB_SHIFT                           0
#define BCHP_THD_CORE_FEC_SYNC_RTB_DEFAULT                         30

/***************************************************************************
 *FEC_STATUS - FEC Status
 ***************************************************************************/
/* THD_CORE :: FEC_STATUS :: reserved0 [31:04] */
#define BCHP_THD_CORE_FEC_STATUS_reserved0_MASK                    0xfffffff0
#define BCHP_THD_CORE_FEC_STATUS_reserved0_SHIFT                   4

/* THD_CORE :: FEC_STATUS :: SYNC_STATE [03:00] */
#define BCHP_THD_CORE_FEC_STATUS_SYNC_STATE_MASK                   0x0000000f
#define BCHP_THD_CORE_FEC_STATUS_SYNC_STATE_SHIFT                  0
#define BCHP_THD_CORE_FEC_STATUS_SYNC_STATE_DEFAULT                0

/***************************************************************************
 *FEC_SA - FEC Signature Analyzer
 ***************************************************************************/
/* THD_CORE :: FEC_SA :: FSA [31:00] */
#define BCHP_THD_CORE_FEC_SA_FSA_MASK                              0xffffffff
#define BCHP_THD_CORE_FEC_SA_FSA_SHIFT                             0
#define BCHP_THD_CORE_FEC_SA_FSA_DEFAULT                           1431655765

/***************************************************************************
 *VIT - Viterbi Control
 ***************************************************************************/
/* THD_CORE :: VIT :: reserved0 [31:14] */
#define BCHP_THD_CORE_VIT_reserved0_MASK                           0xffffc000
#define BCHP_THD_CORE_VIT_reserved0_SHIFT                          14

/* THD_CORE :: VIT :: UBACS [13:13] */
#define BCHP_THD_CORE_VIT_UBACS_MASK                               0x00002000
#define BCHP_THD_CORE_VIT_UBACS_SHIFT                              13
#define BCHP_THD_CORE_VIT_UBACS_DEFAULT                            0

/* THD_CORE :: VIT :: MSTATE [12:12] */
#define BCHP_THD_CORE_VIT_MSTATE_MASK                              0x00001000
#define BCHP_THD_CORE_VIT_MSTATE_SHIFT                             12
#define BCHP_THD_CORE_VIT_MSTATE_DEFAULT                           0

/* THD_CORE :: VIT :: reserved1 [11:11] */
#define BCHP_THD_CORE_VIT_reserved1_MASK                           0x00000800
#define BCHP_THD_CORE_VIT_reserved1_SHIFT                          11

/* THD_CORE :: VIT :: OVM [10:10] */
#define BCHP_THD_CORE_VIT_OVM_MASK                                 0x00000400
#define BCHP_THD_CORE_VIT_OVM_SHIFT                                10
#define BCHP_THD_CORE_VIT_OVM_DEFAULT                              0

/* THD_CORE :: VIT :: RSA [09:09] */
#define BCHP_THD_CORE_VIT_RSA_MASK                                 0x00000200
#define BCHP_THD_CORE_VIT_RSA_SHIFT                                9
#define BCHP_THD_CORE_VIT_RSA_DEFAULT                              1

/* THD_CORE :: VIT :: REACQ [08:08] */
#define BCHP_THD_CORE_VIT_REACQ_MASK                               0x00000100
#define BCHP_THD_CORE_VIT_REACQ_SHIFT                              8
#define BCHP_THD_CORE_VIT_REACQ_DEFAULT                            0

/* THD_CORE :: VIT :: NORET [07:07] */
#define BCHP_THD_CORE_VIT_NORET_MASK                               0x00000080
#define BCHP_THD_CORE_VIT_NORET_SHIFT                              7
#define BCHP_THD_CORE_VIT_NORET_DEFAULT                            0

/* THD_CORE :: VIT :: BPSK [06:06] */
#define BCHP_THD_CORE_VIT_BPSK_MASK                                0x00000040
#define BCHP_THD_CORE_VIT_BPSK_SHIFT                               6
#define BCHP_THD_CORE_VIT_BPSK_DEFAULT                             0

/* THD_CORE :: VIT :: SPLTMX [05:05] */
#define BCHP_THD_CORE_VIT_SPLTMX_MASK                              0x00000020
#define BCHP_THD_CORE_VIT_SPLTMX_SHIFT                             5
#define BCHP_THD_CORE_VIT_SPLTMX_DEFAULT                           0

/* THD_CORE :: VIT :: OQPSK [04:04] */
#define BCHP_THD_CORE_VIT_OQPSK_MASK                               0x00000010
#define BCHP_THD_CORE_VIT_OQPSK_SHIFT                              4
#define BCHP_THD_CORE_VIT_OQPSK_DEFAULT                            0

/* THD_CORE :: VIT :: DCIFLG [03:03] */
#define BCHP_THD_CORE_VIT_DCIFLG_MASK                              0x00000008
#define BCHP_THD_CORE_VIT_DCIFLG_SHIFT                             3
#define BCHP_THD_CORE_VIT_DCIFLG_DEFAULT                           0

/* THD_CORE :: VIT :: SLPSYN [02:02] */
#define BCHP_THD_CORE_VIT_SLPSYN_MASK                              0x00000004
#define BCHP_THD_CORE_VIT_SLPSYN_SHIFT                             2
#define BCHP_THD_CORE_VIT_SLPSYN_DEFAULT                           1

/* THD_CORE :: VIT :: INVCTL [01:00] */
#define BCHP_THD_CORE_VIT_INVCTL_MASK                              0x00000003
#define BCHP_THD_CORE_VIT_INVCTL_SHIFT                             0
#define BCHP_THD_CORE_VIT_INVCTL_DEFAULT                           3

/***************************************************************************
 *VIT_OVS - Viterbi Status Overwrite
 ***************************************************************************/
/* THD_CORE :: VIT_OVS :: reserved0 [31:14] */
#define BCHP_THD_CORE_VIT_OVS_reserved0_MASK                       0xffffc000
#define BCHP_THD_CORE_VIT_OVS_reserved0_SHIFT                      14

/* THD_CORE :: VIT_OVS :: OV_SPINV_STATE [13:12] */
#define BCHP_THD_CORE_VIT_OVS_OV_SPINV_STATE_MASK                  0x00003000
#define BCHP_THD_CORE_VIT_OVS_OV_SPINV_STATE_SHIFT                 12
#define BCHP_THD_CORE_VIT_OVS_OV_SPINV_STATE_DEFAULT               0

/* THD_CORE :: VIT_OVS :: OV_PUNCT_MODE [11:08] */
#define BCHP_THD_CORE_VIT_OVS_OV_PUNCT_MODE_MASK                   0x00000f00
#define BCHP_THD_CORE_VIT_OVS_OV_PUNCT_MODE_SHIFT                  8
#define BCHP_THD_CORE_VIT_OVS_OV_PUNCT_MODE_DEFAULT                0

/* THD_CORE :: VIT_OVS :: reserved1 [07:07] */
#define BCHP_THD_CORE_VIT_OVS_reserved1_MASK                       0x00000080
#define BCHP_THD_CORE_VIT_OVS_reserved1_SHIFT                      7

/* THD_CORE :: VIT_OVS :: OV_PUNCT_DLY [06:03] */
#define BCHP_THD_CORE_VIT_OVS_OV_PUNCT_DLY_MASK                    0x00000078
#define BCHP_THD_CORE_VIT_OVS_OV_PUNCT_DLY_SHIFT                   3
#define BCHP_THD_CORE_VIT_OVS_OV_PUNCT_DLY_DEFAULT                 0

/* THD_CORE :: VIT_OVS :: OV_PHS_ROT [02:01] */
#define BCHP_THD_CORE_VIT_OVS_OV_PHS_ROT_MASK                      0x00000006
#define BCHP_THD_CORE_VIT_OVS_OV_PHS_ROT_SHIFT                     1
#define BCHP_THD_CORE_VIT_OVS_OV_PHS_ROT_DEFAULT                   0

/* THD_CORE :: VIT_OVS :: OV_BPSK_TIMING [00:00] */
#define BCHP_THD_CORE_VIT_OVS_OV_BPSK_TIMING_MASK                  0x00000001
#define BCHP_THD_CORE_VIT_OVS_OV_BPSK_TIMING_SHIFT                 0
#define BCHP_THD_CORE_VIT_OVS_OV_BPSK_TIMING_DEFAULT               0

/***************************************************************************
 *VIT_THR0 - Viterbi Sync Error Threshold for Rate-1/2
 ***************************************************************************/
/* THD_CORE :: VIT_THR0 :: reserved0 [31:16] */
#define BCHP_THD_CORE_VIT_THR0_reserved0_MASK                      0xffff0000
#define BCHP_THD_CORE_VIT_THR0_reserved0_SHIFT                     16

/* THD_CORE :: VIT_THR0 :: VTH0 [15:00] */
#define BCHP_THD_CORE_VIT_THR0_VTH0_MASK                           0x0000ffff
#define BCHP_THD_CORE_VIT_THR0_VTH0_SHIFT                          0
#define BCHP_THD_CORE_VIT_THR0_VTH0_DEFAULT                        1152

/***************************************************************************
 *VIT_THR1 - Viterbi Sync Error Threshold for Rate-2/3
 ***************************************************************************/
/* THD_CORE :: VIT_THR1 :: reserved0 [31:16] */
#define BCHP_THD_CORE_VIT_THR1_reserved0_MASK                      0xffff0000
#define BCHP_THD_CORE_VIT_THR1_reserved0_SHIFT                     16

/* THD_CORE :: VIT_THR1 :: VTH1 [15:00] */
#define BCHP_THD_CORE_VIT_THR1_VTH1_MASK                           0x0000ffff
#define BCHP_THD_CORE_VIT_THR1_VTH1_SHIFT                          0
#define BCHP_THD_CORE_VIT_THR1_VTH1_DEFAULT                        1536

/***************************************************************************
 *VIT_THR2 - Viterbi Sync Error Threshold for Rate-3/4
 ***************************************************************************/
/* THD_CORE :: VIT_THR2 :: reserved0 [31:16] */
#define BCHP_THD_CORE_VIT_THR2_reserved0_MASK                      0xffff0000
#define BCHP_THD_CORE_VIT_THR2_reserved0_SHIFT                     16

/* THD_CORE :: VIT_THR2 :: VTH2 [15:00] */
#define BCHP_THD_CORE_VIT_THR2_VTH2_MASK                           0x0000ffff
#define BCHP_THD_CORE_VIT_THR2_VTH2_SHIFT                          0
#define BCHP_THD_CORE_VIT_THR2_VTH2_DEFAULT                        1920

/***************************************************************************
 *VIT_THR3 - Viterbi Sync Error Threshold for Rate-5/6
 ***************************************************************************/
/* THD_CORE :: VIT_THR3 :: reserved0 [31:16] */
#define BCHP_THD_CORE_VIT_THR3_reserved0_MASK                      0xffff0000
#define BCHP_THD_CORE_VIT_THR3_reserved0_SHIFT                     16

/* THD_CORE :: VIT_THR3 :: VTH3 [15:00] */
#define BCHP_THD_CORE_VIT_THR3_VTH3_MASK                           0x0000ffff
#define BCHP_THD_CORE_VIT_THR3_VTH3_SHIFT                          0
#define BCHP_THD_CORE_VIT_THR3_VTH3_DEFAULT                        2150

/***************************************************************************
 *VIT_THR4 - Viterbi Sync Error Threshold for Rate-6/7
 ***************************************************************************/
/* THD_CORE :: VIT_THR4 :: reserved0 [31:16] */
#define BCHP_THD_CORE_VIT_THR4_reserved0_MASK                      0xffff0000
#define BCHP_THD_CORE_VIT_THR4_reserved0_SHIFT                     16

/* THD_CORE :: VIT_THR4 :: VTH4 [15:00] */
#define BCHP_THD_CORE_VIT_THR4_VTH4_MASK                           0x0000ffff
#define BCHP_THD_CORE_VIT_THR4_VTH4_SHIFT                          0
#define BCHP_THD_CORE_VIT_THR4_VTH4_DEFAULT                        2176

/***************************************************************************
 *VIT_THR5 - Viterbi Sync Error Threshold for Rate-7/8
 ***************************************************************************/
/* THD_CORE :: VIT_THR5 :: reserved0 [31:16] */
#define BCHP_THD_CORE_VIT_THR5_reserved0_MASK                      0xffff0000
#define BCHP_THD_CORE_VIT_THR5_reserved0_SHIFT                     16

/* THD_CORE :: VIT_THR5 :: VTH5 [15:00] */
#define BCHP_THD_CORE_VIT_THR5_VTH5_MASK                           0x0000ffff
#define BCHP_THD_CORE_VIT_THR5_VTH5_SHIFT                          0
#define BCHP_THD_CORE_VIT_THR5_VTH5_DEFAULT                        2304

/***************************************************************************
 *VIT_INT - Viterbi Sync Integration Period
 ***************************************************************************/
/* THD_CORE :: VIT_INT :: reserved0 [31:16] */
#define BCHP_THD_CORE_VIT_INT_reserved0_MASK                       0xffff0000
#define BCHP_THD_CORE_VIT_INT_reserved0_SHIFT                      16

/* THD_CORE :: VIT_INT :: VINT [15:00] */
#define BCHP_THD_CORE_VIT_INT_VINT_MASK                            0x0000ffff
#define BCHP_THD_CORE_VIT_INT_VINT_SHIFT                           0
#define BCHP_THD_CORE_VIT_INT_VINT_DEFAULT                         10215

/***************************************************************************
 *VIT_CNT - Viterbi Sync Integration Counter
 ***************************************************************************/
/* THD_CORE :: VIT_CNT :: reserved0 [31:16] */
#define BCHP_THD_CORE_VIT_CNT_reserved0_MASK                       0xffff0000
#define BCHP_THD_CORE_VIT_CNT_reserved0_SHIFT                      16

/* THD_CORE :: VIT_CNT :: VCNT [15:00] */
#define BCHP_THD_CORE_VIT_CNT_VCNT_MASK                            0x0000ffff
#define BCHP_THD_CORE_VIT_CNT_VCNT_SHIFT                           0
#define BCHP_THD_CORE_VIT_CNT_VCNT_DEFAULT                         0

/***************************************************************************
 *VIT_RCNT - Viterbi Re-encoder Counter
 ***************************************************************************/
/* THD_CORE :: VIT_RCNT :: reserved0 [31:16] */
#define BCHP_THD_CORE_VIT_RCNT_reserved0_MASK                      0xffff0000
#define BCHP_THD_CORE_VIT_RCNT_reserved0_SHIFT                     16

/* THD_CORE :: VIT_RCNT :: VRCV [15:00] */
#define BCHP_THD_CORE_VIT_RCNT_VRCV_MASK                           0x0000ffff
#define BCHP_THD_CORE_VIT_RCNT_VRCV_SHIFT                          0
#define BCHP_THD_CORE_VIT_RCNT_VRCV_DEFAULT                        0

/***************************************************************************
 *VIT_RERR - Viterbi Re-encoder Error
 ***************************************************************************/
/* THD_CORE :: VIT_RERR :: reserved0 [31:16] */
#define BCHP_THD_CORE_VIT_RERR_reserved0_MASK                      0xffff0000
#define BCHP_THD_CORE_VIT_RERR_reserved0_SHIFT                     16

/* THD_CORE :: VIT_RERR :: VREC [15:00] */
#define BCHP_THD_CORE_VIT_RERR_VREC_MASK                           0x0000ffff
#define BCHP_THD_CORE_VIT_RERR_VREC_SHIFT                          0
#define BCHP_THD_CORE_VIT_RERR_VREC_DEFAULT                        0

/***************************************************************************
 *VIT_STATUS - Viterbi Status
 ***************************************************************************/
/* THD_CORE :: VIT_STATUS :: reserved0 [31:14] */
#define BCHP_THD_CORE_VIT_STATUS_reserved0_MASK                    0xffffc000
#define BCHP_THD_CORE_VIT_STATUS_reserved0_SHIFT                   14

/* THD_CORE :: VIT_STATUS :: SPINV_STATE [13:12] */
#define BCHP_THD_CORE_VIT_STATUS_SPINV_STATE_MASK                  0x00003000
#define BCHP_THD_CORE_VIT_STATUS_SPINV_STATE_SHIFT                 12
#define BCHP_THD_CORE_VIT_STATUS_SPINV_STATE_DEFAULT               0

/* THD_CORE :: VIT_STATUS :: PUNCT_MODE [11:08] */
#define BCHP_THD_CORE_VIT_STATUS_PUNCT_MODE_MASK                   0x00000f00
#define BCHP_THD_CORE_VIT_STATUS_PUNCT_MODE_SHIFT                  8
#define BCHP_THD_CORE_VIT_STATUS_PUNCT_MODE_DEFAULT                0

/* THD_CORE :: VIT_STATUS :: reserved1 [07:07] */
#define BCHP_THD_CORE_VIT_STATUS_reserved1_MASK                    0x00000080
#define BCHP_THD_CORE_VIT_STATUS_reserved1_SHIFT                   7

/* THD_CORE :: VIT_STATUS :: PUNCT_DLY [06:03] */
#define BCHP_THD_CORE_VIT_STATUS_PUNCT_DLY_MASK                    0x00000078
#define BCHP_THD_CORE_VIT_STATUS_PUNCT_DLY_SHIFT                   3
#define BCHP_THD_CORE_VIT_STATUS_PUNCT_DLY_DEFAULT                 0

/* THD_CORE :: VIT_STATUS :: PHS_ROT [02:01] */
#define BCHP_THD_CORE_VIT_STATUS_PHS_ROT_MASK                      0x00000006
#define BCHP_THD_CORE_VIT_STATUS_PHS_ROT_SHIFT                     1
#define BCHP_THD_CORE_VIT_STATUS_PHS_ROT_DEFAULT                   0

/* THD_CORE :: VIT_STATUS :: BPSK_TIMING [00:00] */
#define BCHP_THD_CORE_VIT_STATUS_BPSK_TIMING_MASK                  0x00000001
#define BCHP_THD_CORE_VIT_STATUS_BPSK_TIMING_SHIFT                 0
#define BCHP_THD_CORE_VIT_STATUS_BPSK_TIMING_DEFAULT               0

/***************************************************************************
 *VIT_STC - Viterbi State Change Counter
 ***************************************************************************/
/* THD_CORE :: VIT_STC :: reserved0 [31:16] */
#define BCHP_THD_CORE_VIT_STC_reserved0_MASK                       0xffff0000
#define BCHP_THD_CORE_VIT_STC_reserved0_SHIFT                      16

/* THD_CORE :: VIT_STC :: VSTC [15:00] */
#define BCHP_THD_CORE_VIT_STC_VSTC_MASK                            0x0000ffff
#define BCHP_THD_CORE_VIT_STC_VSTC_SHIFT                           0
#define BCHP_THD_CORE_VIT_STC_VSTC_DEFAULT                         0

/***************************************************************************
 *RS_CERC - RS Corrected Bit Counter
 ***************************************************************************/
/* THD_CORE :: RS_CERC :: CERC [31:00] */
#define BCHP_THD_CORE_RS_CERC_CERC_MASK                            0xffffffff
#define BCHP_THD_CORE_RS_CERC_CERC_SHIFT                           0
#define BCHP_THD_CORE_RS_CERC_CERC_DEFAULT                         0

/***************************************************************************
 *RS_NBERC - RS Clean Block Counter
 ***************************************************************************/
/* THD_CORE :: RS_NBERC :: NBERC [31:00] */
#define BCHP_THD_CORE_RS_NBERC_NBERC_MASK                          0xffffffff
#define BCHP_THD_CORE_RS_NBERC_NBERC_SHIFT                         0
#define BCHP_THD_CORE_RS_NBERC_NBERC_DEFAULT                       0

/***************************************************************************
 *RS_CBERC - RS Corrected Block Counter
 ***************************************************************************/
/* THD_CORE :: RS_CBERC :: CBERC [31:00] */
#define BCHP_THD_CORE_RS_CBERC_CBERC_MASK                          0xffffffff
#define BCHP_THD_CORE_RS_CBERC_CBERC_SHIFT                         0
#define BCHP_THD_CORE_RS_CBERC_CBERC_DEFAULT                       0

/***************************************************************************
 *RS_UBERC - RS Uncorrectable Block Counter
 ***************************************************************************/
/* THD_CORE :: RS_UBERC :: UBERC [31:00] */
#define BCHP_THD_CORE_RS_UBERC_UBERC_MASK                          0xffffffff
#define BCHP_THD_CORE_RS_UBERC_UBERC_SHIFT                         0
#define BCHP_THD_CORE_RS_UBERC_UBERC_DEFAULT                       0

/***************************************************************************
 *RS_CERC_B - RS Corrected Bit Counter - ISDB-T Layer B
 ***************************************************************************/
/* THD_CORE :: RS_CERC_B :: CERC [31:00] */
#define BCHP_THD_CORE_RS_CERC_B_CERC_MASK                          0xffffffff
#define BCHP_THD_CORE_RS_CERC_B_CERC_SHIFT                         0
#define BCHP_THD_CORE_RS_CERC_B_CERC_DEFAULT                       0

/***************************************************************************
 *RS_NBERC_B - RS Clean Block Counter - ISDB-T Layer B
 ***************************************************************************/
/* THD_CORE :: RS_NBERC_B :: NBERC [31:00] */
#define BCHP_THD_CORE_RS_NBERC_B_NBERC_MASK                        0xffffffff
#define BCHP_THD_CORE_RS_NBERC_B_NBERC_SHIFT                       0
#define BCHP_THD_CORE_RS_NBERC_B_NBERC_DEFAULT                     0

/***************************************************************************
 *RS_CBERC_B - RS Corrected Block Counter - ISDB-T Layer B
 ***************************************************************************/
/* THD_CORE :: RS_CBERC_B :: CBERC [31:00] */
#define BCHP_THD_CORE_RS_CBERC_B_CBERC_MASK                        0xffffffff
#define BCHP_THD_CORE_RS_CBERC_B_CBERC_SHIFT                       0
#define BCHP_THD_CORE_RS_CBERC_B_CBERC_DEFAULT                     0

/***************************************************************************
 *RS_UBERC_B - RS Uncorrectable Block Counter - ISDB-T Layer B
 ***************************************************************************/
/* THD_CORE :: RS_UBERC_B :: UBERC [31:00] */
#define BCHP_THD_CORE_RS_UBERC_B_UBERC_MASK                        0xffffffff
#define BCHP_THD_CORE_RS_UBERC_B_UBERC_SHIFT                       0
#define BCHP_THD_CORE_RS_UBERC_B_UBERC_DEFAULT                     0

/***************************************************************************
 *RS_CERC_C - RS Corrected Bit Counter - ISDB-T Layer C
 ***************************************************************************/
/* THD_CORE :: RS_CERC_C :: CERC [31:00] */
#define BCHP_THD_CORE_RS_CERC_C_CERC_MASK                          0xffffffff
#define BCHP_THD_CORE_RS_CERC_C_CERC_SHIFT                         0
#define BCHP_THD_CORE_RS_CERC_C_CERC_DEFAULT                       0

/***************************************************************************
 *RS_NBERC_C - RS Clean Block Counter - ISDB-T Layer C
 ***************************************************************************/
/* THD_CORE :: RS_NBERC_C :: NBERC [31:00] */
#define BCHP_THD_CORE_RS_NBERC_C_NBERC_MASK                        0xffffffff
#define BCHP_THD_CORE_RS_NBERC_C_NBERC_SHIFT                       0
#define BCHP_THD_CORE_RS_NBERC_C_NBERC_DEFAULT                     0

/***************************************************************************
 *RS_CBERC_C - RS Corrected Block Counter - ISDB-T Layer C
 ***************************************************************************/
/* THD_CORE :: RS_CBERC_C :: CBERC [31:00] */
#define BCHP_THD_CORE_RS_CBERC_C_CBERC_MASK                        0xffffffff
#define BCHP_THD_CORE_RS_CBERC_C_CBERC_SHIFT                       0
#define BCHP_THD_CORE_RS_CBERC_C_CBERC_DEFAULT                     0

/***************************************************************************
 *RS_UBERC_C - RS Uncorrectable Block Counter - ISDB-T Layer C
 ***************************************************************************/
/* THD_CORE :: RS_UBERC_C :: UBERC [31:00] */
#define BCHP_THD_CORE_RS_UBERC_C_UBERC_MASK                        0xffffffff
#define BCHP_THD_CORE_RS_UBERC_C_UBERC_SHIFT                       0
#define BCHP_THD_CORE_RS_UBERC_C_UBERC_DEFAULT                     0

/***************************************************************************
 *RS_SYNC_CTRL - RS Sync Control
 ***************************************************************************/
/* THD_CORE :: RS_SYNC_CTRL :: reserved0 [31:15] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_reserved0_MASK                  0xffff8000
#define BCHP_THD_CORE_RS_SYNC_CTRL_reserved0_SHIFT                 15

/* THD_CORE :: RS_SYNC_CTRL :: M_TYPE_AC [14:12] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_M_TYPE_AC_MASK                  0x00007000
#define BCHP_THD_CORE_RS_SYNC_CTRL_M_TYPE_AC_SHIFT                 12
#define BCHP_THD_CORE_RS_SYNC_CTRL_M_TYPE_AC_DEFAULT               2

/* THD_CORE :: RS_SYNC_CTRL :: reserved1 [11:11] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_reserved1_MASK                  0x00000800
#define BCHP_THD_CORE_RS_SYNC_CTRL_reserved1_SHIFT                 11

/* THD_CORE :: RS_SYNC_CTRL :: N_TYPE_AC [10:08] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_N_TYPE_AC_MASK                  0x00000700
#define BCHP_THD_CORE_RS_SYNC_CTRL_N_TYPE_AC_SHIFT                 8
#define BCHP_THD_CORE_RS_SYNC_CTRL_N_TYPE_AC_DEFAULT               6

/* THD_CORE :: RS_SYNC_CTRL :: reserved2 [07:07] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_reserved2_MASK                  0x00000080
#define BCHP_THD_CORE_RS_SYNC_CTRL_reserved2_SHIFT                 7

/* THD_CORE :: RS_SYNC_CTRL :: M_TYPE_RT [06:04] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_M_TYPE_RT_MASK                  0x00000070
#define BCHP_THD_CORE_RS_SYNC_CTRL_M_TYPE_RT_SHIFT                 4
#define BCHP_THD_CORE_RS_SYNC_CTRL_M_TYPE_RT_DEFAULT               2

/* THD_CORE :: RS_SYNC_CTRL :: reserved3 [03:03] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_reserved3_MASK                  0x00000008
#define BCHP_THD_CORE_RS_SYNC_CTRL_reserved3_SHIFT                 3

/* THD_CORE :: RS_SYNC_CTRL :: N_TYPE_RT [02:00] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_N_TYPE_RT_MASK                  0x00000007
#define BCHP_THD_CORE_RS_SYNC_CTRL_N_TYPE_RT_SHIFT                 0
#define BCHP_THD_CORE_RS_SYNC_CTRL_N_TYPE_RT_DEFAULT               6

/***************************************************************************
 *RS_SYNC_CTRL_B - RS Sync Control - ISDB-T Layer B
 ***************************************************************************/
/* THD_CORE :: RS_SYNC_CTRL_B :: reserved0 [31:15] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_reserved0_MASK                0xffff8000
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_reserved0_SHIFT               15

/* THD_CORE :: RS_SYNC_CTRL_B :: M_TYPE_AC [14:12] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_M_TYPE_AC_MASK                0x00007000
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_M_TYPE_AC_SHIFT               12
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_M_TYPE_AC_DEFAULT             2

/* THD_CORE :: RS_SYNC_CTRL_B :: reserved1 [11:11] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_reserved1_MASK                0x00000800
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_reserved1_SHIFT               11

/* THD_CORE :: RS_SYNC_CTRL_B :: N_TYPE_AC [10:08] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_N_TYPE_AC_MASK                0x00000700
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_N_TYPE_AC_SHIFT               8
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_N_TYPE_AC_DEFAULT             6

/* THD_CORE :: RS_SYNC_CTRL_B :: reserved2 [07:07] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_reserved2_MASK                0x00000080
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_reserved2_SHIFT               7

/* THD_CORE :: RS_SYNC_CTRL_B :: M_TYPE_RT [06:04] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_M_TYPE_RT_MASK                0x00000070
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_M_TYPE_RT_SHIFT               4
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_M_TYPE_RT_DEFAULT             2

/* THD_CORE :: RS_SYNC_CTRL_B :: reserved3 [03:03] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_reserved3_MASK                0x00000008
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_reserved3_SHIFT               3

/* THD_CORE :: RS_SYNC_CTRL_B :: N_TYPE_RT [02:00] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_N_TYPE_RT_MASK                0x00000007
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_N_TYPE_RT_SHIFT               0
#define BCHP_THD_CORE_RS_SYNC_CTRL_B_N_TYPE_RT_DEFAULT             6

/***************************************************************************
 *RS_SYNC_CTRL_C - RS Sync Control - ISDB-T Layer C
 ***************************************************************************/
/* THD_CORE :: RS_SYNC_CTRL_C :: reserved0 [31:15] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_reserved0_MASK                0xffff8000
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_reserved0_SHIFT               15

/* THD_CORE :: RS_SYNC_CTRL_C :: M_TYPE_AC [14:12] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_M_TYPE_AC_MASK                0x00007000
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_M_TYPE_AC_SHIFT               12
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_M_TYPE_AC_DEFAULT             2

/* THD_CORE :: RS_SYNC_CTRL_C :: reserved1 [11:11] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_reserved1_MASK                0x00000800
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_reserved1_SHIFT               11

/* THD_CORE :: RS_SYNC_CTRL_C :: N_TYPE_AC [10:08] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_N_TYPE_AC_MASK                0x00000700
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_N_TYPE_AC_SHIFT               8
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_N_TYPE_AC_DEFAULT             6

/* THD_CORE :: RS_SYNC_CTRL_C :: reserved2 [07:07] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_reserved2_MASK                0x00000080
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_reserved2_SHIFT               7

/* THD_CORE :: RS_SYNC_CTRL_C :: M_TYPE_RT [06:04] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_M_TYPE_RT_MASK                0x00000070
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_M_TYPE_RT_SHIFT               4
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_M_TYPE_RT_DEFAULT             2

/* THD_CORE :: RS_SYNC_CTRL_C :: reserved3 [03:03] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_reserved3_MASK                0x00000008
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_reserved3_SHIFT               3

/* THD_CORE :: RS_SYNC_CTRL_C :: N_TYPE_RT [02:00] */
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_N_TYPE_RT_MASK                0x00000007
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_N_TYPE_RT_SHIFT               0
#define BCHP_THD_CORE_RS_SYNC_CTRL_C_N_TYPE_RT_DEFAULT             6

/***************************************************************************
 *RS_AC_CTRL - RS Acquisition Control
 ***************************************************************************/
/* THD_CORE :: RS_AC_CTRL :: ACB [31:16] */
#define BCHP_THD_CORE_RS_AC_CTRL_ACB_MASK                          0xffff0000
#define BCHP_THD_CORE_RS_AC_CTRL_ACB_SHIFT                         16
#define BCHP_THD_CORE_RS_AC_CTRL_ACB_DEFAULT                       0

/* THD_CORE :: RS_AC_CTRL :: ACT [15:00] */
#define BCHP_THD_CORE_RS_AC_CTRL_ACT_MASK                          0x0000ffff
#define BCHP_THD_CORE_RS_AC_CTRL_ACT_SHIFT                         0
#define BCHP_THD_CORE_RS_AC_CTRL_ACT_DEFAULT                       1

/***************************************************************************
 *RS_RT_CTRL - RS Retention Control
 ***************************************************************************/
/* THD_CORE :: RS_RT_CTRL :: RTB [31:16] */
#define BCHP_THD_CORE_RS_RT_CTRL_RTB_MASK                          0xffff0000
#define BCHP_THD_CORE_RS_RT_CTRL_RTB_SHIFT                         16
#define BCHP_THD_CORE_RS_RT_CTRL_RTB_DEFAULT                       2999

/* THD_CORE :: RS_RT_CTRL :: RTT [15:00] */
#define BCHP_THD_CORE_RS_RT_CTRL_RTT_MASK                          0x0000ffff
#define BCHP_THD_CORE_RS_RT_CTRL_RTT_SHIFT                         0
#define BCHP_THD_CORE_RS_RT_CTRL_RTT_DEFAULT                       3000

/***************************************************************************
 *RS_AC_CTRL_B - RS Acquisition Control - ISDB-T Layer B
 ***************************************************************************/
/* THD_CORE :: RS_AC_CTRL_B :: ACB [31:16] */
#define BCHP_THD_CORE_RS_AC_CTRL_B_ACB_MASK                        0xffff0000
#define BCHP_THD_CORE_RS_AC_CTRL_B_ACB_SHIFT                       16
#define BCHP_THD_CORE_RS_AC_CTRL_B_ACB_DEFAULT                     0

/* THD_CORE :: RS_AC_CTRL_B :: ACT [15:00] */
#define BCHP_THD_CORE_RS_AC_CTRL_B_ACT_MASK                        0x0000ffff
#define BCHP_THD_CORE_RS_AC_CTRL_B_ACT_SHIFT                       0
#define BCHP_THD_CORE_RS_AC_CTRL_B_ACT_DEFAULT                     1

/***************************************************************************
 *RS_RT_CTRL_B - RS Retention Control - ISDB-T Layer B
 ***************************************************************************/
/* THD_CORE :: RS_RT_CTRL_B :: RTB [31:16] */
#define BCHP_THD_CORE_RS_RT_CTRL_B_RTB_MASK                        0xffff0000
#define BCHP_THD_CORE_RS_RT_CTRL_B_RTB_SHIFT                       16
#define BCHP_THD_CORE_RS_RT_CTRL_B_RTB_DEFAULT                     2999

/* THD_CORE :: RS_RT_CTRL_B :: RTT [15:00] */
#define BCHP_THD_CORE_RS_RT_CTRL_B_RTT_MASK                        0x0000ffff
#define BCHP_THD_CORE_RS_RT_CTRL_B_RTT_SHIFT                       0
#define BCHP_THD_CORE_RS_RT_CTRL_B_RTT_DEFAULT                     3000

/***************************************************************************
 *RS_AC_CTRL_C - RS Acquisition Control - ISDB-T Layer C
 ***************************************************************************/
/* THD_CORE :: RS_AC_CTRL_C :: ACB [31:16] */
#define BCHP_THD_CORE_RS_AC_CTRL_C_ACB_MASK                        0xffff0000
#define BCHP_THD_CORE_RS_AC_CTRL_C_ACB_SHIFT                       16
#define BCHP_THD_CORE_RS_AC_CTRL_C_ACB_DEFAULT                     0

/* THD_CORE :: RS_AC_CTRL_C :: ACT [15:00] */
#define BCHP_THD_CORE_RS_AC_CTRL_C_ACT_MASK                        0x0000ffff
#define BCHP_THD_CORE_RS_AC_CTRL_C_ACT_SHIFT                       0
#define BCHP_THD_CORE_RS_AC_CTRL_C_ACT_DEFAULT                     1

/***************************************************************************
 *RS_RT_CTRL_C - RS Retention Control - ISDB-T Layer C
 ***************************************************************************/
/* THD_CORE :: RS_RT_CTRL_C :: RTB [31:16] */
#define BCHP_THD_CORE_RS_RT_CTRL_C_RTB_MASK                        0xffff0000
#define BCHP_THD_CORE_RS_RT_CTRL_C_RTB_SHIFT                       16
#define BCHP_THD_CORE_RS_RT_CTRL_C_RTB_DEFAULT                     2999

/* THD_CORE :: RS_RT_CTRL_C :: RTT [15:00] */
#define BCHP_THD_CORE_RS_RT_CTRL_C_RTT_MASK                        0x0000ffff
#define BCHP_THD_CORE_RS_RT_CTRL_C_RTT_SHIFT                       0
#define BCHP_THD_CORE_RS_RT_CTRL_C_RTT_DEFAULT                     3000

/***************************************************************************
 *FSIZE - Frame Size
 ***************************************************************************/
/* THD_CORE :: FSIZE :: reserved0 [31:16] */
#define BCHP_THD_CORE_FSIZE_reserved0_MASK                         0xffff0000
#define BCHP_THD_CORE_FSIZE_reserved0_SHIFT                        16

/* THD_CORE :: FSIZE :: FSIZE [15:00] */
#define BCHP_THD_CORE_FSIZE_FSIZE_MASK                             0x0000ffff
#define BCHP_THD_CORE_FSIZE_FSIZE_SHIFT                            0
#define BCHP_THD_CORE_FSIZE_FSIZE_DEFAULT                          0

/***************************************************************************
 *NFERC - Clean Frame Counter
 ***************************************************************************/
/* THD_CORE :: NFERC :: NFERC [31:00] */
#define BCHP_THD_CORE_NFERC_NFERC_MASK                             0xffffffff
#define BCHP_THD_CORE_NFERC_NFERC_SHIFT                            0
#define BCHP_THD_CORE_NFERC_NFERC_DEFAULT                          0

/***************************************************************************
 *UFERC - Errored Frame Counter
 ***************************************************************************/
/* THD_CORE :: UFERC :: UFERC [31:00] */
#define BCHP_THD_CORE_UFERC_UFERC_MASK                             0xffffffff
#define BCHP_THD_CORE_UFERC_UFERC_SHIFT                            0
#define BCHP_THD_CORE_UFERC_UFERC_DEFAULT                          0

/***************************************************************************
 *BER - BERT Control
 ***************************************************************************/
/* THD_CORE :: BER :: reserved0 [31:08] */
#define BCHP_THD_CORE_BER_reserved0_MASK                           0xffffff00
#define BCHP_THD_CORE_BER_reserved0_SHIFT                          8

/* THD_CORE :: BER :: BERT_MODE [07:07] */
#define BCHP_THD_CORE_BER_BERT_MODE_MASK                           0x00000080
#define BCHP_THD_CORE_BER_BERT_MODE_SHIFT                          7
#define BCHP_THD_CORE_BER_BERT_MODE_DEFAULT                        0

/* THD_CORE :: BER :: BERT_SRC [06:05] */
#define BCHP_THD_CORE_BER_BERT_SRC_MASK                            0x00000060
#define BCHP_THD_CORE_BER_BERT_SRC_SHIFT                           5
#define BCHP_THD_CORE_BER_BERT_SRC_DEFAULT                         0

/* THD_CORE :: BER :: POLYN_TYPE [04:04] */
#define BCHP_THD_CORE_BER_POLYN_TYPE_MASK                          0x00000010
#define BCHP_THD_CORE_BER_POLYN_TYPE_SHIFT                         4
#define BCHP_THD_CORE_BER_POLYN_TYPE_DEFAULT                       0

/* THD_CORE :: BER :: reserved1 [03:02] */
#define BCHP_THD_CORE_BER_reserved1_MASK                           0x0000000c
#define BCHP_THD_CORE_BER_reserved1_SHIFT                          2

/* THD_CORE :: BER :: BITCAP [01:01] */
#define BCHP_THD_CORE_BER_BITCAP_MASK                              0x00000002
#define BCHP_THD_CORE_BER_BITCAP_SHIFT                             1
#define BCHP_THD_CORE_BER_BITCAP_DEFAULT                           0

/* THD_CORE :: BER :: SYNC_ONCE [00:00] */
#define BCHP_THD_CORE_BER_SYNC_ONCE_MASK                           0x00000001
#define BCHP_THD_CORE_BER_SYNC_ONCE_SHIFT                          0
#define BCHP_THD_CORE_BER_SYNC_ONCE_DEFAULT                        0

/***************************************************************************
 *BER_SYNC - BERT Sync Acquisition
 ***************************************************************************/
/* THD_CORE :: BER_SYNC :: BAB [31:16] */
#define BCHP_THD_CORE_BER_SYNC_BAB_MASK                            0xffff0000
#define BCHP_THD_CORE_BER_SYNC_BAB_SHIFT                           16
#define BCHP_THD_CORE_BER_SYNC_BAB_DEFAULT                         0

/* THD_CORE :: BER_SYNC :: BAT [15:00] */
#define BCHP_THD_CORE_BER_SYNC_BAT_MASK                            0x0000ffff
#define BCHP_THD_CORE_BER_SYNC_BAT_SHIFT                           0
#define BCHP_THD_CORE_BER_SYNC_BAT_DEFAULT                         0

/***************************************************************************
 *BER_ERR - BERT Bit Error Counter
 ***************************************************************************/
/* THD_CORE :: BER_ERR :: BSYNC [31:31] */
#define BCHP_THD_CORE_BER_ERR_BSYNC_MASK                           0x80000000
#define BCHP_THD_CORE_BER_ERR_BSYNC_SHIFT                          31
#define BCHP_THD_CORE_BER_ERR_BSYNC_DEFAULT                        0

/* THD_CORE :: BER_ERR :: BERR [30:00] */
#define BCHP_THD_CORE_BER_ERR_BERR_MASK                            0x7fffffff
#define BCHP_THD_CORE_BER_ERR_BERR_SHIFT                           0
#define BCHP_THD_CORE_BER_ERR_BERR_DEFAULT                         0

/***************************************************************************
 *BER_CNT - BERT Total Bit Counter
 ***************************************************************************/
/* THD_CORE :: BER_CNT :: BCNT [31:00] */
#define BCHP_THD_CORE_BER_CNT_BCNT_MASK                            0xffffffff
#define BCHP_THD_CORE_BER_CNT_BCNT_SHIFT                           0
#define BCHP_THD_CORE_BER_CNT_BCNT_DEFAULT                         0

/***************************************************************************
 *OI - Output Interface Control
 ***************************************************************************/
/* THD_CORE :: OI :: reserved0 [31:24] */
#define BCHP_THD_CORE_OI_reserved0_MASK                            0xff000000
#define BCHP_THD_CORE_OI_reserved0_SHIFT                           24

/* THD_CORE :: OI :: TS_SYM_DELAY [23:20] */
#define BCHP_THD_CORE_OI_TS_SYM_DELAY_MASK                         0x00f00000
#define BCHP_THD_CORE_OI_TS_SYM_DELAY_SHIFT                        20
#define BCHP_THD_CORE_OI_TS_SYM_DELAY_DEFAULT                      0

/* THD_CORE :: OI :: reserved1 [19:18] */
#define BCHP_THD_CORE_OI_reserved1_MASK                            0x000c0000
#define BCHP_THD_CORE_OI_reserved1_SHIFT                           18

/* THD_CORE :: OI :: TS_SYM_DELAY_OV [17:17] */
#define BCHP_THD_CORE_OI_TS_SYM_DELAY_OV_MASK                      0x00020000
#define BCHP_THD_CORE_OI_TS_SYM_DELAY_OV_SHIFT                     17
#define BCHP_THD_CORE_OI_TS_SYM_DELAY_OV_DEFAULT                   0

/* THD_CORE :: OI :: TS_BUFFSIZE_OV [16:16] */
#define BCHP_THD_CORE_OI_TS_BUFFSIZE_OV_MASK                       0x00010000
#define BCHP_THD_CORE_OI_TS_BUFFSIZE_OV_SHIFT                      16
#define BCHP_THD_CORE_OI_TS_BUFFSIZE_OV_DEFAULT                    0

/* THD_CORE :: OI :: reserved2 [15:15] */
#define BCHP_THD_CORE_OI_reserved2_MASK                            0x00008000
#define BCHP_THD_CORE_OI_reserved2_SHIFT                           15

/* THD_CORE :: OI :: DELH [14:14] */
#define BCHP_THD_CORE_OI_DELH_MASK                                 0x00004000
#define BCHP_THD_CORE_OI_DELH_SHIFT                                14
#define BCHP_THD_CORE_OI_DELH_DEFAULT                              0

/* THD_CORE :: OI :: HEADER4 [13:13] */
#define BCHP_THD_CORE_OI_HEADER4_MASK                              0x00002000
#define BCHP_THD_CORE_OI_HEADER4_SHIFT                             13
#define BCHP_THD_CORE_OI_HEADER4_DEFAULT                           0

/* THD_CORE :: OI :: START1 [12:12] */
#define BCHP_THD_CORE_OI_START1_MASK                               0x00001000
#define BCHP_THD_CORE_OI_START1_SHIFT                              12
#define BCHP_THD_CORE_OI_START1_DEFAULT                            0

/* THD_CORE :: OI :: CLK_CAP_EDGE [11:11] */
#define BCHP_THD_CORE_OI_CLK_CAP_EDGE_MASK                         0x00000800
#define BCHP_THD_CORE_OI_CLK_CAP_EDGE_SHIFT                        11
#define BCHP_THD_CORE_OI_CLK_CAP_EDGE_DEFAULT                      0

/* THD_CORE :: OI :: SUP_DATA [10:10] */
#define BCHP_THD_CORE_OI_SUP_DATA_MASK                             0x00000400
#define BCHP_THD_CORE_OI_SUP_DATA_SHIFT                            10
#define BCHP_THD_CORE_OI_SUP_DATA_DEFAULT                          0

/* THD_CORE :: OI :: SUP_CLK [09:08] */
#define BCHP_THD_CORE_OI_SUP_CLK_MASK                              0x00000300
#define BCHP_THD_CORE_OI_SUP_CLK_SHIFT                             8
#define BCHP_THD_CORE_OI_SUP_CLK_DEFAULT                           0

/* THD_CORE :: OI :: INV_ERR [07:07] */
#define BCHP_THD_CORE_OI_INV_ERR_MASK                              0x00000080
#define BCHP_THD_CORE_OI_INV_ERR_SHIFT                             7
#define BCHP_THD_CORE_OI_INV_ERR_DEFAULT                           0

/* THD_CORE :: OI :: INV_START [06:06] */
#define BCHP_THD_CORE_OI_INV_START_MASK                            0x00000040
#define BCHP_THD_CORE_OI_INV_START_SHIFT                           6
#define BCHP_THD_CORE_OI_INV_START_DEFAULT                         0

/* THD_CORE :: OI :: INV_VALID [05:05] */
#define BCHP_THD_CORE_OI_INV_VALID_MASK                            0x00000020
#define BCHP_THD_CORE_OI_INV_VALID_SHIFT                           5
#define BCHP_THD_CORE_OI_INV_VALID_DEFAULT                         0

/* THD_CORE :: OI :: INV_CLK [04:04] */
#define BCHP_THD_CORE_OI_INV_CLK_MASK                              0x00000010
#define BCHP_THD_CORE_OI_INV_CLK_SHIFT                             4
#define BCHP_THD_CORE_OI_INV_CLK_DEFAULT                           0

/* THD_CORE :: OI :: reserved3 [03:02] */
#define BCHP_THD_CORE_OI_reserved3_MASK                            0x0000000c
#define BCHP_THD_CORE_OI_reserved3_SHIFT                           2

/* THD_CORE :: OI :: MODE [01:00] */
#define BCHP_THD_CORE_OI_MODE_MASK                                 0x00000003
#define BCHP_THD_CORE_OI_MODE_SHIFT                                0
#define BCHP_THD_CORE_OI_MODE_DEFAULT                              1

/***************************************************************************
 *OI_N - Output Interface Numerator Control Word
 ***************************************************************************/
/* THD_CORE :: OI_N :: reserved0 [31:24] */
#define BCHP_THD_CORE_OI_N_reserved0_MASK                          0xff000000
#define BCHP_THD_CORE_OI_N_reserved0_SHIFT                         24

/* THD_CORE :: OI_N :: N [23:00] */
#define BCHP_THD_CORE_OI_N_N_MASK                                  0x00ffffff
#define BCHP_THD_CORE_OI_N_N_SHIFT                                 0
#define BCHP_THD_CORE_OI_N_N_DEFAULT                               2961

/***************************************************************************
 *OI_D - Output Interface Denominator Control Word
 ***************************************************************************/
/* THD_CORE :: OI_D :: reserved0 [31:25] */
#define BCHP_THD_CORE_OI_D_reserved0_MASK                          0xfe000000
#define BCHP_THD_CORE_OI_D_reserved0_SHIFT                         25

/* THD_CORE :: OI_D :: D [24:00] */
#define BCHP_THD_CORE_OI_D_D_MASK                                  0x01ffffff
#define BCHP_THD_CORE_OI_D_D_SHIFT                                 0
#define BCHP_THD_CORE_OI_D_D_DEFAULT                               43520

/***************************************************************************
 *OI_TSOUT_STATUS - Output Interface Transport Output Status
 ***************************************************************************/
/* THD_CORE :: OI_TSOUT_STATUS :: reserved0 [31:10] */
#define BCHP_THD_CORE_OI_TSOUT_STATUS_reserved0_MASK               0xfffffc00
#define BCHP_THD_CORE_OI_TSOUT_STATUS_reserved0_SHIFT              10

/* THD_CORE :: OI_TSOUT_STATUS :: FIFO_WORDS [09:00] */
#define BCHP_THD_CORE_OI_TSOUT_STATUS_FIFO_WORDS_MASK              0x000003ff
#define BCHP_THD_CORE_OI_TSOUT_STATUS_FIFO_WORDS_SHIFT             0
#define BCHP_THD_CORE_OI_TSOUT_STATUS_FIFO_WORDS_DEFAULT           0

/***************************************************************************
 *OI_TSOUT - Output Interface Transport Output Data
 ***************************************************************************/
/* THD_CORE :: OI_TSOUT :: TSOUT [31:00] */
#define BCHP_THD_CORE_OI_TSOUT_TSOUT_MASK                          0xffffffff
#define BCHP_THD_CORE_OI_TSOUT_TSOUT_SHIFT                         0
#define BCHP_THD_CORE_OI_TSOUT_TSOUT_DEFAULT                       0

/***************************************************************************
 *TMCC_MISC - TMCC Miscellaneous
 ***************************************************************************/
/* THD_CORE :: TMCC_MISC :: SYNCWORD [31:16] */
#define BCHP_THD_CORE_TMCC_MISC_SYNCWORD_MASK                      0xffff0000
#define BCHP_THD_CORE_TMCC_MISC_SYNCWORD_SHIFT                     16
#define BCHP_THD_CORE_TMCC_MISC_SYNCWORD_DEFAULT                   51729

/* THD_CORE :: TMCC_MISC :: reserved0 [15:13] */
#define BCHP_THD_CORE_TMCC_MISC_reserved0_MASK                     0x0000e000
#define BCHP_THD_CORE_TMCC_MISC_reserved0_SHIFT                    13

/* THD_CORE :: TMCC_MISC :: ALERT [12:12] */
#define BCHP_THD_CORE_TMCC_MISC_ALERT_MASK                         0x00001000
#define BCHP_THD_CORE_TMCC_MISC_ALERT_SHIFT                        12
#define BCHP_THD_CORE_TMCC_MISC_ALERT_DEFAULT                      0

/* THD_CORE :: TMCC_MISC :: reserved1 [11:10] */
#define BCHP_THD_CORE_TMCC_MISC_reserved1_MASK                     0x00000c00
#define BCHP_THD_CORE_TMCC_MISC_reserved1_SHIFT                    10

/* THD_CORE :: TMCC_MISC :: PRFLAG [09:09] */
#define BCHP_THD_CORE_TMCC_MISC_PRFLAG_MASK                        0x00000200
#define BCHP_THD_CORE_TMCC_MISC_PRFLAG_SHIFT                       9
#define BCHP_THD_CORE_TMCC_MISC_PRFLAG_DEFAULT                     0

/* THD_CORE :: TMCC_MISC :: reserved2 [08:06] */
#define BCHP_THD_CORE_TMCC_MISC_reserved2_MASK                     0x000001c0
#define BCHP_THD_CORE_TMCC_MISC_reserved2_SHIFT                    6

/* THD_CORE :: TMCC_MISC :: SYSID [05:04] */
#define BCHP_THD_CORE_TMCC_MISC_SYSID_MASK                         0x00000030
#define BCHP_THD_CORE_TMCC_MISC_SYSID_SHIFT                        4
#define BCHP_THD_CORE_TMCC_MISC_SYSID_DEFAULT                      0

/* THD_CORE :: TMCC_MISC :: CNTDN [03:00] */
#define BCHP_THD_CORE_TMCC_MISC_CNTDN_MASK                         0x0000000f
#define BCHP_THD_CORE_TMCC_MISC_CNTDN_SHIFT                        0
#define BCHP_THD_CORE_TMCC_MISC_CNTDN_DEFAULT                      0

/***************************************************************************
 *TMCC_RSVD - TMCC Reserved
 ***************************************************************************/
/* THD_CORE :: TMCC_RSVD :: reserved0 [31:15] */
#define BCHP_THD_CORE_TMCC_RSVD_reserved0_MASK                     0xffff8000
#define BCHP_THD_CORE_TMCC_RSVD_reserved0_SHIFT                    15

/* THD_CORE :: TMCC_RSVD :: RSVD [14:00] */
#define BCHP_THD_CORE_TMCC_RSVD_RSVD_MASK                          0x00007fff
#define BCHP_THD_CORE_TMCC_RSVD_RSVD_SHIFT                         0
#define BCHP_THD_CORE_TMCC_RSVD_RSVD_DEFAULT                       0

/***************************************************************************
 *TMCC_LAYER_0 - TMCC Layer 0
 ***************************************************************************/
/* THD_CORE :: TMCC_LAYER_0 :: reserved0 [31:14] */
#define BCHP_THD_CORE_TMCC_LAYER_0_reserved0_MASK                  0xffffc000
#define BCHP_THD_CORE_TMCC_LAYER_0_reserved0_SHIFT                 14

/* THD_CORE :: TMCC_LAYER_0 :: LAYERA_QAM [13:12] */
#define BCHP_THD_CORE_TMCC_LAYER_0_LAYERA_QAM_MASK                 0x00003000
#define BCHP_THD_CORE_TMCC_LAYER_0_LAYERA_QAM_SHIFT                12
#define BCHP_THD_CORE_TMCC_LAYER_0_LAYERA_QAM_DEFAULT              0

/* THD_CORE :: TMCC_LAYER_0 :: reserved1 [11:11] */
#define BCHP_THD_CORE_TMCC_LAYER_0_reserved1_MASK                  0x00000800
#define BCHP_THD_CORE_TMCC_LAYER_0_reserved1_SHIFT                 11

/* THD_CORE :: TMCC_LAYER_0 :: LAYERA_CR [10:08] */
#define BCHP_THD_CORE_TMCC_LAYER_0_LAYERA_CR_MASK                  0x00000700
#define BCHP_THD_CORE_TMCC_LAYER_0_LAYERA_CR_SHIFT                 8
#define BCHP_THD_CORE_TMCC_LAYER_0_LAYERA_CR_DEFAULT               0

/* THD_CORE :: TMCC_LAYER_0 :: reserved2 [07:07] */
#define BCHP_THD_CORE_TMCC_LAYER_0_reserved2_MASK                  0x00000080
#define BCHP_THD_CORE_TMCC_LAYER_0_reserved2_SHIFT                 7

/* THD_CORE :: TMCC_LAYER_0 :: LAYERA_TI [06:04] */
#define BCHP_THD_CORE_TMCC_LAYER_0_LAYERA_TI_MASK                  0x00000070
#define BCHP_THD_CORE_TMCC_LAYER_0_LAYERA_TI_SHIFT                 4
#define BCHP_THD_CORE_TMCC_LAYER_0_LAYERA_TI_DEFAULT               3

/* THD_CORE :: TMCC_LAYER_0 :: LAYERA_SEG [03:00] */
#define BCHP_THD_CORE_TMCC_LAYER_0_LAYERA_SEG_MASK                 0x0000000f
#define BCHP_THD_CORE_TMCC_LAYER_0_LAYERA_SEG_SHIFT                0
#define BCHP_THD_CORE_TMCC_LAYER_0_LAYERA_SEG_DEFAULT              13

/***************************************************************************
 *TMCC_LAYER_1 - TMCC Layer 1
 ***************************************************************************/
/* THD_CORE :: TMCC_LAYER_1 :: reserved0 [31:30] */
#define BCHP_THD_CORE_TMCC_LAYER_1_reserved0_MASK                  0xc0000000
#define BCHP_THD_CORE_TMCC_LAYER_1_reserved0_SHIFT                 30

/* THD_CORE :: TMCC_LAYER_1 :: LAYERB_QAM [29:28] */
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERB_QAM_MASK                 0x30000000
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERB_QAM_SHIFT                28
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERB_QAM_DEFAULT              0

/* THD_CORE :: TMCC_LAYER_1 :: reserved1 [27:27] */
#define BCHP_THD_CORE_TMCC_LAYER_1_reserved1_MASK                  0x08000000
#define BCHP_THD_CORE_TMCC_LAYER_1_reserved1_SHIFT                 27

/* THD_CORE :: TMCC_LAYER_1 :: LAYERB_CR [26:24] */
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERB_CR_MASK                  0x07000000
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERB_CR_SHIFT                 24
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERB_CR_DEFAULT               0

/* THD_CORE :: TMCC_LAYER_1 :: reserved2 [23:23] */
#define BCHP_THD_CORE_TMCC_LAYER_1_reserved2_MASK                  0x00800000
#define BCHP_THD_CORE_TMCC_LAYER_1_reserved2_SHIFT                 23

/* THD_CORE :: TMCC_LAYER_1 :: LAYERB_TI [22:20] */
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERB_TI_MASK                  0x00700000
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERB_TI_SHIFT                 20
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERB_TI_DEFAULT               0

/* THD_CORE :: TMCC_LAYER_1 :: LAYERB_SEG [19:16] */
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERB_SEG_MASK                 0x000f0000
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERB_SEG_SHIFT                16
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERB_SEG_DEFAULT              0

/* THD_CORE :: TMCC_LAYER_1 :: reserved3 [15:14] */
#define BCHP_THD_CORE_TMCC_LAYER_1_reserved3_MASK                  0x0000c000
#define BCHP_THD_CORE_TMCC_LAYER_1_reserved3_SHIFT                 14

/* THD_CORE :: TMCC_LAYER_1 :: LAYERC_QAM [13:12] */
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERC_QAM_MASK                 0x00003000
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERC_QAM_SHIFT                12
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERC_QAM_DEFAULT              0

/* THD_CORE :: TMCC_LAYER_1 :: reserved4 [11:11] */
#define BCHP_THD_CORE_TMCC_LAYER_1_reserved4_MASK                  0x00000800
#define BCHP_THD_CORE_TMCC_LAYER_1_reserved4_SHIFT                 11

/* THD_CORE :: TMCC_LAYER_1 :: LAYERC_CR [10:08] */
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERC_CR_MASK                  0x00000700
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERC_CR_SHIFT                 8
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERC_CR_DEFAULT               0

/* THD_CORE :: TMCC_LAYER_1 :: reserved5 [07:07] */
#define BCHP_THD_CORE_TMCC_LAYER_1_reserved5_MASK                  0x00000080
#define BCHP_THD_CORE_TMCC_LAYER_1_reserved5_SHIFT                 7

/* THD_CORE :: TMCC_LAYER_1 :: LAYERC_TI [06:04] */
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERC_TI_MASK                  0x00000070
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERC_TI_SHIFT                 4
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERC_TI_DEFAULT               0

/* THD_CORE :: TMCC_LAYER_1 :: LAYERC_SEG [03:00] */
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERC_SEG_MASK                 0x0000000f
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERC_SEG_SHIFT                0
#define BCHP_THD_CORE_TMCC_LAYER_1_LAYERC_SEG_DEFAULT              0

/***************************************************************************
 *TMCC_SYNC - TMCC Sync
 ***************************************************************************/
/* THD_CORE :: TMCC_SYNC :: reserved0 [31:15] */
#define BCHP_THD_CORE_TMCC_SYNC_reserved0_MASK                     0xffff8000
#define BCHP_THD_CORE_TMCC_SYNC_reserved0_SHIFT                    15

/* THD_CORE :: TMCC_SYNC :: OP_STATE [14:12] */
#define BCHP_THD_CORE_TMCC_SYNC_OP_STATE_MASK                      0x00007000
#define BCHP_THD_CORE_TMCC_SYNC_OP_STATE_SHIFT                     12
#define BCHP_THD_CORE_TMCC_SYNC_OP_STATE_DEFAULT                   0

/* THD_CORE :: TMCC_SYNC :: SYNC_STATE [11:08] */
#define BCHP_THD_CORE_TMCC_SYNC_SYNC_STATE_MASK                    0x00000f00
#define BCHP_THD_CORE_TMCC_SYNC_SYNC_STATE_SHIFT                   8
#define BCHP_THD_CORE_TMCC_SYNC_SYNC_STATE_DEFAULT                 0

/* THD_CORE :: TMCC_SYNC :: SYNC_MATCH_CNT [07:04] */
#define BCHP_THD_CORE_TMCC_SYNC_SYNC_MATCH_CNT_MASK                0x000000f0
#define BCHP_THD_CORE_TMCC_SYNC_SYNC_MATCH_CNT_SHIFT               4
#define BCHP_THD_CORE_TMCC_SYNC_SYNC_MATCH_CNT_DEFAULT             0

/* THD_CORE :: TMCC_SYNC :: SYNC_MISMATCH_CNT [03:00] */
#define BCHP_THD_CORE_TMCC_SYNC_SYNC_MISMATCH_CNT_MASK             0x0000000f
#define BCHP_THD_CORE_TMCC_SYNC_SYNC_MISMATCH_CNT_SHIFT            0
#define BCHP_THD_CORE_TMCC_SYNC_SYNC_MISMATCH_CNT_DEFAULT          0

/***************************************************************************
 *TMCC_DEC - TMCC Decoder
 ***************************************************************************/
/* THD_CORE :: TMCC_DEC :: reserved0 [31:14] */
#define BCHP_THD_CORE_TMCC_DEC_reserved0_MASK                      0xffffc000
#define BCHP_THD_CORE_TMCC_DEC_reserved0_SHIFT                     14

/* THD_CORE :: TMCC_DEC :: ERR [13:13] */
#define BCHP_THD_CORE_TMCC_DEC_ERR_MASK                            0x00002000
#define BCHP_THD_CORE_TMCC_DEC_ERR_SHIFT                           13
#define BCHP_THD_CORE_TMCC_DEC_ERR_DEFAULT                         0

/* THD_CORE :: TMCC_DEC :: UERR [12:12] */
#define BCHP_THD_CORE_TMCC_DEC_UERR_MASK                           0x00001000
#define BCHP_THD_CORE_TMCC_DEC_UERR_SHIFT                          12
#define BCHP_THD_CORE_TMCC_DEC_UERR_DEFAULT                        0

/* THD_CORE :: TMCC_DEC :: reserved1 [11:09] */
#define BCHP_THD_CORE_TMCC_DEC_reserved1_MASK                      0x00000e00
#define BCHP_THD_CORE_TMCC_DEC_reserved1_SHIFT                     9

/* THD_CORE :: TMCC_DEC :: ERRCNT [08:00] */
#define BCHP_THD_CORE_TMCC_DEC_ERRCNT_MASK                         0x000001ff
#define BCHP_THD_CORE_TMCC_DEC_ERRCNT_SHIFT                        0
#define BCHP_THD_CORE_TMCC_DEC_ERRCNT_DEFAULT                      0

/***************************************************************************
 *TMCC_OV_0 - TMCC Override 0
 ***************************************************************************/
/* THD_CORE :: TMCC_OV_0 :: USE_OV [31:31] */
#define BCHP_THD_CORE_TMCC_OV_0_USE_OV_MASK                        0x80000000
#define BCHP_THD_CORE_TMCC_OV_0_USE_OV_SHIFT                       31
#define BCHP_THD_CORE_TMCC_OV_0_USE_OV_DEFAULT                     0

/* THD_CORE :: TMCC_OV_0 :: TMCC_ALLOW_CHANGE [30:30] */
#define BCHP_THD_CORE_TMCC_OV_0_TMCC_ALLOW_CHANGE_MASK             0x40000000
#define BCHP_THD_CORE_TMCC_OV_0_TMCC_ALLOW_CHANGE_SHIFT            30
#define BCHP_THD_CORE_TMCC_OV_0_TMCC_ALLOW_CHANGE_DEFAULT          0

/* THD_CORE :: TMCC_OV_0 :: TMCC_ACQ_MODE [29:28] */
#define BCHP_THD_CORE_TMCC_OV_0_TMCC_ACQ_MODE_MASK                 0x30000000
#define BCHP_THD_CORE_TMCC_OV_0_TMCC_ACQ_MODE_SHIFT                28
#define BCHP_THD_CORE_TMCC_OV_0_TMCC_ACQ_MODE_DEFAULT              0

/* THD_CORE :: TMCC_OV_0 :: reserved0 [27:17] */
#define BCHP_THD_CORE_TMCC_OV_0_reserved0_MASK                     0x0ffe0000
#define BCHP_THD_CORE_TMCC_OV_0_reserved0_SHIFT                    17

/* THD_CORE :: TMCC_OV_0 :: PRFLAG [16:16] */
#define BCHP_THD_CORE_TMCC_OV_0_PRFLAG_MASK                        0x00010000
#define BCHP_THD_CORE_TMCC_OV_0_PRFLAG_SHIFT                       16
#define BCHP_THD_CORE_TMCC_OV_0_PRFLAG_DEFAULT                     0

/* THD_CORE :: TMCC_OV_0 :: reserved1 [15:14] */
#define BCHP_THD_CORE_TMCC_OV_0_reserved1_MASK                     0x0000c000
#define BCHP_THD_CORE_TMCC_OV_0_reserved1_SHIFT                    14

/* THD_CORE :: TMCC_OV_0 :: LAYERA_QAM [13:12] */
#define BCHP_THD_CORE_TMCC_OV_0_LAYERA_QAM_MASK                    0x00003000
#define BCHP_THD_CORE_TMCC_OV_0_LAYERA_QAM_SHIFT                   12
#define BCHP_THD_CORE_TMCC_OV_0_LAYERA_QAM_DEFAULT                 0

/* THD_CORE :: TMCC_OV_0 :: reserved2 [11:11] */
#define BCHP_THD_CORE_TMCC_OV_0_reserved2_MASK                     0x00000800
#define BCHP_THD_CORE_TMCC_OV_0_reserved2_SHIFT                    11

/* THD_CORE :: TMCC_OV_0 :: LAYERA_CR [10:08] */
#define BCHP_THD_CORE_TMCC_OV_0_LAYERA_CR_MASK                     0x00000700
#define BCHP_THD_CORE_TMCC_OV_0_LAYERA_CR_SHIFT                    8
#define BCHP_THD_CORE_TMCC_OV_0_LAYERA_CR_DEFAULT                  0

/* THD_CORE :: TMCC_OV_0 :: reserved3 [07:07] */
#define BCHP_THD_CORE_TMCC_OV_0_reserved3_MASK                     0x00000080
#define BCHP_THD_CORE_TMCC_OV_0_reserved3_SHIFT                    7

/* THD_CORE :: TMCC_OV_0 :: LAYERA_TI [06:04] */
#define BCHP_THD_CORE_TMCC_OV_0_LAYERA_TI_MASK                     0x00000070
#define BCHP_THD_CORE_TMCC_OV_0_LAYERA_TI_SHIFT                    4
#define BCHP_THD_CORE_TMCC_OV_0_LAYERA_TI_DEFAULT                  0

/* THD_CORE :: TMCC_OV_0 :: LAYERA_SEG [03:00] */
#define BCHP_THD_CORE_TMCC_OV_0_LAYERA_SEG_MASK                    0x0000000f
#define BCHP_THD_CORE_TMCC_OV_0_LAYERA_SEG_SHIFT                   0
#define BCHP_THD_CORE_TMCC_OV_0_LAYERA_SEG_DEFAULT                 0

/***************************************************************************
 *TMCC_OV_1 - TMCC Override 1
 ***************************************************************************/
/* THD_CORE :: TMCC_OV_1 :: reserved0 [31:30] */
#define BCHP_THD_CORE_TMCC_OV_1_reserved0_MASK                     0xc0000000
#define BCHP_THD_CORE_TMCC_OV_1_reserved0_SHIFT                    30

/* THD_CORE :: TMCC_OV_1 :: LAYERB_QAM [29:28] */
#define BCHP_THD_CORE_TMCC_OV_1_LAYERB_QAM_MASK                    0x30000000
#define BCHP_THD_CORE_TMCC_OV_1_LAYERB_QAM_SHIFT                   28
#define BCHP_THD_CORE_TMCC_OV_1_LAYERB_QAM_DEFAULT                 0

/* THD_CORE :: TMCC_OV_1 :: reserved1 [27:27] */
#define BCHP_THD_CORE_TMCC_OV_1_reserved1_MASK                     0x08000000
#define BCHP_THD_CORE_TMCC_OV_1_reserved1_SHIFT                    27

/* THD_CORE :: TMCC_OV_1 :: LAYERB_CR [26:24] */
#define BCHP_THD_CORE_TMCC_OV_1_LAYERB_CR_MASK                     0x07000000
#define BCHP_THD_CORE_TMCC_OV_1_LAYERB_CR_SHIFT                    24
#define BCHP_THD_CORE_TMCC_OV_1_LAYERB_CR_DEFAULT                  0

/* THD_CORE :: TMCC_OV_1 :: reserved2 [23:23] */
#define BCHP_THD_CORE_TMCC_OV_1_reserved2_MASK                     0x00800000
#define BCHP_THD_CORE_TMCC_OV_1_reserved2_SHIFT                    23

/* THD_CORE :: TMCC_OV_1 :: LAYERB_TI [22:20] */
#define BCHP_THD_CORE_TMCC_OV_1_LAYERB_TI_MASK                     0x00700000
#define BCHP_THD_CORE_TMCC_OV_1_LAYERB_TI_SHIFT                    20
#define BCHP_THD_CORE_TMCC_OV_1_LAYERB_TI_DEFAULT                  0

/* THD_CORE :: TMCC_OV_1 :: LAYERB_SEG [19:16] */
#define BCHP_THD_CORE_TMCC_OV_1_LAYERB_SEG_MASK                    0x000f0000
#define BCHP_THD_CORE_TMCC_OV_1_LAYERB_SEG_SHIFT                   16
#define BCHP_THD_CORE_TMCC_OV_1_LAYERB_SEG_DEFAULT                 0

/* THD_CORE :: TMCC_OV_1 :: reserved3 [15:14] */
#define BCHP_THD_CORE_TMCC_OV_1_reserved3_MASK                     0x0000c000
#define BCHP_THD_CORE_TMCC_OV_1_reserved3_SHIFT                    14

/* THD_CORE :: TMCC_OV_1 :: LAYERC_QAM [13:12] */
#define BCHP_THD_CORE_TMCC_OV_1_LAYERC_QAM_MASK                    0x00003000
#define BCHP_THD_CORE_TMCC_OV_1_LAYERC_QAM_SHIFT                   12
#define BCHP_THD_CORE_TMCC_OV_1_LAYERC_QAM_DEFAULT                 0

/* THD_CORE :: TMCC_OV_1 :: reserved4 [11:11] */
#define BCHP_THD_CORE_TMCC_OV_1_reserved4_MASK                     0x00000800
#define BCHP_THD_CORE_TMCC_OV_1_reserved4_SHIFT                    11

/* THD_CORE :: TMCC_OV_1 :: LAYERC_CR [10:08] */
#define BCHP_THD_CORE_TMCC_OV_1_LAYERC_CR_MASK                     0x00000700
#define BCHP_THD_CORE_TMCC_OV_1_LAYERC_CR_SHIFT                    8
#define BCHP_THD_CORE_TMCC_OV_1_LAYERC_CR_DEFAULT                  0

/* THD_CORE :: TMCC_OV_1 :: reserved5 [07:07] */
#define BCHP_THD_CORE_TMCC_OV_1_reserved5_MASK                     0x00000080
#define BCHP_THD_CORE_TMCC_OV_1_reserved5_SHIFT                    7

/* THD_CORE :: TMCC_OV_1 :: LAYERC_TI [06:04] */
#define BCHP_THD_CORE_TMCC_OV_1_LAYERC_TI_MASK                     0x00000070
#define BCHP_THD_CORE_TMCC_OV_1_LAYERC_TI_SHIFT                    4
#define BCHP_THD_CORE_TMCC_OV_1_LAYERC_TI_DEFAULT                  0

/* THD_CORE :: TMCC_OV_1 :: LAYERC_SEG [03:00] */
#define BCHP_THD_CORE_TMCC_OV_1_LAYERC_SEG_MASK                    0x0000000f
#define BCHP_THD_CORE_TMCC_OV_1_LAYERC_SEG_SHIFT                   0
#define BCHP_THD_CORE_TMCC_OV_1_LAYERC_SEG_DEFAULT                 0

/***************************************************************************
 *TMCC_MASK - TMCC Mask
 ***************************************************************************/
/* THD_CORE :: TMCC_MASK :: reserved0 [31:14] */
#define BCHP_THD_CORE_TMCC_MASK_reserved0_MASK                     0xffffc000
#define BCHP_THD_CORE_TMCC_MASK_reserved0_SHIFT                    14

/* THD_CORE :: TMCC_MASK :: CNTDN [13:13] */
#define BCHP_THD_CORE_TMCC_MASK_CNTDN_MASK                         0x00002000
#define BCHP_THD_CORE_TMCC_MASK_CNTDN_SHIFT                        13
#define BCHP_THD_CORE_TMCC_MASK_CNTDN_DEFAULT                      1

/* THD_CORE :: TMCC_MASK :: PRFLAG [12:12] */
#define BCHP_THD_CORE_TMCC_MASK_PRFLAG_MASK                        0x00001000
#define BCHP_THD_CORE_TMCC_MASK_PRFLAG_SHIFT                       12
#define BCHP_THD_CORE_TMCC_MASK_PRFLAG_DEFAULT                     1

/* THD_CORE :: TMCC_MASK :: LAYERA_QAM [11:11] */
#define BCHP_THD_CORE_TMCC_MASK_LAYERA_QAM_MASK                    0x00000800
#define BCHP_THD_CORE_TMCC_MASK_LAYERA_QAM_SHIFT                   11
#define BCHP_THD_CORE_TMCC_MASK_LAYERA_QAM_DEFAULT                 1

/* THD_CORE :: TMCC_MASK :: LAYERA_CR [10:10] */
#define BCHP_THD_CORE_TMCC_MASK_LAYERA_CR_MASK                     0x00000400
#define BCHP_THD_CORE_TMCC_MASK_LAYERA_CR_SHIFT                    10
#define BCHP_THD_CORE_TMCC_MASK_LAYERA_CR_DEFAULT                  1

/* THD_CORE :: TMCC_MASK :: LAYERA_TI [09:09] */
#define BCHP_THD_CORE_TMCC_MASK_LAYERA_TI_MASK                     0x00000200
#define BCHP_THD_CORE_TMCC_MASK_LAYERA_TI_SHIFT                    9
#define BCHP_THD_CORE_TMCC_MASK_LAYERA_TI_DEFAULT                  1

/* THD_CORE :: TMCC_MASK :: LAYERA_SEG [08:08] */
#define BCHP_THD_CORE_TMCC_MASK_LAYERA_SEG_MASK                    0x00000100
#define BCHP_THD_CORE_TMCC_MASK_LAYERA_SEG_SHIFT                   8
#define BCHP_THD_CORE_TMCC_MASK_LAYERA_SEG_DEFAULT                 1

/* THD_CORE :: TMCC_MASK :: LAYERB_QAM [07:07] */
#define BCHP_THD_CORE_TMCC_MASK_LAYERB_QAM_MASK                    0x00000080
#define BCHP_THD_CORE_TMCC_MASK_LAYERB_QAM_SHIFT                   7
#define BCHP_THD_CORE_TMCC_MASK_LAYERB_QAM_DEFAULT                 1

/* THD_CORE :: TMCC_MASK :: LAYERB_CR [06:06] */
#define BCHP_THD_CORE_TMCC_MASK_LAYERB_CR_MASK                     0x00000040
#define BCHP_THD_CORE_TMCC_MASK_LAYERB_CR_SHIFT                    6
#define BCHP_THD_CORE_TMCC_MASK_LAYERB_CR_DEFAULT                  1

/* THD_CORE :: TMCC_MASK :: LAYERB_TI [05:05] */
#define BCHP_THD_CORE_TMCC_MASK_LAYERB_TI_MASK                     0x00000020
#define BCHP_THD_CORE_TMCC_MASK_LAYERB_TI_SHIFT                    5
#define BCHP_THD_CORE_TMCC_MASK_LAYERB_TI_DEFAULT                  1

/* THD_CORE :: TMCC_MASK :: LAYERB_SEG [04:04] */
#define BCHP_THD_CORE_TMCC_MASK_LAYERB_SEG_MASK                    0x00000010
#define BCHP_THD_CORE_TMCC_MASK_LAYERB_SEG_SHIFT                   4
#define BCHP_THD_CORE_TMCC_MASK_LAYERB_SEG_DEFAULT                 1

/* THD_CORE :: TMCC_MASK :: LAYERC_QAM [03:03] */
#define BCHP_THD_CORE_TMCC_MASK_LAYERC_QAM_MASK                    0x00000008
#define BCHP_THD_CORE_TMCC_MASK_LAYERC_QAM_SHIFT                   3
#define BCHP_THD_CORE_TMCC_MASK_LAYERC_QAM_DEFAULT                 1

/* THD_CORE :: TMCC_MASK :: LAYERC_CR [02:02] */
#define BCHP_THD_CORE_TMCC_MASK_LAYERC_CR_MASK                     0x00000004
#define BCHP_THD_CORE_TMCC_MASK_LAYERC_CR_SHIFT                    2
#define BCHP_THD_CORE_TMCC_MASK_LAYERC_CR_DEFAULT                  1

/* THD_CORE :: TMCC_MASK :: LAYERC_TI [01:01] */
#define BCHP_THD_CORE_TMCC_MASK_LAYERC_TI_MASK                     0x00000002
#define BCHP_THD_CORE_TMCC_MASK_LAYERC_TI_SHIFT                    1
#define BCHP_THD_CORE_TMCC_MASK_LAYERC_TI_DEFAULT                  1

/* THD_CORE :: TMCC_MASK :: LAYERC_SEG [00:00] */
#define BCHP_THD_CORE_TMCC_MASK_LAYERC_SEG_MASK                    0x00000001
#define BCHP_THD_CORE_TMCC_MASK_LAYERC_SEG_SHIFT                   0
#define BCHP_THD_CORE_TMCC_MASK_LAYERC_SEG_DEFAULT                 1

/***************************************************************************
 *TMCC_FAST - TMCC Fast Synchronization
 ***************************************************************************/
/* THD_CORE :: TMCC_FAST :: SYNCWORD [31:16] */
#define BCHP_THD_CORE_TMCC_FAST_SYNCWORD_MASK                      0xffff0000
#define BCHP_THD_CORE_TMCC_FAST_SYNCWORD_SHIFT                     16
#define BCHP_THD_CORE_TMCC_FAST_SYNCWORD_DEFAULT                   0

/* THD_CORE :: TMCC_FAST :: reserved0 [15:09] */
#define BCHP_THD_CORE_TMCC_FAST_reserved0_MASK                     0x0000fe00
#define BCHP_THD_CORE_TMCC_FAST_reserved0_SHIFT                    9

/* THD_CORE :: TMCC_FAST :: AC1_INT_CTRL [08:02] */
#define BCHP_THD_CORE_TMCC_FAST_AC1_INT_CTRL_MASK                  0x000001fc
#define BCHP_THD_CORE_TMCC_FAST_AC1_INT_CTRL_SHIFT                 2
#define BCHP_THD_CORE_TMCC_FAST_AC1_INT_CTRL_DEFAULT               96

/* THD_CORE :: TMCC_FAST :: TDI_ACCL [01:01] */
#define BCHP_THD_CORE_TMCC_FAST_TDI_ACCL_MASK                      0x00000002
#define BCHP_THD_CORE_TMCC_FAST_TDI_ACCL_SHIFT                     1
#define BCHP_THD_CORE_TMCC_FAST_TDI_ACCL_DEFAULT                   0

/* THD_CORE :: TMCC_FAST :: ENABLE [00:00] */
#define BCHP_THD_CORE_TMCC_FAST_ENABLE_MASK                        0x00000001
#define BCHP_THD_CORE_TMCC_FAST_ENABLE_SHIFT                       0
#define BCHP_THD_CORE_TMCC_FAST_ENABLE_DEFAULT                     0

/***************************************************************************
 *TMCC_NBERC - TMCC Clean Block Counter
 ***************************************************************************/
/* THD_CORE :: TMCC_NBERC :: reserved0 [31:17] */
#define BCHP_THD_CORE_TMCC_NBERC_reserved0_MASK                    0xfffe0000
#define BCHP_THD_CORE_TMCC_NBERC_reserved0_SHIFT                   17

/* THD_CORE :: TMCC_NBERC :: TMCC_CAPERC [16:16] */
#define BCHP_THD_CORE_TMCC_NBERC_TMCC_CAPERC_MASK                  0x00010000
#define BCHP_THD_CORE_TMCC_NBERC_TMCC_CAPERC_SHIFT                 16
#define BCHP_THD_CORE_TMCC_NBERC_TMCC_CAPERC_DEFAULT               0

/* THD_CORE :: TMCC_NBERC :: TMCC_NBERC [15:00] */
#define BCHP_THD_CORE_TMCC_NBERC_TMCC_NBERC_MASK                   0x0000ffff
#define BCHP_THD_CORE_TMCC_NBERC_TMCC_NBERC_SHIFT                  0
#define BCHP_THD_CORE_TMCC_NBERC_TMCC_NBERC_DEFAULT                0

/***************************************************************************
 *TMCC_CBERC - TMCC Corrected Block Counter
 ***************************************************************************/
/* THD_CORE :: TMCC_CBERC :: reserved0 [31:16] */
#define BCHP_THD_CORE_TMCC_CBERC_reserved0_MASK                    0xffff0000
#define BCHP_THD_CORE_TMCC_CBERC_reserved0_SHIFT                   16

/* THD_CORE :: TMCC_CBERC :: TMCC_CBERC [15:00] */
#define BCHP_THD_CORE_TMCC_CBERC_TMCC_CBERC_MASK                   0x0000ffff
#define BCHP_THD_CORE_TMCC_CBERC_TMCC_CBERC_SHIFT                  0
#define BCHP_THD_CORE_TMCC_CBERC_TMCC_CBERC_DEFAULT                0

/***************************************************************************
 *TMCC_UBERC - TMCC Uncorrectable Block Counter
 ***************************************************************************/
/* THD_CORE :: TMCC_UBERC :: reserved0 [31:16] */
#define BCHP_THD_CORE_TMCC_UBERC_reserved0_MASK                    0xffff0000
#define BCHP_THD_CORE_TMCC_UBERC_reserved0_SHIFT                   16

/* THD_CORE :: TMCC_UBERC :: TMCC_UBERC [15:00] */
#define BCHP_THD_CORE_TMCC_UBERC_TMCC_UBERC_MASK                   0x0000ffff
#define BCHP_THD_CORE_TMCC_UBERC_TMCC_UBERC_SHIFT                  0
#define BCHP_THD_CORE_TMCC_UBERC_TMCC_UBERC_DEFAULT                0

/***************************************************************************
 *TMCC_CFGA - TMCC Layer A Configuration
 ***************************************************************************/
/* THD_CORE :: TMCC_CFGA :: LAYER_ERR [31:31] */
#define BCHP_THD_CORE_TMCC_CFGA_LAYER_ERR_MASK                     0x80000000
#define BCHP_THD_CORE_TMCC_CFGA_LAYER_ERR_SHIFT                    31
#define BCHP_THD_CORE_TMCC_CFGA_LAYER_ERR_DEFAULT                  0

/* THD_CORE :: TMCC_CFGA :: reserved0 [30:30] */
#define BCHP_THD_CORE_TMCC_CFGA_reserved0_MASK                     0x40000000
#define BCHP_THD_CORE_TMCC_CFGA_reserved0_SHIFT                    30

/* THD_CORE :: TMCC_CFGA :: PRFLAG_CUR [29:29] */
#define BCHP_THD_CORE_TMCC_CFGA_PRFLAG_CUR_MASK                    0x20000000
#define BCHP_THD_CORE_TMCC_CFGA_PRFLAG_CUR_SHIFT                   29
#define BCHP_THD_CORE_TMCC_CFGA_PRFLAG_CUR_DEFAULT                 0

/* THD_CORE :: TMCC_CFGA :: LAYERA_CUR [28:16] */
#define BCHP_THD_CORE_TMCC_CFGA_LAYERA_CUR_MASK                    0x1fff0000
#define BCHP_THD_CORE_TMCC_CFGA_LAYERA_CUR_SHIFT                   16
#define BCHP_THD_CORE_TMCC_CFGA_LAYERA_CUR_DEFAULT                 0

/* THD_CORE :: TMCC_CFGA :: reserved1 [15:14] */
#define BCHP_THD_CORE_TMCC_CFGA_reserved1_MASK                     0x0000c000
#define BCHP_THD_CORE_TMCC_CFGA_reserved1_SHIFT                    14

/* THD_CORE :: TMCC_CFGA :: PRFLAG_NXT [13:13] */
#define BCHP_THD_CORE_TMCC_CFGA_PRFLAG_NXT_MASK                    0x00002000
#define BCHP_THD_CORE_TMCC_CFGA_PRFLAG_NXT_SHIFT                   13
#define BCHP_THD_CORE_TMCC_CFGA_PRFLAG_NXT_DEFAULT                 0

/* THD_CORE :: TMCC_CFGA :: LAYERA_NXT [12:00] */
#define BCHP_THD_CORE_TMCC_CFGA_LAYERA_NXT_MASK                    0x00001fff
#define BCHP_THD_CORE_TMCC_CFGA_LAYERA_NXT_SHIFT                   0
#define BCHP_THD_CORE_TMCC_CFGA_LAYERA_NXT_DEFAULT                 0

/***************************************************************************
 *TMCC_CFGB - TMCC Layer B Configuration
 ***************************************************************************/
/* THD_CORE :: TMCC_CFGB :: reserved0 [31:29] */
#define BCHP_THD_CORE_TMCC_CFGB_reserved0_MASK                     0xe0000000
#define BCHP_THD_CORE_TMCC_CFGB_reserved0_SHIFT                    29

/* THD_CORE :: TMCC_CFGB :: LAYERB_CUR [28:16] */
#define BCHP_THD_CORE_TMCC_CFGB_LAYERB_CUR_MASK                    0x1fff0000
#define BCHP_THD_CORE_TMCC_CFGB_LAYERB_CUR_SHIFT                   16
#define BCHP_THD_CORE_TMCC_CFGB_LAYERB_CUR_DEFAULT                 0

/* THD_CORE :: TMCC_CFGB :: reserved1 [15:13] */
#define BCHP_THD_CORE_TMCC_CFGB_reserved1_MASK                     0x0000e000
#define BCHP_THD_CORE_TMCC_CFGB_reserved1_SHIFT                    13

/* THD_CORE :: TMCC_CFGB :: LAYERB_NXT [12:00] */
#define BCHP_THD_CORE_TMCC_CFGB_LAYERB_NXT_MASK                    0x00001fff
#define BCHP_THD_CORE_TMCC_CFGB_LAYERB_NXT_SHIFT                   0
#define BCHP_THD_CORE_TMCC_CFGB_LAYERB_NXT_DEFAULT                 0

/***************************************************************************
 *TMCC_CFGC - TMCC Layer C Configuration
 ***************************************************************************/
/* THD_CORE :: TMCC_CFGC :: reserved0 [31:29] */
#define BCHP_THD_CORE_TMCC_CFGC_reserved0_MASK                     0xe0000000
#define BCHP_THD_CORE_TMCC_CFGC_reserved0_SHIFT                    29

/* THD_CORE :: TMCC_CFGC :: LAYERC_CUR [28:16] */
#define BCHP_THD_CORE_TMCC_CFGC_LAYERC_CUR_MASK                    0x1fff0000
#define BCHP_THD_CORE_TMCC_CFGC_LAYERC_CUR_SHIFT                   16
#define BCHP_THD_CORE_TMCC_CFGC_LAYERC_CUR_DEFAULT                 0

/* THD_CORE :: TMCC_CFGC :: reserved1 [15:13] */
#define BCHP_THD_CORE_TMCC_CFGC_reserved1_MASK                     0x0000e000
#define BCHP_THD_CORE_TMCC_CFGC_reserved1_SHIFT                    13

/* THD_CORE :: TMCC_CFGC :: LAYERC_NXT [12:00] */
#define BCHP_THD_CORE_TMCC_CFGC_LAYERC_NXT_MASK                    0x00001fff
#define BCHP_THD_CORE_TMCC_CFGC_LAYERC_NXT_SHIFT                   0
#define BCHP_THD_CORE_TMCC_CFGC_LAYERC_NXT_DEFAULT                 0

/***************************************************************************
 *BER_ERR_B - Layer B BERT Bit Error Counter
 ***************************************************************************/
/* THD_CORE :: BER_ERR_B :: BSYNC [31:31] */
#define BCHP_THD_CORE_BER_ERR_B_BSYNC_MASK                         0x80000000
#define BCHP_THD_CORE_BER_ERR_B_BSYNC_SHIFT                        31
#define BCHP_THD_CORE_BER_ERR_B_BSYNC_DEFAULT                      0

/* THD_CORE :: BER_ERR_B :: BERR [30:00] */
#define BCHP_THD_CORE_BER_ERR_B_BERR_MASK                          0x7fffffff
#define BCHP_THD_CORE_BER_ERR_B_BERR_SHIFT                         0
#define BCHP_THD_CORE_BER_ERR_B_BERR_DEFAULT                       0

/***************************************************************************
 *BER_CNT_B - Layer B BERT Total Bit Counter
 ***************************************************************************/
/* THD_CORE :: BER_CNT_B :: BCNT [31:00] */
#define BCHP_THD_CORE_BER_CNT_B_BCNT_MASK                          0xffffffff
#define BCHP_THD_CORE_BER_CNT_B_BCNT_SHIFT                         0
#define BCHP_THD_CORE_BER_CNT_B_BCNT_DEFAULT                       0

/***************************************************************************
 *BER_ERR_C - Layer C BERT Bit Error Counter
 ***************************************************************************/
/* THD_CORE :: BER_ERR_C :: BSYNC [31:31] */
#define BCHP_THD_CORE_BER_ERR_C_BSYNC_MASK                         0x80000000
#define BCHP_THD_CORE_BER_ERR_C_BSYNC_SHIFT                        31
#define BCHP_THD_CORE_BER_ERR_C_BSYNC_DEFAULT                      0

/* THD_CORE :: BER_ERR_C :: BERR [30:00] */
#define BCHP_THD_CORE_BER_ERR_C_BERR_MASK                          0x7fffffff
#define BCHP_THD_CORE_BER_ERR_C_BERR_SHIFT                         0
#define BCHP_THD_CORE_BER_ERR_C_BERR_DEFAULT                       0

/***************************************************************************
 *BER_CNT_C - Layer C BERT Total Bit Counter
 ***************************************************************************/
/* THD_CORE :: BER_CNT_C :: BCNT [31:00] */
#define BCHP_THD_CORE_BER_CNT_C_BCNT_MASK                          0xffffffff
#define BCHP_THD_CORE_BER_CNT_C_BCNT_SHIFT                         0
#define BCHP_THD_CORE_BER_CNT_C_BCNT_DEFAULT                       0

/***************************************************************************
 *EQ_SNR_B - Equalizer SNR Layer B
 ***************************************************************************/
/* THD_CORE :: EQ_SNR_B :: ERRPWR [31:00] */
#define BCHP_THD_CORE_EQ_SNR_B_ERRPWR_MASK                         0xffffffff
#define BCHP_THD_CORE_EQ_SNR_B_ERRPWR_SHIFT                        0
#define BCHP_THD_CORE_EQ_SNR_B_ERRPWR_DEFAULT                      0

/***************************************************************************
 *EQ_SNR_C - Equalizer SNR Layer C
 ***************************************************************************/
/* THD_CORE :: EQ_SNR_C :: ERRPWR [31:00] */
#define BCHP_THD_CORE_EQ_SNR_C_ERRPWR_MASK                         0xffffffff
#define BCHP_THD_CORE_EQ_SNR_C_ERRPWR_SHIFT                        0
#define BCHP_THD_CORE_EQ_SNR_C_ERRPWR_DEFAULT                      0

/***************************************************************************
 *TDI_TEST - TDI Test
 ***************************************************************************/
/* THD_CORE :: TDI_TEST :: reserved0 [31:27] */
#define BCHP_THD_CORE_TDI_TEST_reserved0_MASK                      0xf8000000
#define BCHP_THD_CORE_TDI_TEST_reserved0_SHIFT                     27

/* THD_CORE :: TDI_TEST :: ERRCNT [26:16] */
#define BCHP_THD_CORE_TDI_TEST_ERRCNT_MASK                         0x07ff0000
#define BCHP_THD_CORE_TDI_TEST_ERRCNT_SHIFT                        16
#define BCHP_THD_CORE_TDI_TEST_ERRCNT_DEFAULT                      0

/* THD_CORE :: TDI_TEST :: reserved1 [15:08] */
#define BCHP_THD_CORE_TDI_TEST_reserved1_MASK                      0x0000ff00
#define BCHP_THD_CORE_TDI_TEST_reserved1_SHIFT                     8

/* THD_CORE :: TDI_TEST :: SCB1_MSB_31_28 [07:04] */
#define BCHP_THD_CORE_TDI_TEST_SCB1_MSB_31_28_MASK                 0x000000f0
#define BCHP_THD_CORE_TDI_TEST_SCB1_MSB_31_28_SHIFT                4
#define BCHP_THD_CORE_TDI_TEST_SCB1_MSB_31_28_DEFAULT              0

/* THD_CORE :: TDI_TEST :: SCB1_MSB_OV [03:03] */
#define BCHP_THD_CORE_TDI_TEST_SCB1_MSB_OV_MASK                    0x00000008
#define BCHP_THD_CORE_TDI_TEST_SCB1_MSB_OV_SHIFT                   3
#define BCHP_THD_CORE_TDI_TEST_SCB1_MSB_OV_DEFAULT                 0

/* THD_CORE :: TDI_TEST :: ERR [02:02] */
#define BCHP_THD_CORE_TDI_TEST_ERR_MASK                            0x00000004
#define BCHP_THD_CORE_TDI_TEST_ERR_SHIFT                           2
#define BCHP_THD_CORE_TDI_TEST_ERR_DEFAULT                         0

/* THD_CORE :: TDI_TEST :: DONE [01:01] */
#define BCHP_THD_CORE_TDI_TEST_DONE_MASK                           0x00000002
#define BCHP_THD_CORE_TDI_TEST_DONE_SHIFT                          1
#define BCHP_THD_CORE_TDI_TEST_DONE_DEFAULT                        0

/* THD_CORE :: TDI_TEST :: START [00:00] */
#define BCHP_THD_CORE_TDI_TEST_START_MASK                          0x00000001
#define BCHP_THD_CORE_TDI_TEST_START_SHIFT                         0
#define BCHP_THD_CORE_TDI_TEST_START_DEFAULT                       0

/***************************************************************************
 *TS_BUFF_A - ISDB-T TS Output Buffer Layer A
 ***************************************************************************/
/* THD_CORE :: TS_BUFF_A :: reserved0 [31:29] */
#define BCHP_THD_CORE_TS_BUFF_A_reserved0_MASK                     0xe0000000
#define BCHP_THD_CORE_TS_BUFF_A_reserved0_SHIFT                    29

/* THD_CORE :: TS_BUFF_A :: BUFF_WORDS_A [28:16] */
#define BCHP_THD_CORE_TS_BUFF_A_BUFF_WORDS_A_MASK                  0x1fff0000
#define BCHP_THD_CORE_TS_BUFF_A_BUFF_WORDS_A_SHIFT                 16
#define BCHP_THD_CORE_TS_BUFF_A_BUFF_WORDS_A_DEFAULT               0

/* THD_CORE :: TS_BUFF_A :: reserved1 [15:15] */
#define BCHP_THD_CORE_TS_BUFF_A_reserved1_MASK                     0x00008000
#define BCHP_THD_CORE_TS_BUFF_A_reserved1_SHIFT                    15

/* THD_CORE :: TS_BUFF_A :: BUFF_SIZE_A [14:00] */
#define BCHP_THD_CORE_TS_BUFF_A_BUFF_SIZE_A_MASK                   0x00007fff
#define BCHP_THD_CORE_TS_BUFF_A_BUFF_SIZE_A_SHIFT                  0
#define BCHP_THD_CORE_TS_BUFF_A_BUFF_SIZE_A_DEFAULT                0

/***************************************************************************
 *TS_BUFF_B - ISDB-T TS Output Buffer Layer B
 ***************************************************************************/
/* THD_CORE :: TS_BUFF_B :: reserved0 [31:29] */
#define BCHP_THD_CORE_TS_BUFF_B_reserved0_MASK                     0xe0000000
#define BCHP_THD_CORE_TS_BUFF_B_reserved0_SHIFT                    29

/* THD_CORE :: TS_BUFF_B :: BUFF_WORDS_B [28:16] */
#define BCHP_THD_CORE_TS_BUFF_B_BUFF_WORDS_B_MASK                  0x1fff0000
#define BCHP_THD_CORE_TS_BUFF_B_BUFF_WORDS_B_SHIFT                 16
#define BCHP_THD_CORE_TS_BUFF_B_BUFF_WORDS_B_DEFAULT               0

/* THD_CORE :: TS_BUFF_B :: reserved1 [15:15] */
#define BCHP_THD_CORE_TS_BUFF_B_reserved1_MASK                     0x00008000
#define BCHP_THD_CORE_TS_BUFF_B_reserved1_SHIFT                    15

/* THD_CORE :: TS_BUFF_B :: BUFF_SIZE_B [14:00] */
#define BCHP_THD_CORE_TS_BUFF_B_BUFF_SIZE_B_MASK                   0x00007fff
#define BCHP_THD_CORE_TS_BUFF_B_BUFF_SIZE_B_SHIFT                  0
#define BCHP_THD_CORE_TS_BUFF_B_BUFF_SIZE_B_DEFAULT                0

/***************************************************************************
 *TS_BUFF_C - ISDB-T TS Output Buffer Layer C
 ***************************************************************************/
/* THD_CORE :: TS_BUFF_C :: reserved0 [31:29] */
#define BCHP_THD_CORE_TS_BUFF_C_reserved0_MASK                     0xe0000000
#define BCHP_THD_CORE_TS_BUFF_C_reserved0_SHIFT                    29

/* THD_CORE :: TS_BUFF_C :: BUFF_WORDS_C [28:16] */
#define BCHP_THD_CORE_TS_BUFF_C_BUFF_WORDS_C_MASK                  0x1fff0000
#define BCHP_THD_CORE_TS_BUFF_C_BUFF_WORDS_C_SHIFT                 16
#define BCHP_THD_CORE_TS_BUFF_C_BUFF_WORDS_C_DEFAULT               0

/* THD_CORE :: TS_BUFF_C :: reserved1 [15:15] */
#define BCHP_THD_CORE_TS_BUFF_C_reserved1_MASK                     0x00008000
#define BCHP_THD_CORE_TS_BUFF_C_reserved1_SHIFT                    15

/* THD_CORE :: TS_BUFF_C :: BUFF_SIZE_C [14:00] */
#define BCHP_THD_CORE_TS_BUFF_C_BUFF_SIZE_C_MASK                   0x00007fff
#define BCHP_THD_CORE_TS_BUFF_C_BUFF_SIZE_C_SHIFT                  0
#define BCHP_THD_CORE_TS_BUFF_C_BUFF_SIZE_C_DEFAULT                0

/***************************************************************************
 *SCB_ADDR_OFFSET - SCB Address Offset
 ***************************************************************************/
/* THD_CORE :: SCB_ADDR_OFFSET :: reserved0 [31:29] */
#define BCHP_THD_CORE_SCB_ADDR_OFFSET_reserved0_MASK               0xe0000000
#define BCHP_THD_CORE_SCB_ADDR_OFFSET_reserved0_SHIFT              29

/* THD_CORE :: SCB_ADDR_OFFSET :: ADDR_OFFSET [28:00] */
#define BCHP_THD_CORE_SCB_ADDR_OFFSET_ADDR_OFFSET_MASK             0x1fffffff
#define BCHP_THD_CORE_SCB_ADDR_OFFSET_ADDR_OFFSET_SHIFT            0
#define BCHP_THD_CORE_SCB_ADDR_OFFSET_ADDR_OFFSET_DEFAULT          0

/***************************************************************************
 *AC1_MISC - AC1 Miscellaneous
 ***************************************************************************/
/* THD_CORE :: AC1_MISC :: reserved0 [31:31] */
#define BCHP_THD_CORE_AC1_MISC_reserved0_MASK                      0x80000000
#define BCHP_THD_CORE_AC1_MISC_reserved0_SHIFT                     31

/* THD_CORE :: AC1_MISC :: AC1_CRC_ERR [30:30] */
#define BCHP_THD_CORE_AC1_MISC_AC1_CRC_ERR_MASK                    0x40000000
#define BCHP_THD_CORE_AC1_MISC_AC1_CRC_ERR_SHIFT                   30
#define BCHP_THD_CORE_AC1_MISC_AC1_CRC_ERR_DEFAULT                 0

/* THD_CORE :: AC1_MISC :: AC1_ERR [29:29] */
#define BCHP_THD_CORE_AC1_MISC_AC1_ERR_MASK                        0x20000000
#define BCHP_THD_CORE_AC1_MISC_AC1_ERR_SHIFT                       29
#define BCHP_THD_CORE_AC1_MISC_AC1_ERR_DEFAULT                     0

/* THD_CORE :: AC1_MISC :: AC1_UERR [28:28] */
#define BCHP_THD_CORE_AC1_MISC_AC1_UERR_MASK                       0x10000000
#define BCHP_THD_CORE_AC1_MISC_AC1_UERR_SHIFT                      28
#define BCHP_THD_CORE_AC1_MISC_AC1_UERR_DEFAULT                    0

/* THD_CORE :: AC1_MISC :: reserved1 [27:25] */
#define BCHP_THD_CORE_AC1_MISC_reserved1_MASK                      0x0e000000
#define BCHP_THD_CORE_AC1_MISC_reserved1_SHIFT                     25

/* THD_CORE :: AC1_MISC :: AC1_ERRCNT [24:16] */
#define BCHP_THD_CORE_AC1_MISC_AC1_ERRCNT_MASK                     0x01ff0000
#define BCHP_THD_CORE_AC1_MISC_AC1_ERRCNT_SHIFT                    16
#define BCHP_THD_CORE_AC1_MISC_AC1_ERRCNT_DEFAULT                  0

/* THD_CORE :: AC1_MISC :: AC1_SYNCWORD [15:00] */
#define BCHP_THD_CORE_AC1_MISC_AC1_SYNCWORD_MASK                   0x0000ffff
#define BCHP_THD_CORE_AC1_MISC_AC1_SYNCWORD_SHIFT                  0
#define BCHP_THD_CORE_AC1_MISC_AC1_SYNCWORD_DEFAULT                51729

/***************************************************************************
 *AC1_DATA0 - AC1 data
 ***************************************************************************/
/* THD_CORE :: AC1_DATA0 :: reserved0 [31:31] */
#define BCHP_THD_CORE_AC1_DATA0_reserved0_MASK                     0x80000000
#define BCHP_THD_CORE_AC1_DATA0_reserved0_SHIFT                    31

/* THD_CORE :: AC1_DATA0 :: AC1_B17_B47 [30:00] */
#define BCHP_THD_CORE_AC1_DATA0_AC1_B17_B47_MASK                   0x7fffffff
#define BCHP_THD_CORE_AC1_DATA0_AC1_B17_B47_SHIFT                  0
#define BCHP_THD_CORE_AC1_DATA0_AC1_B17_B47_DEFAULT                0

/***************************************************************************
 *AC1_DATA1 - AC1 data
 ***************************************************************************/
/* THD_CORE :: AC1_DATA1 :: AC1_B48_B79 [31:00] */
#define BCHP_THD_CORE_AC1_DATA1_AC1_B48_B79_MASK                   0xffffffff
#define BCHP_THD_CORE_AC1_DATA1_AC1_B48_B79_SHIFT                  0
#define BCHP_THD_CORE_AC1_DATA1_AC1_B48_B79_DEFAULT                0

/***************************************************************************
 *AC1_DATA2 - AC1 data
 ***************************************************************************/
/* THD_CORE :: AC1_DATA2 :: AC1_B80_B111 [31:00] */
#define BCHP_THD_CORE_AC1_DATA2_AC1_B80_B111_MASK                  0xffffffff
#define BCHP_THD_CORE_AC1_DATA2_AC1_B80_B111_SHIFT                 0
#define BCHP_THD_CORE_AC1_DATA2_AC1_B80_B111_DEFAULT               0

/***************************************************************************
 *TP_TEST_MODE - TP Test Mode register
 ***************************************************************************/
/* THD_CORE :: TP_TEST_MODE :: reserved0 [31:09] */
#define BCHP_THD_CORE_TP_TEST_MODE_reserved0_MASK                  0xfffffe00
#define BCHP_THD_CORE_TP_TEST_MODE_reserved0_SHIFT                 9

/* THD_CORE :: TP_TEST_MODE :: ENABLE [08:08] */
#define BCHP_THD_CORE_TP_TEST_MODE_ENABLE_MASK                     0x00000100
#define BCHP_THD_CORE_TP_TEST_MODE_ENABLE_SHIFT                    8
#define BCHP_THD_CORE_TP_TEST_MODE_ENABLE_DEFAULT                  0

/* THD_CORE :: TP_TEST_MODE :: MODE [07:00] */
#define BCHP_THD_CORE_TP_TEST_MODE_MODE_MASK                       0x000000ff
#define BCHP_THD_CORE_TP_TEST_MODE_MODE_SHIFT                      0
#define BCHP_THD_CORE_TP_TEST_MODE_MODE_DEFAULT                    0

/***************************************************************************
 *TP_TEST_MISC0 - TP Test MISC0 register
 ***************************************************************************/
/* THD_CORE :: TP_TEST_MISC0 :: DATA [31:00] */
#define BCHP_THD_CORE_TP_TEST_MISC0_DATA_MASK                      0xffffffff
#define BCHP_THD_CORE_TP_TEST_MISC0_DATA_SHIFT                     0
#define BCHP_THD_CORE_TP_TEST_MISC0_DATA_DEFAULT                   0

/***************************************************************************
 *TP_TEST_MISC1 - TP Test MISC1 register
 ***************************************************************************/
/* THD_CORE :: TP_TEST_MISC1 :: DATA [31:00] */
#define BCHP_THD_CORE_TP_TEST_MISC1_DATA_MASK                      0xffffffff
#define BCHP_THD_CORE_TP_TEST_MISC1_DATA_SHIFT                     0
#define BCHP_THD_CORE_TP_TEST_MISC1_DATA_DEFAULT                   0

/***************************************************************************
 *TP_TEST_MISC2 - TP Test MISC2 register
 ***************************************************************************/
/* THD_CORE :: TP_TEST_MISC2 :: DATA [31:00] */
#define BCHP_THD_CORE_TP_TEST_MISC2_DATA_MASK                      0xffffffff
#define BCHP_THD_CORE_TP_TEST_MISC2_DATA_SHIFT                     0
#define BCHP_THD_CORE_TP_TEST_MISC2_DATA_DEFAULT                   0

/***************************************************************************
 *TS_TEST - TS Test register
 ***************************************************************************/
/* THD_CORE :: TS_TEST :: reserved0 [31:29] */
#define BCHP_THD_CORE_TS_TEST_reserved0_MASK                       0xe0000000
#define BCHP_THD_CORE_TS_TEST_reserved0_SHIFT                      29

/* THD_CORE :: TS_TEST :: DATA [28:16] */
#define BCHP_THD_CORE_TS_TEST_DATA_MASK                            0x1fff0000
#define BCHP_THD_CORE_TS_TEST_DATA_SHIFT                           16
#define BCHP_THD_CORE_TS_TEST_DATA_DEFAULT                         0

/* THD_CORE :: TS_TEST :: reserved1 [15:02] */
#define BCHP_THD_CORE_TS_TEST_reserved1_MASK                       0x0000fffc
#define BCHP_THD_CORE_TS_TEST_reserved1_SHIFT                      2

/* THD_CORE :: TS_TEST :: MODE [01:00] */
#define BCHP_THD_CORE_TS_TEST_MODE_MASK                            0x00000003
#define BCHP_THD_CORE_TS_TEST_MODE_SHIFT                           0
#define BCHP_THD_CORE_TS_TEST_MODE_DEFAULT                         0

/***************************************************************************
 *SWSPARE1 - Spare Register1
 ***************************************************************************/
/* THD_CORE :: SWSPARE1 :: reserved_for_eco0 [31:00] */
#define BCHP_THD_CORE_SWSPARE1_reserved_for_eco0_MASK              0xffffffff
#define BCHP_THD_CORE_SWSPARE1_reserved_for_eco0_SHIFT             0
#define BCHP_THD_CORE_SWSPARE1_reserved_for_eco0_DEFAULT           0

/***************************************************************************
 *SWSPARE2 - Spare Register2
 ***************************************************************************/
/* THD_CORE :: SWSPARE2 :: reserved_for_eco0 [31:00] */
#define BCHP_THD_CORE_SWSPARE2_reserved_for_eco0_MASK              0xffffffff
#define BCHP_THD_CORE_SWSPARE2_reserved_for_eco0_SHIFT             0
#define BCHP_THD_CORE_SWSPARE2_reserved_for_eco0_DEFAULT           0

/***************************************************************************
 *SWSPARE3 - Spare Register3
 ***************************************************************************/
/* THD_CORE :: SWSPARE3 :: reserved_for_eco0 [31:00] */
#define BCHP_THD_CORE_SWSPARE3_reserved_for_eco0_MASK              0xffffffff
#define BCHP_THD_CORE_SWSPARE3_reserved_for_eco0_SHIFT             0
#define BCHP_THD_CORE_SWSPARE3_reserved_for_eco0_DEFAULT           0

/***************************************************************************
 *SWSPARE4 - Spare Register4
 ***************************************************************************/
/* THD_CORE :: SWSPARE4 :: reserved_for_eco0 [31:00] */
#define BCHP_THD_CORE_SWSPARE4_reserved_for_eco0_MASK              0xffffffff
#define BCHP_THD_CORE_SWSPARE4_reserved_for_eco0_SHIFT             0
#define BCHP_THD_CORE_SWSPARE4_reserved_for_eco0_DEFAULT           0

/***************************************************************************
 *SWSPARE5 - Spare Register5
 ***************************************************************************/
/* THD_CORE :: SWSPARE5 :: reserved_for_eco0 [31:00] */
#define BCHP_THD_CORE_SWSPARE5_reserved_for_eco0_MASK              0xffffffff
#define BCHP_THD_CORE_SWSPARE5_reserved_for_eco0_SHIFT             0
#define BCHP_THD_CORE_SWSPARE5_reserved_for_eco0_DEFAULT           0

/***************************************************************************
 *SWSPARE6 - Spare Register6
 ***************************************************************************/
/* THD_CORE :: SWSPARE6 :: reserved_for_eco0 [31:00] */
#define BCHP_THD_CORE_SWSPARE6_reserved_for_eco0_MASK              0xffffffff
#define BCHP_THD_CORE_SWSPARE6_reserved_for_eco0_SHIFT             0
#define BCHP_THD_CORE_SWSPARE6_reserved_for_eco0_DEFAULT           0

#endif /* #ifndef BCHP_THD_CORE_H__ */

/* End of File */
