# do lcd_test.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lcd_test
# 
# Top level modules:
# 	lcd_test
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lcd_test_vlg_sample_tst
# -- Compiling module lcd_test_vlg_check_tst
# -- Compiling module lcd_test_vlg_vec_tst
# 
# Top level modules:
# 	lcd_test_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.lcd_test_vlg_vec_tst 
# Loading work.lcd_test_vlg_vec_tst
# Loading work.lcd_test
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading work.lcd_test_vlg_sample_tst
# Loading work.lcd_test_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port data[2] :: @time = 25000.000 ps
#      Expected value = 00000000
#      Real value = 00111100
# ERROR! Vector Mismatch for output port data[3] :: @time = 25000.000 ps
#      Expected value = 00000000
#      Real value = 00111100
# ERROR! Vector Mismatch for output port data[4] :: @time = 25000.000 ps
#      Expected value = 00000000
#      Real value = 00111100
# ERROR! Vector Mismatch for output port data[5] :: @time = 25000.000 ps
#      Expected value = 00000000
#      Real value = 00111100
# ERROR! Vector Mismatch for output port data[0] :: @time = 100000.000 ps
#      Expected value = 00000001
#      Real value = 00111100
# ERROR! Vector Mismatch for output port RS :: @time = 350000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port start :: @time = 450000.000 ps
#      Expected value = 1
#      Real value = 0
#           7 mismatched vectors : Simulation failed !
# ** Note: $finish    : lcd_test.vt(345)
#    Time: 1 us  Iteration: 0  Instance: /lcd_test_vlg_vec_tst/tb_out
