<profile>

<section name = "Vivado HLS Report for 'dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s'" level="0">
<item name = "Date">Fri Jun 11 18:34:01 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.323 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13, 13, 65.000 ns, 65.000 ns, 13, 13, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1071">dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s, 1, 1, 5.000 ns, 5.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DataPrepare">10, 10, 2, 1, 1, 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 27, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 573, 13703, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 438, -</column>
<column name="Register">-, -, 563, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, 3, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1071">dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s, 0, 0, 573, 13703, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_in_fu_1159_p2">+, 0, 0, 6, 4, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op212">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op418">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln41_fu_1153_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_i_in_0_phi_fu_1063_p4">9, 2, 4, 8</column>
<column name="data_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="i_in_0_reg_1059">9, 2, 4, 8</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_16_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_17_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_18_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_19_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_20_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_21_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_22_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_23_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_24_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_25_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_26_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_27_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_28_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_29_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_30_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_31_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="data_72_V_1_fu_656">7, 0, 7, 0</column>
<column name="data_72_V_2_fu_688">7, 0, 7, 0</column>
<column name="data_72_V_3_fu_716">7, 0, 7, 0</column>
<column name="data_72_V_4_fu_748">7, 0, 7, 0</column>
<column name="data_72_V_5_fu_780">7, 0, 7, 0</column>
<column name="data_72_V_6_fu_812">7, 0, 7, 0</column>
<column name="data_72_V_7_fu_844">7, 0, 7, 0</column>
<column name="data_72_V_8_fu_876">7, 0, 7, 0</column>
<column name="data_72_V_9_fu_904">7, 0, 7, 0</column>
<column name="data_72_V_fu_624">7, 0, 7, 0</column>
<column name="data_73_V_1_fu_660">7, 0, 7, 0</column>
<column name="data_73_V_2_fu_692">7, 0, 7, 0</column>
<column name="data_73_V_3_fu_720">7, 0, 7, 0</column>
<column name="data_73_V_4_fu_752">7, 0, 7, 0</column>
<column name="data_73_V_5_fu_784">7, 0, 7, 0</column>
<column name="data_73_V_6_fu_816">7, 0, 7, 0</column>
<column name="data_73_V_7_fu_848">7, 0, 7, 0</column>
<column name="data_73_V_8_fu_880">7, 0, 7, 0</column>
<column name="data_73_V_9_fu_908">7, 0, 7, 0</column>
<column name="data_73_V_fu_628">7, 0, 7, 0</column>
<column name="data_74_V_1_fu_664">7, 0, 7, 0</column>
<column name="data_74_V_2_fu_696">7, 0, 7, 0</column>
<column name="data_74_V_3_fu_724">7, 0, 7, 0</column>
<column name="data_74_V_4_fu_756">7, 0, 7, 0</column>
<column name="data_74_V_5_fu_788">7, 0, 7, 0</column>
<column name="data_74_V_6_fu_820">7, 0, 7, 0</column>
<column name="data_74_V_7_fu_852">7, 0, 7, 0</column>
<column name="data_74_V_8_fu_884">7, 0, 7, 0</column>
<column name="data_74_V_9_fu_912">7, 0, 7, 0</column>
<column name="data_74_V_fu_632">7, 0, 7, 0</column>
<column name="data_75_V_1_fu_668">7, 0, 7, 0</column>
<column name="data_75_V_2_fu_700">7, 0, 7, 0</column>
<column name="data_75_V_3_fu_728">7, 0, 7, 0</column>
<column name="data_75_V_4_fu_760">7, 0, 7, 0</column>
<column name="data_75_V_5_fu_792">7, 0, 7, 0</column>
<column name="data_75_V_6_fu_824">7, 0, 7, 0</column>
<column name="data_75_V_7_fu_856">7, 0, 7, 0</column>
<column name="data_75_V_8_fu_888">7, 0, 7, 0</column>
<column name="data_75_V_9_fu_916">7, 0, 7, 0</column>
<column name="data_75_V_fu_636">7, 0, 7, 0</column>
<column name="data_76_V_1_fu_672">7, 0, 7, 0</column>
<column name="data_76_V_2_fu_704">7, 0, 7, 0</column>
<column name="data_76_V_3_fu_732">7, 0, 7, 0</column>
<column name="data_76_V_4_fu_764">7, 0, 7, 0</column>
<column name="data_76_V_5_fu_796">7, 0, 7, 0</column>
<column name="data_76_V_6_fu_828">7, 0, 7, 0</column>
<column name="data_76_V_7_fu_860">7, 0, 7, 0</column>
<column name="data_76_V_8_fu_892">7, 0, 7, 0</column>
<column name="data_76_V_9_fu_920">7, 0, 7, 0</column>
<column name="data_76_V_fu_640">7, 0, 7, 0</column>
<column name="data_77_V_1_fu_676">7, 0, 7, 0</column>
<column name="data_77_V_2_fu_708">7, 0, 7, 0</column>
<column name="data_77_V_3_fu_736">7, 0, 7, 0</column>
<column name="data_77_V_4_fu_768">7, 0, 7, 0</column>
<column name="data_77_V_5_fu_800">7, 0, 7, 0</column>
<column name="data_77_V_6_fu_832">7, 0, 7, 0</column>
<column name="data_77_V_7_fu_864">7, 0, 7, 0</column>
<column name="data_77_V_8_fu_896">7, 0, 7, 0</column>
<column name="data_77_V_9_fu_924">7, 0, 7, 0</column>
<column name="data_77_V_fu_644">7, 0, 7, 0</column>
<column name="data_78_V_1_fu_680">7, 0, 7, 0</column>
<column name="data_78_V_2_fu_740">7, 0, 7, 0</column>
<column name="data_78_V_3_fu_772">7, 0, 7, 0</column>
<column name="data_78_V_4_fu_804">7, 0, 7, 0</column>
<column name="data_78_V_5_fu_836">7, 0, 7, 0</column>
<column name="data_78_V_6_fu_868">7, 0, 7, 0</column>
<column name="data_78_V_7_fu_928">7, 0, 7, 0</column>
<column name="data_78_V_fu_648">7, 0, 7, 0</column>
<column name="data_79_V_1_fu_684">7, 0, 7, 0</column>
<column name="data_79_V_2_fu_712">7, 0, 7, 0</column>
<column name="data_79_V_3_fu_744">7, 0, 7, 0</column>
<column name="data_79_V_4_fu_776">7, 0, 7, 0</column>
<column name="data_79_V_5_fu_808">7, 0, 7, 0</column>
<column name="data_79_V_6_fu_840">7, 0, 7, 0</column>
<column name="data_79_V_7_fu_872">7, 0, 7, 0</column>
<column name="data_79_V_8_fu_900">7, 0, 7, 0</column>
<column name="data_79_V_9_fu_932">7, 0, 7, 0</column>
<column name="data_79_V_fu_652">7, 0, 7, 0</column>
<column name="i_in_0_reg_1059">4, 0, 4, 0</column>
<column name="i_in_reg_2516">4, 0, 4, 0</column>
<column name="icmp_ln41_reg_2512">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config8&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config8&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config8&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config8&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config8&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config8&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config8&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config8&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config8&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config8&gt;, return value</column>
<column name="data_stream_V_data_0_V_dout">in, 7, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_0_V_empty_n">in, 1, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_0_V_read">out, 1, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_1_V_dout">in, 7, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_1_V_empty_n">in, 1, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_1_V_read">out, 1, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_2_V_dout">in, 7, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_2_V_empty_n">in, 1, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_2_V_read">out, 1, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_3_V_dout">in, 7, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_3_V_empty_n">in, 1, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_3_V_read">out, 1, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_4_V_dout">in, 7, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_4_V_empty_n">in, 1, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_4_V_read">out, 1, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_5_V_dout">in, 7, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_5_V_empty_n">in, 1, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_5_V_read">out, 1, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_6_V_dout">in, 7, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_6_V_empty_n">in, 1, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_6_V_read">out, 1, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_7_V_dout">in, 7, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_7_V_empty_n">in, 1, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_7_V_read">out, 1, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_0_V_din">out, 16, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 16, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 16, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 16, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 16, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 16, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 16, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 16, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_8_V_din">out, 16, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_full_n">in, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_write">out, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_9_V_din">out, 16, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_full_n">in, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_write">out, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_10_V_din">out, 16, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_full_n">in, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_write">out, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_11_V_din">out, 16, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_full_n">in, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_write">out, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_12_V_din">out, 16, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_full_n">in, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_write">out, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_13_V_din">out, 16, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_full_n">in, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_write">out, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_14_V_din">out, 16, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_full_n">in, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_write">out, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_15_V_din">out, 16, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_full_n">in, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_write">out, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_16_V_din">out, 16, ap_fifo, res_stream_V_data_16_V, pointer</column>
<column name="res_stream_V_data_16_V_full_n">in, 1, ap_fifo, res_stream_V_data_16_V, pointer</column>
<column name="res_stream_V_data_16_V_write">out, 1, ap_fifo, res_stream_V_data_16_V, pointer</column>
<column name="res_stream_V_data_17_V_din">out, 16, ap_fifo, res_stream_V_data_17_V, pointer</column>
<column name="res_stream_V_data_17_V_full_n">in, 1, ap_fifo, res_stream_V_data_17_V, pointer</column>
<column name="res_stream_V_data_17_V_write">out, 1, ap_fifo, res_stream_V_data_17_V, pointer</column>
<column name="res_stream_V_data_18_V_din">out, 16, ap_fifo, res_stream_V_data_18_V, pointer</column>
<column name="res_stream_V_data_18_V_full_n">in, 1, ap_fifo, res_stream_V_data_18_V, pointer</column>
<column name="res_stream_V_data_18_V_write">out, 1, ap_fifo, res_stream_V_data_18_V, pointer</column>
<column name="res_stream_V_data_19_V_din">out, 16, ap_fifo, res_stream_V_data_19_V, pointer</column>
<column name="res_stream_V_data_19_V_full_n">in, 1, ap_fifo, res_stream_V_data_19_V, pointer</column>
<column name="res_stream_V_data_19_V_write">out, 1, ap_fifo, res_stream_V_data_19_V, pointer</column>
<column name="res_stream_V_data_20_V_din">out, 16, ap_fifo, res_stream_V_data_20_V, pointer</column>
<column name="res_stream_V_data_20_V_full_n">in, 1, ap_fifo, res_stream_V_data_20_V, pointer</column>
<column name="res_stream_V_data_20_V_write">out, 1, ap_fifo, res_stream_V_data_20_V, pointer</column>
<column name="res_stream_V_data_21_V_din">out, 16, ap_fifo, res_stream_V_data_21_V, pointer</column>
<column name="res_stream_V_data_21_V_full_n">in, 1, ap_fifo, res_stream_V_data_21_V, pointer</column>
<column name="res_stream_V_data_21_V_write">out, 1, ap_fifo, res_stream_V_data_21_V, pointer</column>
<column name="res_stream_V_data_22_V_din">out, 16, ap_fifo, res_stream_V_data_22_V, pointer</column>
<column name="res_stream_V_data_22_V_full_n">in, 1, ap_fifo, res_stream_V_data_22_V, pointer</column>
<column name="res_stream_V_data_22_V_write">out, 1, ap_fifo, res_stream_V_data_22_V, pointer</column>
<column name="res_stream_V_data_23_V_din">out, 16, ap_fifo, res_stream_V_data_23_V, pointer</column>
<column name="res_stream_V_data_23_V_full_n">in, 1, ap_fifo, res_stream_V_data_23_V, pointer</column>
<column name="res_stream_V_data_23_V_write">out, 1, ap_fifo, res_stream_V_data_23_V, pointer</column>
<column name="res_stream_V_data_24_V_din">out, 16, ap_fifo, res_stream_V_data_24_V, pointer</column>
<column name="res_stream_V_data_24_V_full_n">in, 1, ap_fifo, res_stream_V_data_24_V, pointer</column>
<column name="res_stream_V_data_24_V_write">out, 1, ap_fifo, res_stream_V_data_24_V, pointer</column>
<column name="res_stream_V_data_25_V_din">out, 16, ap_fifo, res_stream_V_data_25_V, pointer</column>
<column name="res_stream_V_data_25_V_full_n">in, 1, ap_fifo, res_stream_V_data_25_V, pointer</column>
<column name="res_stream_V_data_25_V_write">out, 1, ap_fifo, res_stream_V_data_25_V, pointer</column>
<column name="res_stream_V_data_26_V_din">out, 16, ap_fifo, res_stream_V_data_26_V, pointer</column>
<column name="res_stream_V_data_26_V_full_n">in, 1, ap_fifo, res_stream_V_data_26_V, pointer</column>
<column name="res_stream_V_data_26_V_write">out, 1, ap_fifo, res_stream_V_data_26_V, pointer</column>
<column name="res_stream_V_data_27_V_din">out, 16, ap_fifo, res_stream_V_data_27_V, pointer</column>
<column name="res_stream_V_data_27_V_full_n">in, 1, ap_fifo, res_stream_V_data_27_V, pointer</column>
<column name="res_stream_V_data_27_V_write">out, 1, ap_fifo, res_stream_V_data_27_V, pointer</column>
<column name="res_stream_V_data_28_V_din">out, 16, ap_fifo, res_stream_V_data_28_V, pointer</column>
<column name="res_stream_V_data_28_V_full_n">in, 1, ap_fifo, res_stream_V_data_28_V, pointer</column>
<column name="res_stream_V_data_28_V_write">out, 1, ap_fifo, res_stream_V_data_28_V, pointer</column>
<column name="res_stream_V_data_29_V_din">out, 16, ap_fifo, res_stream_V_data_29_V, pointer</column>
<column name="res_stream_V_data_29_V_full_n">in, 1, ap_fifo, res_stream_V_data_29_V, pointer</column>
<column name="res_stream_V_data_29_V_write">out, 1, ap_fifo, res_stream_V_data_29_V, pointer</column>
<column name="res_stream_V_data_30_V_din">out, 16, ap_fifo, res_stream_V_data_30_V, pointer</column>
<column name="res_stream_V_data_30_V_full_n">in, 1, ap_fifo, res_stream_V_data_30_V, pointer</column>
<column name="res_stream_V_data_30_V_write">out, 1, ap_fifo, res_stream_V_data_30_V, pointer</column>
<column name="res_stream_V_data_31_V_din">out, 16, ap_fifo, res_stream_V_data_31_V, pointer</column>
<column name="res_stream_V_data_31_V_full_n">in, 1, ap_fifo, res_stream_V_data_31_V, pointer</column>
<column name="res_stream_V_data_31_V_write">out, 1, ap_fifo, res_stream_V_data_31_V, pointer</column>
</table>
</item>
</section>
</profile>
