# Mini-CPU
Verilog Implementation of a CPU Instruction Pipeline

Project Description:
This project implements pipelining and fowarding of the five major instruction stages (fetch, decode, execute, memory, write) in order to demonstate how to effectively speed up CPU processing. All files were implemented using Vivado Design Suite HLx. 

Project Design Goal:
https://gyazo.com/7536ddc5d4e0067d1eb50d0a09f5e405
