INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sources_1/ip/axi/sim/axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sources_1/new/icache_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sources_1/new/icache_tagv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module icache_tagv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
INFO: [VRFC 10-2458] undeclared symbol arlen, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:92]
INFO: [VRFC 10-2458] undeclared symbol arsize, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:93]
INFO: [VRFC 10-2458] undeclared symbol arburst, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:94]
INFO: [VRFC 10-2458] undeclared symbol awid, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:95]
INFO: [VRFC 10-2458] undeclared symbol awlen, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:96]
INFO: [VRFC 10-2458] undeclared symbol awburst, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:97]
INFO: [VRFC 10-2458] undeclared symbol awsize, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:98]
INFO: [VRFC 10-2458] undeclared symbol awaddr, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:99]
INFO: [VRFC 10-2458] undeclared symbol awvalid, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:100]
INFO: [VRFC 10-2458] undeclared symbol wdata, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:101]
INFO: [VRFC 10-2458] undeclared symbol wvalid, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:102]
INFO: [VRFC 10-2458] undeclared symbol wlast, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:103]
INFO: [VRFC 10-2458] undeclared symbol bready, assumed default net type wire [D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.srcs/sim_1/new/cache_tb.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Administrator/VivadoProjects/lab4/cache/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
