<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>VLDR (immediate) -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">VLDR (immediate)</h2><p id="desc">
      <p class="aml">Load SIMD&amp;FP register (immediate) loads a single register from the Advanced SIMD and floating-point register file, using an address from a general-purpose register, with an optional offset.</p>
      <p class="aml">Depending on settings in the <a class="armarm-xref" title="Reference to Armv8 ARM section">CPACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">NSACR</a>, <a class="armarm-xref" title="Reference to Armv8 ARM section">HCPTR</a>, and <a class="armarm-xref" title="Reference to Armv8 ARM section">FPEXC</a> registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be <span class="arm-defined-word">undefined</span>, or trapped to Hyp mode. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">Enabling Advanced SIMD and floating-point support</a>.</p>
    </p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">U</td><td class="lr">D</td><td class="lr">0</td><td class="lr">1</td><td colspan="4" class="lr">!= 1111</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td colspan="2" class="lr">size</td><td colspan="8" class="lr">imm8</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4" class="droppedname">Rn</td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td colspan="8"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision scalar<span class="bitdiff"> (size == 01)</span><font style="font-size:smaller;"><br />(Armv8.2)
            </font></h4><p class="asm-code"><a name="VLDR_A1_H" id="VLDR_A1_H"></a>VLDR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.16 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a> {, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset (field &quot;imm8&quot;)">&lt;imm&gt;</a>}]</p></div><div class="encoding"><h4 class="encoding">Single-precision scalar<span class="bitdiff"> (size == 10)</span></h4><p class="asm-code"><a name="VLDR_A1_S" id="VLDR_A1_S"></a>VLDR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}<a href="#32" title="Optional data size specifier for 32-bit memory accesses that can be used in the assembler source code">{.32}</a> <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a> {, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset (field &quot;imm8&quot;)">&lt;imm&gt;</a>}]</p></div><div class="encoding"><h4 class="encoding">Double-precision scalar<span class="bitdiff"> (size == 11)</span></h4><p class="asm-code"><a name="VLDR_A1_D" id="VLDR_A1_D"></a>VLDR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}<a href="#64" title="Optional data size specifier for 64-bit memory accesses that can be used in the assembler source code">{.64}</a> <a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a> {, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset (field &quot;imm8&quot;)">&lt;imm&gt;</a>}]</p></div><p class="pseudocode">if size == '00' || (size == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>()) then UNDEFINED;
if size == '01' &amp;&amp; cond != '1110' then UNPREDICTABLE;
esize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(size);  add = (U == '1');
imm32 = if esize == 16 then <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8:'0', 32) else <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8:'00', 32);
case size of
    when '01' d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
    when '10' d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
    when '11' d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);
n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">size == '01' &amp;&amp; cond != '1110'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as if it passes the Condition code check.</li><li>The instruction executes as NOP. This means it behaves as if it fails the Condition code check.</li></ul>
    <h3 class="classheading"><a name="t1" id="t1"></a>T1</h3><p class="desc"></p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">U</td><td class="lr">D</td><td class="lr">0</td><td class="lr">1</td><td colspan="4" class="lr">!= 1111</td><td colspan="4" class="lr">Vd</td><td class="l">1</td><td class="r">0</td><td colspan="2" class="lr">size</td><td colspan="8" class="lr">imm8</td></tr><tr class="secondrow"><td colspan="7"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4" class="droppedname">Rn</td><td colspan="4"></td><td colspan="2"></td><td colspan="2"></td><td colspan="8"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Half-precision scalar<span class="bitdiff"> (size == 01)</span><font style="font-size:smaller;"><br />(Armv8.2)
            </font></h4><p class="asm-code"><a name="VLDR_T1_H" id="VLDR_T1_H"></a>VLDR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}.16 <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a> {, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset (field &quot;imm8&quot;)">&lt;imm&gt;</a>}]</p></div><div class="encoding"><h4 class="encoding">Single-precision scalar<span class="bitdiff"> (size == 10)</span></h4><p class="asm-code"><a name="VLDR_T1_S" id="VLDR_T1_S"></a>VLDR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}<a href="#32" title="Optional data size specifier for 32-bit memory accesses that can be used in the assembler source code">{.32}</a> <a href="#sd" title="32-bit SIMD&amp;FP destination register (field &quot;Vd:D&quot;)">&lt;Sd&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a> {, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset (field &quot;imm8&quot;)">&lt;imm&gt;</a>}]</p></div><div class="encoding"><h4 class="encoding">Double-precision scalar<span class="bitdiff"> (size == 11)</span></h4><p class="asm-code"><a name="VLDR_T1_D" id="VLDR_T1_D"></a>VLDR{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>}<a href="#64" title="Optional data size specifier for 64-bit memory accesses that can be used in the assembler source code">{.64}</a> <a href="#dd" title="64-bit SIMD&amp;FP destination register (field &quot;D:Vd&quot;)">&lt;Dd&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a> {, #<a href="#_plusminus_" title="Specifies the offset is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#imm" title="For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset (field &quot;imm8&quot;)">&lt;imm&gt;</a>}]</p></div><p class="pseudocode">if size == '00' || (size == '01' &amp;&amp; !<a href="shared_pseudocode.html#impl-shared.HaveFP16Ext.0" title="function: boolean HaveFP16Ext()">HaveFP16Ext</a>()) then UNDEFINED;
if size == '01' &amp;&amp; <a href="shared_pseudocode.html#impl-aarch32.InITBlock.0" title="function: boolean InITBlock()">InITBlock</a>()  then UNPREDICTABLE;
esize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(size);  add = (U == '1');
imm32 = if esize == 16 then <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8:'0', 32) else <a href="shared_pseudocode.html#impl-shared.ZeroExtend.2" title="function: bits(N) ZeroExtend(bits(M) x, integer N)">ZeroExtend</a>(imm8:'00', 32);
case size of
    when '01' d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
    when '10' d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Vd:D);
    when '11' d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(D:Vd);
n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">size == '01' &amp;&amp; InITBlock()</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as if it passes the Condition code check.</li><li>The instruction executes as NOP. This means it behaves as if it fails the Condition code check.</li></ul>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>.64</td><td><a name="64" id="64"></a>
        
          <p class="aml">Is an optional data size specifier for 64-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Dd&gt;</td><td><a name="dd" id="dd"></a>
        
          <p class="aml">Is the 64-bit name of the SIMD&amp;FP destination register, encoded in the "D:Vd" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>.32</td><td><a name="32" id="32"></a>
        
          <p class="aml">Is an optional data size specifier for 32-bit memory accesses that can be used in the assembler source code, but is otherwise ignored.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Sd&gt;</td><td><a name="sd" id="sd"></a>
        
          <p class="aml">Is the 32-bit name of the SIMD&amp;FP destination register, encoded in the "Vd:D" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rn&gt;</td><td><a name="rn" id="rn"></a>
        
          <p class="aml">Is the general-purpose base register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>+/-</td><td><a name="_plusminus_" id="_plusminus_"></a>
        Specifies the offset is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">U</th>
                <th class="symbol">+/-</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">-</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">+</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;imm&gt;</td><td><a name="imm" id="imm"></a>
        
          <p class="aml">For the single-precision scalar or double-precision scalar variants: is the optional unsigned immediate byte offset, a multiple of 4, in the range 0 to 1020, defaulting to 0, and encoded in the "imm8" field as &lt;imm&gt;/4.</p>
          <p class="aml">For the half-precision scalar variant: is the optional unsigned immediate byte offset, a multiple of 2, in the range 0 to 510, defaulting to 0, and encoded in the "imm8" field as &lt;imm&gt;/2.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();  <a href="shared_pseudocode.html#impl-aarch32.CheckVFPEnabled.1" title="function: CheckVFPEnabled(boolean include_fpexc_check)">CheckVFPEnabled</a>(TRUE);
    base = if n == 15 then <a href="shared_pseudocode.html#impl-shared.Align.2" title="function: integer Align(integer x, integer y)">Align</a>(PC,4) else <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n];
    address = if add then (base + imm32) else (base - imm32);
    case esize of
        when 16
            <a href="shared_pseudocode.html#impl-aarch32.S.write.1" title="accessor: S[integer n] = bits(32) value">S</a>[d] = <a href="shared_pseudocode.html#impl-shared.Zeros.1" title="function: bits(N) Zeros(integer N)">Zeros</a>(16) : <a href="shared_pseudocode.html#impl-aarch32.MemA.read.2" title="accessor: bits(8*size) MemA[bits(32) address, integer size]">MemA</a>[address,2];
        when 32
            <a href="shared_pseudocode.html#impl-aarch32.S.write.1" title="accessor: S[integer n] = bits(32) value">S</a>[d] = <a href="shared_pseudocode.html#impl-aarch32.MemA.read.2" title="accessor: bits(8*size) MemA[bits(32) address, integer size]">MemA</a>[address,4];
        when 64
            word1 = <a href="shared_pseudocode.html#impl-aarch32.MemA.read.2" title="accessor: bits(8*size) MemA[bits(32) address, integer size]">MemA</a>[address,4];  word2 = <a href="shared_pseudocode.html#impl-aarch32.MemA.read.2" title="accessor: bits(8*size) MemA[bits(32) address, integer size]">MemA</a>[address+4,4];
            // Combine the word-aligned words in the correct order for current endianness.
            <a href="shared_pseudocode.html#impl-aarch32.D.write.1" title="accessor: D[integer n] = bits(64) value">D</a>[d] = if <a href="shared_pseudocode.html#impl-shared.BigEndian.0" title="function: boolean BigEndian()">BigEndian</a>() then word1:word2 else word2:word1;</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright Â© 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
