-- -------------------------------------------------------------
-- 
-- File Name: hdlsrc\sampleModel2_1_sub\sampleModel2_1_sub.vhd
-- Created: 2024-05-04 17:22:31
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 1
-- Target subsystem base rate: 1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: sampleModel2_1_sub
-- Source Path: sampleModel2_1_sub
-- Hierarchy Level: 0
-- Model version: 1.2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY sampleModel2_1_sub IS
END sampleModel2_1_sub;


ARCHITECTURE rtl OF sampleModel2_1_sub IS

BEGIN
  -- All logic inside the DUT 'sampleModel2_1_sub' was detected to be redundant by HDL Coder. Consider connecting output 
  -- ports to the design in order to preserve logic for code generation

END rtl;

