{#
peakrdl-python is a tool to generate Python Register Access Layer (RAL) from SystemRDL
Copyright (C) 2021 - 2023

This program is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program.  If not, see <https://www.gnu.org/licenses/>.
#}

{% include "header.py.jinja" with context %}

from typing import Union, List, Dict

from {% if skip_lib_copy %}src.peakrdl_python.{% else %}..{% endif %}sim_lib.register import Register, MemoryRegister
from {% if skip_lib_copy %}src.peakrdl_python.{% else %}..{% endif %}sim_lib.memory import Memory
from {% if skip_lib_copy %}src.peakrdl_python.{% else %}..{% endif %}sim_lib.simulator import MemoryEntry
from {% if skip_lib_copy %}src.peakrdl_python.{% else %}..{% endif %}sim_lib.field import FieldDefinition
{% if asyncoutput -%}
from {%if skip_lib_copy %}src.peakrdl_python.{% else %}..{% endif %}sim_lib.simulator import AsyncSimulator{% if legacy_block_access %}Legacy{% endif %} as Simulator{% if legacy_block_access %}Legacy{% endif %}
{% else %}
from {% if skip_lib_copy %}src.peakrdl_python.{% else %}..{% endif %}sim_lib.simulator import Simulator{% if legacy_block_access %}Legacy{% endif %}
{%- endif %}

class {{top_node.inst_name}}_simulator_cls(Simulator{% if legacy_block_access %}Legacy{% endif %}):

    def _build_registers(self) -> Dict[int, Union[MemoryRegister, Register]]:
        return {
        {%- for node in top_node.descendants(unroll=True) -%}
            {% if isinstance(node, systemrdlRegNode) %}
            {{node.absolute_address}} : {% if isinstance(node.parent, systemrdlMemNode) %}MemoryRegister(memory=self.memory_for_address_with_exception({{node.absolute_address}}).memory,memory_address_offset={{node.address_offset}},{% else %}Register({% endif %}width={{node.size*8}}, full_inst_name='{{'.'.join(node.get_path_segments())}}', readable={{node.has_sw_readable}}, writable={{node.has_sw_writable}},
                                         fields=[
                                                {%- for field in node.fields() -%}
                                                FieldDefinition(high={{field.high}}, low={{field.low}}, msb={{field.msb}}, lsb={{field.lsb}}, inst_name='{{field.inst_name}}'),
                                                {%- endfor %}
                                                ]),
            {%- endif %}
        {%- endfor %}
        }

    def _build_memories(self) -> List[MemoryEntry]:
        return [
        {%- for node in top_node.descendants(unroll=True) -%}
            {% if isinstance(node, systemrdlMemNode) %}
            MemoryEntry(start_address={{node.absolute_address}},
                        end_address={{node.absolute_address+node.size-1}},
                        memory=Memory(width={{node.get_property('memwidth')}},
                                      length={{node.get_property('mementries')}},
                                      full_inst_name='{{'.'.join(node.get_path_segments())}}',
                                      default_value=0)),
            {%- endif %}
        {%- endfor %}
        ]

if __name__ == '__main__':
    pass

