
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -167.32

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.32

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.32

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[24]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3445.71    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.84    0.69    1.13 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.13   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.24    1.24   library removal time
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                 -0.11   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.21    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.84    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.35    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3445.71    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.84    0.69    1.13 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.13   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.14    2.06   library recovery time
                                  2.06   data required time
-----------------------------------------------------------------------------
                                  2.06   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.93   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   21.32    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   41.25    0.01    0.02    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.29    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.18 ^ _16518_/A (BUF_X32)
    10   40.90    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   35.20    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   28.98    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   46.80    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   26.15    0.06    0.08    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   27.94    0.06    0.09    0.48 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.06    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.12    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    0.97    0.01    0.06    0.60 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.60 v _18356_/B (MUX2_X1)
     1    1.11    0.01    0.06    0.66 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.66 v _18357_/B (MUX2_X1)
     1    1.60    0.01    0.06    0.72 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.72 v _18358_/B1 (AOI21_X1)
     8   30.79    0.15    0.17    0.89 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.15    0.01    0.89 ^ _20581_/A1 (AND2_X1)
     1    1.66    0.01    0.05    0.95 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.95 ^ _20582_/A (AOI21_X1)
     2    4.40    0.03    0.02    0.96 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.96 v _20603_/A (INV_X1)
     7   15.19    0.04    0.05    1.02 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.02 ^ _20604_/A2 (NAND2_X1)
     1    3.61    0.02    0.02    1.04 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.04 v _30153_/B (FA_X1)
     1    3.43    0.02    0.08    1.13 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.13 v _30168_/CI (FA_X1)
     1    2.04    0.01    0.11    1.24 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.24 ^ _21493_/A (INV_X1)
     1    2.80    0.01    0.01    1.25 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.25 v _30169_/CI (FA_X1)
     1    4.96    0.02    0.09    1.34 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.34 v _30174_/A (FA_X1)
     1    2.47    0.01    0.12    1.46 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.46 ^ _21168_/A (INV_X1)
     1    3.77    0.01    0.01    1.47 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.47 v _30178_/A (FA_X1)
     1    4.07    0.02    0.12    1.59 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.59 ^ _30179_/A (FA_X1)
     1    2.08    0.02    0.09    1.68 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.68 v _21495_/A (INV_X1)
     1    3.65    0.01    0.02    1.70 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.70 ^ _30534_/A (HA_X1)
     2    4.43    0.03    0.06    1.76 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.76 ^ _23568_/B2 (AOI21_X1)
     3    6.88    0.02    0.03    1.79 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.79 v _23570_/A (AOI21_X1)
     3    7.42    0.05    0.07    1.86 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.86 ^ _23655_/A4 (AND4_X1)
     2    4.42    0.02    0.07    1.94 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.94 ^ _23717_/A1 (NOR2_X1)
     1    1.64    0.01    0.01    1.95 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.95 v _23718_/B2 (AOI21_X1)
     3   11.32    0.06    0.08    2.03 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.03 ^ _23719_/B1 (AOI21_X1)
     1    2.57    0.02    0.02    2.05 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.05 v _23720_/B (XOR2_X1)
     1    2.73    0.03    0.04    2.09 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.09 ^ _23721_/A2 (NOR2_X1)
     1    1.92    0.03    0.01    2.11 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.11 v _23722_/A3 (NOR3_X1)
     2    8.18    0.07    0.11    2.21 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.21 ^ _23724_/B1 (OAI22_X1)
     1    4.95    0.02    0.04    2.25 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.25 v _23725_/B2 (AOI21_X1)
     4   15.76    0.08    0.11    2.36 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.08    0.00    2.36 ^ _23726_/A (BUF_X1)
    10   25.22    0.06    0.09    2.45 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.46 ^ _24390_/B2 (OAI21_X1)
     1    1.22    0.02    0.02    2.48 v _24390_/ZN (OAI21_X1)
                                         _01477_ (net)
                  0.02    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_mstack_epc_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3445.71    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.84    0.69    1.13 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.13   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_mstack_epc_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.14    2.06   library recovery time
                                  2.06   data required time
-----------------------------------------------------------------------------
                                  2.06   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.93   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   21.32    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   41.25    0.01    0.02    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   59.29    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.18 ^ _16518_/A (BUF_X32)
    10   40.90    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   35.20    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   28.98    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   46.80    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   26.15    0.06    0.08    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   27.94    0.06    0.09    0.48 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.06    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.12    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    0.97    0.01    0.06    0.60 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.60 v _18356_/B (MUX2_X1)
     1    1.11    0.01    0.06    0.66 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.66 v _18357_/B (MUX2_X1)
     1    1.60    0.01    0.06    0.72 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.72 v _18358_/B1 (AOI21_X1)
     8   30.79    0.15    0.17    0.89 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.15    0.01    0.89 ^ _20581_/A1 (AND2_X1)
     1    1.66    0.01    0.05    0.95 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.95 ^ _20582_/A (AOI21_X1)
     2    4.40    0.03    0.02    0.96 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    0.96 v _20603_/A (INV_X1)
     7   15.19    0.04    0.05    1.02 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.02 ^ _20604_/A2 (NAND2_X1)
     1    3.61    0.02    0.02    1.04 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.04 v _30153_/B (FA_X1)
     1    3.43    0.02    0.08    1.13 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.02    0.00    1.13 v _30168_/CI (FA_X1)
     1    2.04    0.01    0.11    1.24 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.24 ^ _21493_/A (INV_X1)
     1    2.80    0.01    0.01    1.25 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.25 v _30169_/CI (FA_X1)
     1    4.96    0.02    0.09    1.34 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.34 v _30174_/A (FA_X1)
     1    2.47    0.01    0.12    1.46 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.46 ^ _21168_/A (INV_X1)
     1    3.77    0.01    0.01    1.47 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.47 v _30178_/A (FA_X1)
     1    4.07    0.02    0.12    1.59 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.59 ^ _30179_/A (FA_X1)
     1    2.08    0.02    0.09    1.68 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.68 v _21495_/A (INV_X1)
     1    3.65    0.01    0.02    1.70 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.70 ^ _30534_/A (HA_X1)
     2    4.43    0.03    0.06    1.76 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.03    0.00    1.76 ^ _23568_/B2 (AOI21_X1)
     3    6.88    0.02    0.03    1.79 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.79 v _23570_/A (AOI21_X1)
     3    7.42    0.05    0.07    1.86 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.05    0.00    1.86 ^ _23655_/A4 (AND4_X1)
     2    4.42    0.02    0.07    1.94 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.94 ^ _23717_/A1 (NOR2_X1)
     1    1.64    0.01    0.01    1.95 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.95 v _23718_/B2 (AOI21_X1)
     3   11.32    0.06    0.08    2.03 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.06    0.00    2.03 ^ _23719_/B1 (AOI21_X1)
     1    2.57    0.02    0.02    2.05 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.05 v _23720_/B (XOR2_X1)
     1    2.73    0.03    0.04    2.09 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.09 ^ _23721_/A2 (NOR2_X1)
     1    1.92    0.03    0.01    2.11 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.11 v _23722_/A3 (NOR3_X1)
     2    8.18    0.07    0.11    2.21 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.21 ^ _23724_/B1 (OAI22_X1)
     1    4.95    0.02    0.04    2.25 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.25 v _23725_/B2 (AOI21_X1)
     4   15.76    0.08    0.11    2.36 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.08    0.00    2.36 ^ _23726_/A (BUF_X1)
    10   25.22    0.06    0.09    2.45 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.46 ^ _24390_/B2 (OAI21_X1)
     1    1.22    0.02    0.02    2.48 v _24390_/ZN (OAI21_X1)
                                         _01477_ (net)
                  0.02    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.25   -0.05 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22217_/ZN                             23.23   37.74  -14.51 (VIOLATED)
_20440_/ZN                             10.47   24.87  -14.40 (VIOLATED)
_22073_/ZN                             23.23   37.25  -14.02 (VIOLATED)
_22176_/ZN                             23.23   36.68  -13.45 (VIOLATED)
_22284_/ZN                             23.23   35.84  -12.60 (VIOLATED)
_27504_/ZN                             23.23   35.78  -12.55 (VIOLATED)
_22344_/ZN                             23.23   35.69  -12.46 (VIOLATED)
_27512_/ZN                             23.23   34.79  -11.56 (VIOLATED)
_17048_/Z                              25.33   36.33  -11.00 (VIOLATED)
_20328_/ZN                             16.02   26.47  -10.45 (VIOLATED)
_22089_/ZN                             23.23   32.96   -9.73 (VIOLATED)
_22052_/ZN                             23.23   32.85   -9.62 (VIOLATED)
_27522_/ZN                             23.23   32.69   -9.46 (VIOLATED)
_24776_/ZN                             16.02   25.39   -9.36 (VIOLATED)
_19924_/ZN                             25.33   33.56   -8.23 (VIOLATED)
_19731_/ZN                             26.02   33.96   -7.94 (VIOLATED)
_18055_/ZN                             28.99   36.91   -7.92 (VIOLATED)
_25831_/ZN                             10.47   18.35   -7.88 (VIOLATED)
_18429_/ZN                             26.02   33.58   -7.57 (VIOLATED)
_19370_/ZN                             26.02   33.47   -7.46 (VIOLATED)
_22911_/ZN                             10.47   17.89   -7.42 (VIOLATED)
_22133_/ZN                             23.23   30.58   -7.34 (VIOLATED)
_19183_/ZN                             26.70   33.79   -7.09 (VIOLATED)
_18471_/ZN                             25.33   32.41   -7.08 (VIOLATED)
_20319_/Z                              25.33   32.39   -7.06 (VIOLATED)
_18303_/ZN                             25.33   32.37   -7.04 (VIOLATED)
_19553_/ZN                             26.02   32.85   -6.83 (VIOLATED)
_18215_/ZN                             26.02   31.96   -5.94 (VIOLATED)
_20147_/ZN                             10.47   16.11   -5.64 (VIOLATED)
_18028_/ZN                             26.02   31.57   -5.56 (VIOLATED)
_18358_/ZN                             25.33   30.79   -5.46 (VIOLATED)
_18225_/ZN                             26.02   31.37   -5.35 (VIOLATED)
_17534_/ZN                             13.81   19.13   -5.32 (VIOLATED)
_20318_/Z                              25.33   30.62   -5.29 (VIOLATED)
_18977_/ZN                             26.02   31.27   -5.25 (VIOLATED)
_22363_/ZN                             26.05   31.20   -5.14 (VIOLATED)
_20890_/ZN                             16.02   20.53   -4.50 (VIOLATED)
_18417_/ZN                             26.02   30.20   -4.18 (VIOLATED)
_19863_/ZN                             25.33   29.10   -3.77 (VIOLATED)
_23322_/ZN                             10.47   14.06   -3.59 (VIOLATED)
_18615_/ZN                             28.99   32.57   -3.58 (VIOLATED)
_19965_/ZN                             25.33   28.81   -3.48 (VIOLATED)
_23513_/ZN                             13.81   17.19   -3.39 (VIOLATED)
_19781_/ZN                             25.33   27.84   -2.51 (VIOLATED)
_20352_/ZN                             16.02   18.40   -2.38 (VIOLATED)
_22868_/ZN                             10.47   12.46   -1.99 (VIOLATED)
_23367_/ZN                             16.02   17.69   -1.67 (VIOLATED)
_22301_/ZN                             10.47   11.99   -1.51 (VIOLATED)
_17229_/ZN                             16.02   17.26   -1.24 (VIOLATED)
_21844_/ZN                             10.47   11.67   -1.20 (VIOLATED)
_20148_/ZN                             10.47   11.61   -1.13 (VIOLATED)
_17872_/ZN                             25.33   26.32   -0.99 (VIOLATED)
_21836_/ZN                             10.47   11.18   -0.71 (VIOLATED)
_22360_/ZN                             10.47   11.07   -0.60 (VIOLATED)
_19384_/ZN                             26.70   26.89   -0.18 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.05372069776058197

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2706

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-14.510836601257324

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.6246

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 1

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 55

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1104

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 454

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.15 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.20 ^ _16518_/Z (BUF_X32)
   0.02    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.04    0.30 ^ _16566_/Z (BUF_X4)
   0.09    0.39 ^ _18246_/Z (BUF_X1)
   0.09    0.48 ^ _18247_/Z (BUF_X1)
   0.07    0.55 v _18354_/Z (MUX2_X1)
   0.06    0.60 v _18355_/Z (MUX2_X1)
   0.06    0.66 v _18356_/Z (MUX2_X1)
   0.06    0.72 v _18357_/Z (MUX2_X1)
   0.17    0.89 ^ _18358_/ZN (AOI21_X1)
   0.06    0.95 ^ _20581_/ZN (AND2_X1)
   0.02    0.96 v _20582_/ZN (AOI21_X1)
   0.06    1.02 ^ _20603_/ZN (INV_X1)
   0.02    1.04 v _20604_/ZN (NAND2_X1)
   0.08    1.13 v _30153_/CO (FA_X1)
   0.11    1.24 ^ _30168_/S (FA_X1)
   0.01    1.25 v _21493_/ZN (INV_X1)
   0.09    1.34 v _30169_/S (FA_X1)
   0.12    1.46 ^ _30174_/S (FA_X1)
   0.01    1.47 v _21168_/ZN (INV_X1)
   0.12    1.59 ^ _30178_/S (FA_X1)
   0.09    1.68 v _30179_/S (FA_X1)
   0.02    1.70 ^ _21495_/ZN (INV_X1)
   0.06    1.76 ^ _30534_/S (HA_X1)
   0.03    1.79 v _23568_/ZN (AOI21_X1)
   0.07    1.86 ^ _23570_/ZN (AOI21_X1)
   0.07    1.94 ^ _23655_/ZN (AND4_X1)
   0.01    1.95 v _23717_/ZN (NOR2_X1)
   0.08    2.03 ^ _23718_/ZN (AOI21_X1)
   0.03    2.05 v _23719_/ZN (AOI21_X1)
   0.04    2.09 ^ _23720_/Z (XOR2_X1)
   0.01    2.11 v _23721_/ZN (NOR2_X1)
   0.11    2.21 ^ _23722_/ZN (NOR3_X1)
   0.04    2.25 v _23724_/ZN (OAI22_X1)
   0.11    2.36 ^ _23725_/ZN (AOI21_X1)
   0.09    2.45 ^ _23726_/Z (BUF_X1)
   0.03    2.48 v _24390_/ZN (OAI21_X1)
   0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/D (DFFR_X1)
           2.48   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.48   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4791

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3232

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.036989

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.48e-03   1.56e-04   1.27e-02  16.3%
Combinational          2.98e-02   3.46e-02   4.29e-04   6.48e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.64e-02   5.85e-04   7.79e-02 100.0%
                          52.5%      46.8%       0.8%
