// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
// Date        : Sun May 28 17:29:02 2017
// Host        : DESKTOP-CS038BS running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/FinalReSampler/FinalReSampler.srcs/sources_1/ip/ReSampler/ReSampler_sim_netlist.v
// Design      : ReSampler
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k70tfbv676-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "ReSampler,top1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "top1,Vivado 2017.1" *) 
(* NotValidForBitStream *)
module ReSampler
   (clk,
    reset,
    Data_in,
    valid_in,
    ERD,
    FOE,
    WR_CONT,
    Data_out,
    FIFO_read,
    Valid_out);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) input reset;
  input [7:0]Data_in;
  input valid_in;
  input [9:0]ERD;
  input [41:0]FOE;
  input [2:0]WR_CONT;
  output [31:0]Data_out;
  output FIFO_read;
  output Valid_out;

  wire [7:0]Data_in;
  wire [31:0]Data_out;
  wire [9:0]ERD;
  wire FIFO_read;
  wire [41:0]FOE;
  wire Valid_out;
  wire [2:0]WR_CONT;
  wire clk;
  wire reset;
  wire valid_in;

  ReSampler_top1 U0
       (.Data_in(Data_in),
        .Data_out(Data_out),
        .E(FIFO_read),
        .ERD(ERD),
        .FOE(FOE),
        .Valid_out(Valid_out),
        .WR_CONT(WR_CONT),
        .clk(clk),
        .reset(reset),
        .valid_in(valid_in));
endmodule

(* ORIG_REF_NAME = "Coeff_selector" *) 
module ReSampler_Coeff_selector
   (A,
    \sum_step_1_reg[26] ,
    \mult_data_reg[40] ,
    \sum_step_1_reg[12] ,
    \mult_data_reg[47] ,
    \sum_step_1_reg[19] ,
    \mult_data_reg[33] ,
    \sum_step_1_reg[5] ,
    \mult_data_reg[50] ,
    \sum_step_1_reg[22] ,
    \mult_data_reg[36] ,
    \sum_step_1_reg[8] ,
    \mult_data_reg[43] ,
    \sum_step_1_reg[15] ,
    \mult_data_reg[29] ,
    \sum_step_1_reg[1] ,
    \mult_data_reg[52] ,
    \sum_step_1_reg[24] ,
    \mult_data_reg[38] ,
    \sum_step_1_reg[10] ,
    \mult_data_reg[45] ,
    \sum_step_1_reg[17] ,
    \mult_data_reg[31] ,
    \sum_step_1_reg[3] ,
    \mult_data_reg[55] ,
    \sum_step_1_reg[27] ,
    \mult_data_reg[41] ,
    \sum_step_1_reg[13] ,
    \mult_data_reg[48] ,
    \sum_step_1_reg[20] ,
    \mult_data_reg[34] ,
    \sum_step_1_reg[6] ,
    \mult_data_reg[51] ,
    \sum_step_1_reg[23] ,
    \mult_data_reg[37] ,
    \sum_step_1_reg[9] ,
    \mult_data_reg[44] ,
    \sum_step_1_reg[16] ,
    \mult_data_reg[30] ,
    \sum_step_1_reg[2] ,
    \mult_data_reg[53] ,
    \sum_step_1_reg[25] ,
    \mult_data_reg[39] ,
    \sum_step_1_reg[11] ,
    \mult_data_reg[46] ,
    \sum_step_1_reg[18] ,
    \mult_data_reg[32] ,
    \sum_step_1_reg[4] ,
    \mult_data_reg[49] ,
    \sum_step_1_reg[21] ,
    \mult_data_reg[35] ,
    \sum_step_1_reg[7] ,
    \mult_data_reg[42] ,
    \sum_step_1_reg[14] ,
    \mult_data_reg[28] ,
    \sum_step_1_reg[0] ,
    clk,
    p_0_in,
    Q,
    \index1_reg_rep[9]__0 ,
    \index1_reg_rep[9]__1 ,
    \index1_reg_rep[9]__2 ,
    \index1_reg_rep[9]__3 ,
    \index1_reg_rep[9]__4 ,
    \index1_reg_rep[9]__5 ,
    \index1_reg_rep[9]__6 ,
    \index1_reg_rep[9]__7 ,
    \index1_reg_rep[9]__8 ,
    \index1_reg_rep[9]__9 ,
    \index1_reg_rep[9]__10 ,
    \index1_reg_rep[9]__11 ,
    \index1_reg_rep[9]__12 ,
    \index1_reg_rep[9]__13 ,
    \index1_reg_rep[9]__14 ,
    \index1_reg_rep[9]__15 ,
    \index1_reg_rep[9]__16 ,
    \index1_reg_rep[9]__17 ,
    \index1_reg_rep[9]__18 ,
    \index1_reg_rep[9]__19 ,
    \index1_reg_rep[9]__20 ,
    \index1_reg_rep[9]__21 ,
    \index1_reg_rep[9]__22 ,
    \index1_reg[9] ,
    \index1_reg_rep[9]__23 ,
    \index1_reg_rep[9]__24 ,
    \index1_reg_rep[9]__25 ,
    \index1_reg_rep[9]__26 ,
    \index1_reg_rep[9]__27 ,
    \index1_reg_rep[9]__28 ,
    \index1_reg_rep[9]__29 ,
    \index1_reg_rep[9]__30 ,
    \index1_reg_rep[9]__31 ,
    \index1_reg_rep[9]__32 ,
    \index1_reg_rep[9]__33 ,
    \index1_reg_rep[9]__34 ,
    \index1_reg_rep[9]__35 ,
    \index1_reg_rep[9]__36 ,
    \index1_reg_rep[9]__37 ,
    \index1_reg_rep[9]__38 ,
    \index1_reg_rep[9]__39 ,
    \index1_reg_rep[9]__40 ,
    \index1_reg_rep[9]__41 ,
    \index1_reg_rep[9]__42 ,
    \index1_reg_rep[9]__43 ,
    \index1_reg_rep[9]__44 ,
    \index1_reg_rep[9]__45 ,
    \index1_reg_rep[9]__46 ,
    \index1_reg_rep[9]__47 ,
    \index1_reg_rep[9]__48 ,
    \index1_reg_rep[9]__49 ,
    \index1_reg_rep[9]__50 ,
    \index1_reg_rep[9]__51 ,
    \index1_reg_rep[9]__52 ,
    \index1_reg_rep[9]__53 );
  output [17:0]A;
  output [17:0]\sum_step_1_reg[26] ;
  output [17:0]\mult_data_reg[40] ;
  output [17:0]\sum_step_1_reg[12] ;
  output [17:0]\mult_data_reg[47] ;
  output [17:0]\sum_step_1_reg[19] ;
  output [17:0]\mult_data_reg[33] ;
  output [17:0]\sum_step_1_reg[5] ;
  output [17:0]\mult_data_reg[50] ;
  output [17:0]\sum_step_1_reg[22] ;
  output [17:0]\mult_data_reg[36] ;
  output [17:0]\sum_step_1_reg[8] ;
  output [17:0]\mult_data_reg[43] ;
  output [17:0]\sum_step_1_reg[15] ;
  output [17:0]\mult_data_reg[29] ;
  output [17:0]\sum_step_1_reg[1] ;
  output [17:0]\mult_data_reg[52] ;
  output [17:0]\sum_step_1_reg[24] ;
  output [17:0]\mult_data_reg[38] ;
  output [17:0]\sum_step_1_reg[10] ;
  output [17:0]\mult_data_reg[45] ;
  output [17:0]\sum_step_1_reg[17] ;
  output [17:0]\mult_data_reg[31] ;
  output [17:0]\sum_step_1_reg[3] ;
  output [17:0]\mult_data_reg[55] ;
  output [17:0]\sum_step_1_reg[27] ;
  output [17:0]\mult_data_reg[41] ;
  output [17:0]\sum_step_1_reg[13] ;
  output [17:0]\mult_data_reg[48] ;
  output [17:0]\sum_step_1_reg[20] ;
  output [17:0]\mult_data_reg[34] ;
  output [17:0]\sum_step_1_reg[6] ;
  output [17:0]\mult_data_reg[51] ;
  output [17:0]\sum_step_1_reg[23] ;
  output [17:0]\mult_data_reg[37] ;
  output [17:0]\sum_step_1_reg[9] ;
  output [17:0]\mult_data_reg[44] ;
  output [17:0]\sum_step_1_reg[16] ;
  output [17:0]\mult_data_reg[30] ;
  output [17:0]\sum_step_1_reg[2] ;
  output [17:0]\mult_data_reg[53] ;
  output [17:0]\sum_step_1_reg[25] ;
  output [17:0]\mult_data_reg[39] ;
  output [17:0]\sum_step_1_reg[11] ;
  output [17:0]\mult_data_reg[46] ;
  output [17:0]\sum_step_1_reg[18] ;
  output [17:0]\mult_data_reg[32] ;
  output [17:0]\sum_step_1_reg[4] ;
  output [17:0]\mult_data_reg[49] ;
  output [17:0]\sum_step_1_reg[21] ;
  output [17:0]\mult_data_reg[35] ;
  output [17:0]\sum_step_1_reg[7] ;
  output [17:0]\mult_data_reg[42] ;
  output [17:0]\sum_step_1_reg[14] ;
  output [17:0]\mult_data_reg[28] ;
  output [17:0]\sum_step_1_reg[0] ;
  input clk;
  input p_0_in;
  input [9:0]Q;
  input [9:0]\index1_reg_rep[9]__0 ;
  input [9:0]\index1_reg_rep[9]__1 ;
  input [9:0]\index1_reg_rep[9]__2 ;
  input [9:0]\index1_reg_rep[9]__3 ;
  input [9:0]\index1_reg_rep[9]__4 ;
  input [9:0]\index1_reg_rep[9]__5 ;
  input [9:0]\index1_reg_rep[9]__6 ;
  input [9:0]\index1_reg_rep[9]__7 ;
  input [9:0]\index1_reg_rep[9]__8 ;
  input [9:0]\index1_reg_rep[9]__9 ;
  input [9:0]\index1_reg_rep[9]__10 ;
  input [9:0]\index1_reg_rep[9]__11 ;
  input [9:0]\index1_reg_rep[9]__12 ;
  input [9:0]\index1_reg_rep[9]__13 ;
  input [9:0]\index1_reg_rep[9]__14 ;
  input [9:0]\index1_reg_rep[9]__15 ;
  input [9:0]\index1_reg_rep[9]__16 ;
  input [9:0]\index1_reg_rep[9]__17 ;
  input [9:0]\index1_reg_rep[9]__18 ;
  input [9:0]\index1_reg_rep[9]__19 ;
  input [9:0]\index1_reg_rep[9]__20 ;
  input [9:0]\index1_reg_rep[9]__21 ;
  input [9:0]\index1_reg_rep[9]__22 ;
  input [9:0]\index1_reg[9] ;
  input [9:0]\index1_reg_rep[9]__23 ;
  input [9:0]\index1_reg_rep[9]__24 ;
  input [9:0]\index1_reg_rep[9]__25 ;
  input [9:0]\index1_reg_rep[9]__26 ;
  input [9:0]\index1_reg_rep[9]__27 ;
  input [9:0]\index1_reg_rep[9]__28 ;
  input [9:0]\index1_reg_rep[9]__29 ;
  input [9:0]\index1_reg_rep[9]__30 ;
  input [9:0]\index1_reg_rep[9]__31 ;
  input [9:0]\index1_reg_rep[9]__32 ;
  input [9:0]\index1_reg_rep[9]__33 ;
  input [9:0]\index1_reg_rep[9]__34 ;
  input [9:0]\index1_reg_rep[9]__35 ;
  input [9:0]\index1_reg_rep[9]__36 ;
  input [9:0]\index1_reg_rep[9]__37 ;
  input [9:0]\index1_reg_rep[9]__38 ;
  input [9:0]\index1_reg_rep[9]__39 ;
  input [9:0]\index1_reg_rep[9]__40 ;
  input [9:0]\index1_reg_rep[9]__41 ;
  input [9:0]\index1_reg_rep[9]__42 ;
  input [9:0]\index1_reg_rep[9]__43 ;
  input [9:0]\index1_reg_rep[9]__44 ;
  input [9:0]\index1_reg_rep[9]__45 ;
  input [9:0]\index1_reg_rep[9]__46 ;
  input [9:0]\index1_reg_rep[9]__47 ;
  input [9:0]\index1_reg_rep[9]__48 ;
  input [9:0]\index1_reg_rep[9]__49 ;
  input [9:0]\index1_reg_rep[9]__50 ;
  input [9:0]\index1_reg_rep[9]__51 ;
  input [9:0]\index1_reg_rep[9]__52 ;
  input [9:0]\index1_reg_rep[9]__53 ;

  wire [17:0]A;
  wire [9:0]Q;
  wire clk;
  wire [9:0]\index1_reg[9] ;
  wire [9:0]\index1_reg_rep[9]__0 ;
  wire [9:0]\index1_reg_rep[9]__1 ;
  wire [9:0]\index1_reg_rep[9]__10 ;
  wire [9:0]\index1_reg_rep[9]__11 ;
  wire [9:0]\index1_reg_rep[9]__12 ;
  wire [9:0]\index1_reg_rep[9]__13 ;
  wire [9:0]\index1_reg_rep[9]__14 ;
  wire [9:0]\index1_reg_rep[9]__15 ;
  wire [9:0]\index1_reg_rep[9]__16 ;
  wire [9:0]\index1_reg_rep[9]__17 ;
  wire [9:0]\index1_reg_rep[9]__18 ;
  wire [9:0]\index1_reg_rep[9]__19 ;
  wire [9:0]\index1_reg_rep[9]__2 ;
  wire [9:0]\index1_reg_rep[9]__20 ;
  wire [9:0]\index1_reg_rep[9]__21 ;
  wire [9:0]\index1_reg_rep[9]__22 ;
  wire [9:0]\index1_reg_rep[9]__23 ;
  wire [9:0]\index1_reg_rep[9]__24 ;
  wire [9:0]\index1_reg_rep[9]__25 ;
  wire [9:0]\index1_reg_rep[9]__26 ;
  wire [9:0]\index1_reg_rep[9]__27 ;
  wire [9:0]\index1_reg_rep[9]__28 ;
  wire [9:0]\index1_reg_rep[9]__29 ;
  wire [9:0]\index1_reg_rep[9]__3 ;
  wire [9:0]\index1_reg_rep[9]__30 ;
  wire [9:0]\index1_reg_rep[9]__31 ;
  wire [9:0]\index1_reg_rep[9]__32 ;
  wire [9:0]\index1_reg_rep[9]__33 ;
  wire [9:0]\index1_reg_rep[9]__34 ;
  wire [9:0]\index1_reg_rep[9]__35 ;
  wire [9:0]\index1_reg_rep[9]__36 ;
  wire [9:0]\index1_reg_rep[9]__37 ;
  wire [9:0]\index1_reg_rep[9]__38 ;
  wire [9:0]\index1_reg_rep[9]__39 ;
  wire [9:0]\index1_reg_rep[9]__4 ;
  wire [9:0]\index1_reg_rep[9]__40 ;
  wire [9:0]\index1_reg_rep[9]__41 ;
  wire [9:0]\index1_reg_rep[9]__42 ;
  wire [9:0]\index1_reg_rep[9]__43 ;
  wire [9:0]\index1_reg_rep[9]__44 ;
  wire [9:0]\index1_reg_rep[9]__45 ;
  wire [9:0]\index1_reg_rep[9]__46 ;
  wire [9:0]\index1_reg_rep[9]__47 ;
  wire [9:0]\index1_reg_rep[9]__48 ;
  wire [9:0]\index1_reg_rep[9]__49 ;
  wire [9:0]\index1_reg_rep[9]__5 ;
  wire [9:0]\index1_reg_rep[9]__50 ;
  wire [9:0]\index1_reg_rep[9]__51 ;
  wire [9:0]\index1_reg_rep[9]__52 ;
  wire [9:0]\index1_reg_rep[9]__53 ;
  wire [9:0]\index1_reg_rep[9]__6 ;
  wire [9:0]\index1_reg_rep[9]__7 ;
  wire [9:0]\index1_reg_rep[9]__8 ;
  wire [9:0]\index1_reg_rep[9]__9 ;
  wire [17:0]\mult_data_reg[28] ;
  wire [17:0]\mult_data_reg[29] ;
  wire [17:0]\mult_data_reg[30] ;
  wire [17:0]\mult_data_reg[31] ;
  wire [17:0]\mult_data_reg[32] ;
  wire [17:0]\mult_data_reg[33] ;
  wire [17:0]\mult_data_reg[34] ;
  wire [17:0]\mult_data_reg[35] ;
  wire [17:0]\mult_data_reg[36] ;
  wire [17:0]\mult_data_reg[37] ;
  wire [17:0]\mult_data_reg[38] ;
  wire [17:0]\mult_data_reg[39] ;
  wire [17:0]\mult_data_reg[40] ;
  wire [17:0]\mult_data_reg[41] ;
  wire [17:0]\mult_data_reg[42] ;
  wire [17:0]\mult_data_reg[43] ;
  wire [17:0]\mult_data_reg[44] ;
  wire [17:0]\mult_data_reg[45] ;
  wire [17:0]\mult_data_reg[46] ;
  wire [17:0]\mult_data_reg[47] ;
  wire [17:0]\mult_data_reg[48] ;
  wire [17:0]\mult_data_reg[49] ;
  wire [17:0]\mult_data_reg[50] ;
  wire [17:0]\mult_data_reg[51] ;
  wire [17:0]\mult_data_reg[52] ;
  wire [17:0]\mult_data_reg[53] ;
  wire [17:0]\mult_data_reg[55] ;
  wire p_0_in;
  wire [17:0]\sum_step_1_reg[0] ;
  wire [17:0]\sum_step_1_reg[10] ;
  wire [17:0]\sum_step_1_reg[11] ;
  wire [17:0]\sum_step_1_reg[12] ;
  wire [17:0]\sum_step_1_reg[13] ;
  wire [17:0]\sum_step_1_reg[14] ;
  wire [17:0]\sum_step_1_reg[15] ;
  wire [17:0]\sum_step_1_reg[16] ;
  wire [17:0]\sum_step_1_reg[17] ;
  wire [17:0]\sum_step_1_reg[18] ;
  wire [17:0]\sum_step_1_reg[19] ;
  wire [17:0]\sum_step_1_reg[1] ;
  wire [17:0]\sum_step_1_reg[20] ;
  wire [17:0]\sum_step_1_reg[21] ;
  wire [17:0]\sum_step_1_reg[22] ;
  wire [17:0]\sum_step_1_reg[23] ;
  wire [17:0]\sum_step_1_reg[24] ;
  wire [17:0]\sum_step_1_reg[25] ;
  wire [17:0]\sum_step_1_reg[26] ;
  wire [17:0]\sum_step_1_reg[27] ;
  wire [17:0]\sum_step_1_reg[2] ;
  wire [17:0]\sum_step_1_reg[3] ;
  wire [17:0]\sum_step_1_reg[4] ;
  wire [17:0]\sum_step_1_reg[5] ;
  wire [17:0]\sum_step_1_reg[6] ;
  wire [17:0]\sum_step_1_reg[7] ;
  wire [17:0]\sum_step_1_reg[8] ;
  wire [17:0]\sum_step_1_reg[9] ;
  wire [15:0]\NLW_coeff_out_s_reg[0]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[0]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[10]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[10]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[11]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[11]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[12]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[12]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[13]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[13]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[14]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[14]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[15]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[15]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[16]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[16]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[17]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[17]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[18]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[18]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[19]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[19]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[1]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[1]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[20]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[20]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[21]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[21]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[22]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[22]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[23]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[23]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[24]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[24]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[25]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[25]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[26]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[26]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[27]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[27]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[28]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[28]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[29]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[29]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[2]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[2]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[30]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[30]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[31]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[31]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[32]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[32]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[33]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[33]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[34]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[34]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[35]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[35]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[36]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[36]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[37]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[37]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[38]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[38]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[39]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[39]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[3]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[3]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[40]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[40]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[41]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[41]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[42]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[42]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[43]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[43]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[44]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[44]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[45]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[45]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[46]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[46]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[47]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[47]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[48]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[48]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[49]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[49]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[4]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[4]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[50]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[50]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[51]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[51]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[52]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[52]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[53]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[53]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[54]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[54]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[55]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[55]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[5]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[5]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[6]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[6]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[7]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[7]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[8]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[8]_DOPBDOP_UNCONNECTED ;
  wire [15:0]\NLW_coeff_out_s_reg[9]_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_coeff_out_s_reg[9]_DOPBDOP_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'h03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFFEFFFEFFFEFFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000),
    .INIT_01(256'hFFFCFFFCFFFCFFFCFFFCFFFCFFFCFFFDFFFDFFFDFFFDFFFDFFFDFFFDFFFEFFFE),
    .INIT_02(256'hFFF9FFFAFFFAFFFAFFFAFFFAFFFAFFFAFFFBFFFBFFFBFFFBFFFBFFFBFFFBFFFC),
    .INIT_03(256'hFFF7FFF7FFF7FFF8FFF8FFF8FFF8FFF8FFF8FFF8FFF9FFF9FFF9FFF9FFF9FFF9),
    .INIT_04(256'hFFF5FFF5FFF5FFF5FFF6FFF6FFF6FFF6FFF6FFF6FFF6FFF6FFF7FFF7FFF7FFF7),
    .INIT_05(256'hFFF3FFF3FFF3FFF3FFF3FFF3FFF4FFF4FFF4FFF4FFF4FFF4FFF4FFF5FFF5FFF5),
    .INIT_06(256'hFFF1FFF1FFF1FFF1FFF1FFF1FFF1FFF2FFF2FFF2FFF2FFF2FFF2FFF2FFF3FFF3),
    .INIT_07(256'hFFEFFFEFFFEFFFEFFFEFFFEFFFEFFFEFFFF0FFF0FFF0FFF0FFF0FFF0FFF0FFF1),
    .INIT_08(256'hFFECFFEDFFEDFFEDFFEDFFEDFFEDFFEDFFEDFFEEFFEEFFEEFFEEFFEEFFEEFFEE),
    .INIT_09(256'hFFEAFFEBFFEBFFEBFFEBFFEBFFEBFFEBFFEBFFECFFECFFECFFECFFECFFECFFEC),
    .INIT_0A(256'hFFE8FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFEAFFEAFFEAFFEAFFEAFFEAFFEA),
    .INIT_0B(256'hFFE6FFE7FFE7FFE7FFE7FFE7FFE7FFE7FFE7FFE8FFE8FFE8FFE8FFE8FFE8FFE8),
    .INIT_0C(256'hFFE5FFE5FFE5FFE5FFE5FFE5FFE5FFE5FFE6FFE6FFE6FFE6FFE6FFE6FFE6FFE6),
    .INIT_0D(256'hFFE3FFE3FFE3FFE3FFE3FFE3FFE3FFE4FFE4FFE4FFE4FFE4FFE4FFE4FFE4FFE4),
    .INIT_0E(256'hFFE1FFE1FFE1FFE1FFE1FFE2FFE2FFE2FFE2FFE2FFE2FFE2FFE2FFE2FFE3FFE3),
    .INIT_0F(256'hFFDFFFDFFFE0FFE0FFE0FFE0FFE0FFE0FFE0FFE0FFE0FFE0FFE1FFE1FFE1FFE1),
    .INIT_10(256'hFFDEFFDEFFDEFFDEFFDEFFDEFFDEFFDEFFDEFFDFFFDFFFDFFFDFFFDFFFDFFFDF),
    .INIT_11(256'hFFDCFFDCFFDCFFDCFFDDFFDDFFDDFFDDFFDDFFDDFFDDFFDDFFDDFFDDFFDDFFDE),
    .INIT_12(256'hFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDCFFDCFFDCFFDCFFDCFFDC),
    .INIT_13(256'hFFD9FFD9FFD9FFDAFFDAFFDAFFDAFFDAFFDAFFDAFFDAFFDAFFDAFFDAFFDBFFDB),
    .INIT_14(256'hFFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD9FFD9FFD9FFD9FFD9FFD9FFD9FFD9FFD9),
    .INIT_15(256'hFFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD8FFD8FFD8FFD8FFD8FFD8),
    .INIT_16(256'hFFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD7FFD7FFD7FFD7),
    .INIT_17(256'hFFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD6FFD6FFD6),
    .INIT_18(256'hFFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD5FFD5FFD5),
    .INIT_19(256'hFFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD4FFD4FFD4FFD4FFD4FFD4),
    .INIT_1A(256'hFFD2FFD2FFD2FFD2FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3),
    .INIT_1B(256'hFFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2),
    .INIT_1C(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD2FFD2FFD2FFD2FFD2FFD2FFD2),
    .INIT_1D(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_1E(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_1F(256'hFFD0FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_20(256'hFFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0),
    .INIT_21(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0),
    .INIT_22(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_23(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_24(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_25(256'hFFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD1),
    .INIT_26(256'hFFD3FFD3FFD3FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2),
    .INIT_27(256'hFFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3),
    .INIT_28(256'hFFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD3FFD3),
    .INIT_29(256'hFFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD4FFD4FFD4FFD4),
    .INIT_2A(256'hFFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD5FFD5FFD5FFD5),
    .INIT_2B(256'hFFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD6FFD6FFD6),
    .INIT_2C(256'hFFD9FFD9FFD9FFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD8),
    .INIT_2D(256'hFFDAFFDAFFDAFFDAFFDAFFDAFFDAFFDAFFD9FFD9FFD9FFD9FFD9FFD9FFD9FFD9),
    .INIT_2E(256'hFFDCFFDCFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDAFFDAFFDAFFDA),
    .INIT_2F(256'hFFDDFFDDFFDDFFDDFFDDFFDDFFDDFFDCFFDCFFDCFFDCFFDCFFDCFFDCFFDCFFDC),
    .INIT_30(256'hFFDFFFDFFFDFFFDFFFDEFFDEFFDEFFDEFFDEFFDEFFDEFFDEFFDEFFDDFFDDFFDD),
    .INIT_31(256'hFFE1FFE0FFE0FFE0FFE0FFE0FFE0FFE0FFE0FFE0FFDFFFDFFFDFFFDFFFDFFFDF),
    .INIT_32(256'hFFE2FFE2FFE2FFE2FFE2FFE2FFE2FFE2FFE1FFE1FFE1FFE1FFE1FFE1FFE1FFE1),
    .INIT_33(256'hFFE4FFE4FFE4FFE4FFE4FFE4FFE4FFE3FFE3FFE3FFE3FFE3FFE3FFE3FFE3FFE3),
    .INIT_34(256'hFFE6FFE6FFE6FFE6FFE6FFE6FFE6FFE5FFE5FFE5FFE5FFE5FFE5FFE5FFE5FFE4),
    .INIT_35(256'hFFE8FFE8FFE8FFE8FFE8FFE8FFE8FFE7FFE7FFE7FFE7FFE7FFE7FFE7FFE7FFE6),
    .INIT_36(256'hFFEBFFEAFFEAFFEAFFEAFFEAFFEAFFEAFFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE9),
    .INIT_37(256'hFFEDFFEDFFECFFECFFECFFECFFECFFECFFECFFEBFFEBFFEBFFEBFFEBFFEBFFEB),
    .INIT_38(256'hFFEFFFEFFFEFFFEFFFEEFFEEFFEEFFEEFFEEFFEEFFEEFFEDFFEDFFEDFFEDFFED),
    .INIT_39(256'hFFF1FFF1FFF1FFF1FFF1FFF1FFF0FFF0FFF0FFF0FFF0FFF0FFF0FFEFFFEFFFEF),
    .INIT_3A(256'hFFF4FFF3FFF3FFF3FFF3FFF3FFF3FFF3FFF2FFF2FFF2FFF2FFF2FFF2FFF2FFF1),
    .INIT_3B(256'hFFF6FFF6FFF6FFF6FFF5FFF5FFF5FFF5FFF5FFF5FFF4FFF4FFF4FFF4FFF4FFF4),
    .INIT_3C(256'hFFF8FFF8FFF8FFF8FFF8FFF8FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF6FFF6FFF6),
    .INIT_3D(256'hFFFBFFFBFFFBFFFAFFFAFFFAFFFAFFFAFFFAFFF9FFF9FFF9FFF9FFF9FFF9FFF9),
    .INIT_3E(256'hFFFDFFFDFFFDFFFDFFFDFFFDFFFCFFFCFFFCFFFCFFFCFFFCFFFBFFFBFFFBFFFB),
    .INIT_3F(256'h000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFEFFFEFFFEFFFEFFFD),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[0] 
       (.ADDRARDADDR({\index1_reg_rep[9]__53 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[0] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[0]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[0] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[0]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFE4FFE6FFE8FFEAFFECFFEEFFEFFFF1FFF3FFF5FFF7FFF9FFFAFFFCFFFE0000),
    .INIT_01(256'hFFC7FFC9FFCAFFCCFFCEFFD0FFD2FFD4FFD5FFD7FFD9FFDBFFDDFFDFFFE1FFE2),
    .INIT_02(256'hFFA9FFABFFADFFAEFFB0FFB2FFB4FFB6FFB8FFBAFFBCFFBDFFBFFFC1FFC3FFC5),
    .INIT_03(256'hFF8BFF8DFF8FFF91FF93FF94FF96FF98FF9AFF9CFF9EFFA0FFA1FFA3FFA5FFA7),
    .INIT_04(256'hFF6EFF6FFF71FF73FF75FF77FF79FF7BFF7CFF7EFF80FF82FF84FF86FF87FF89),
    .INIT_05(256'hFF50FF52FF54FF56FF57FF59FF5BFF5DFF5FFF61FF62FF64FF66FF68FF6AFF6C),
    .INIT_06(256'hFF33FF35FF36FF38FF3AFF3CFF3EFF40FF41FF43FF45FF47FF49FF4BFF4CFF4E),
    .INIT_07(256'hFF16FF18FF19FF1BFF1DFF1FFF21FF22FF24FF26FF28FF2AFF2CFF2DFF2FFF31),
    .INIT_08(256'hFEF9FEFBFEFDFEFFFF00FF02FF04FF06FF07FF09FF0BFF0DFF0FFF10FF12FF14),
    .INIT_09(256'hFEDDFEDFFEE1FEE2FEE4FEE6FEE8FEE9FEEBFEEDFEEFFEF0FEF2FEF4FEF6FEF7),
    .INIT_0A(256'hFEC1FEC3FEC5FEC7FEC8FECAFECCFECDFECFFED1FED3FED4FED6FED8FEDAFEDB),
    .INIT_0B(256'hFEA6FEA8FEAAFEABFEADFEAFFEB0FEB2FEB4FEB5FEB7FEB9FEBBFEBCFEBEFEC0),
    .INIT_0C(256'hFE8CFE8EFE8FFE91FE92FE94FE96FE97FE99FE9BFE9CFE9EFEA0FEA1FEA3FEA5),
    .INIT_0D(256'hFE72FE74FE75FE77FE79FE7AFE7CFE7DFE7FFE81FE82FE84FE85FE87FE89FE8A),
    .INIT_0E(256'hFE59FE5BFE5CFE5EFE5FFE61FE63FE64FE66FE67FE69FE6AFE6CFE6DFE6FFE71),
    .INIT_0F(256'hFE41FE43FE44FE46FE47FE49FE4AFE4CFE4DFE4FFE50FE52FE53FE55FE56FE58),
    .INIT_10(256'hFE2AFE2CFE2DFE2EFE30FE31FE33FE34FE36FE37FE38FE3AFE3BFE3DFE3EFE40),
    .INIT_11(256'hFE14FE15FE17FE18FE19FE1BFE1CFE1EFE1FFE20FE22FE23FE24FE26FE27FE29),
    .INIT_12(256'hFDFFFE00FE01FE03FE04FE05FE07FE08FE09FE0BFE0CFE0DFE0FFE10FE11FE13),
    .INIT_13(256'hFDEBFDECFDEDFDEFFDF0FDF1FDF2FDF3FDF5FDF6FDF7FDF8FDFAFDFBFDFCFDFE),
    .INIT_14(256'hFDD8FDD9FDDAFDDBFDDDFDDEFDDFFDE0FDE1FDE2FDE4FDE5FDE6FDE7FDE8FDEA),
    .INIT_15(256'hFDC6FDC7FDC9FDCAFDCBFDCCFDCDFDCEFDCFFDD0FDD1FDD2FDD3FDD5FDD6FDD7),
    .INIT_16(256'hFDB6FDB7FDB8FDB9FDBAFDBBFDBCFDBDFDBEFDBFFDC0FDC1FDC2FDC3FDC4FDC5),
    .INIT_17(256'hFDA7FDA8FDA9FDAAFDABFDACFDACFDADFDAEFDAFFDB0FDB1FDB2FDB3FDB4FDB5),
    .INIT_18(256'hFD99FD9AFD9BFD9CFD9DFD9DFD9EFD9FFDA0FDA1FDA2FDA3FDA3FDA4FDA5FDA6),
    .INIT_19(256'hFD8DFD8EFD8EFD8FFD90FD91FD91FD92FD93FD94FD95FD95FD96FD97FD98FD98),
    .INIT_1A(256'hFD82FD83FD83FD84FD85FD85FD86FD87FD87FD88FD89FD89FD8AFD8BFD8CFD8C),
    .INIT_1B(256'hFD79FD79FD7AFD7AFD7BFD7CFD7CFD7DFD7DFD7EFD7EFD7FFD80FD80FD81FD82),
    .INIT_1C(256'hFD71FD71FD72FD72FD73FD73FD74FD74FD75FD75FD76FD76FD77FD77FD78FD78),
    .INIT_1D(256'hFD6BFD6BFD6BFD6CFD6CFD6CFD6DFD6DFD6EFD6EFD6EFD6FFD6FFD70FD70FD70),
    .INIT_1E(256'hFD66FD66FD66FD67FD67FD67FD67FD68FD68FD68FD69FD69FD69FD6AFD6AFD6A),
    .INIT_1F(256'hFD63FD63FD63FD63FD63FD63FD64FD64FD64FD64FD64FD65FD65FD65FD65FD66),
    .INIT_20(256'hFD61FD61FD61FD61FD61FD61FD61FD62FD62FD62FD62FD62FD62FD62FD62FD63),
    .INIT_21(256'hFD61FD61FD61FD61FD61FD61FD61FD61FD61FD61FD61FD61FD61FD61FD61FD61),
    .INIT_22(256'hFD63FD63FD63FD62FD62FD62FD62FD62FD62FD62FD62FD61FD61FD61FD61FD61),
    .INIT_23(256'hFD66FD66FD66FD65FD65FD65FD65FD64FD64FD64FD64FD64FD64FD63FD63FD63),
    .INIT_24(256'hFD6BFD6BFD6AFD6AFD6AFD69FD69FD69FD68FD68FD68FD68FD67FD67FD67FD66),
    .INIT_25(256'hFD72FD71FD71FD70FD70FD6FFD6FFD6FFD6EFD6EFD6DFD6DFD6DFD6CFD6CFD6B),
    .INIT_26(256'hFD7AFD79FD79FD78FD78FD77FD77FD76FD76FD75FD75FD74FD74FD73FD73FD72),
    .INIT_27(256'hFD84FD83FD83FD82FD81FD81FD80FD7FFD7FFD7EFD7DFD7DFD7CFD7CFD7BFD7B),
    .INIT_28(256'hFD8FFD8FFD8EFD8DFD8CFD8CFD8BFD8AFD89FD89FD88FD87FD87FD86FD85FD85),
    .INIT_29(256'hFD9CFD9CFD9BFD9AFD99FD98FD97FD96FD96FD95FD94FD93FD92FD92FD91FD90),
    .INIT_2A(256'hFDABFDAAFDA9FDA8FDA7FDA6FDA5FDA4FDA4FDA3FDA2FDA1FDA0FD9FFD9EFD9D),
    .INIT_2B(256'hFDBBFDBAFDB9FDB8FDB7FDB6FDB5FDB4FDB3FDB2FDB1FDB0FDAFFDAEFDADFDAC),
    .INIT_2C(256'hFDCDFDCCFDCBFDCAFDC8FDC7FDC6FDC5FDC4FDC3FDC2FDC1FDC0FDBEFDBDFDBC),
    .INIT_2D(256'hFDE0FDDFFDDEFDDCFDDBFDDAFDD9FDD8FDD6FDD5FDD4FDD3FDD2FDD0FDCFFDCE),
    .INIT_2E(256'hFDF5FDF4FDF2FDF1FDF0FDEEFDEDFDECFDEAFDE9FDE8FDE6FDE5FDE4FDE3FDE1),
    .INIT_2F(256'hFE0BFE0AFE08FE07FE05FE04FE02FE01FE00FDFEFDFDFDFCFDFAFDF9FDF8FDF6),
    .INIT_30(256'hFE22FE21FE1FFE1EFE1CFE1BFE19FE18FE16FE15FE14FE12FE11FE0FFE0EFE0C),
    .INIT_31(256'hFE3BFE3AFE38FE36FE35FE33FE32FE30FE2FFE2DFE2CFE2AFE28FE27FE25FE24),
    .INIT_32(256'hFE55FE54FE52FE50FE4FFE4DFE4BFE4AFE48FE46FE45FE43FE42FE40FE3EFE3D),
    .INIT_33(256'hFE70FE6FFE6DFE6BFE69FE68FE66FE64FE63FE61FE5FFE5EFE5CFE5AFE59FE57),
    .INIT_34(256'hFE8DFE8BFE89FE87FE86FE84FE82FE80FE7EFE7DFE7BFE79FE77FE76FE74FE72),
    .INIT_35(256'hFEAAFEA8FEA7FEA5FEA3FEA1FE9FFE9DFE9BFE9AFE98FE96FE94FE92FE90FE8F),
    .INIT_36(256'hFEC9FEC7FEC5FEC3FEC1FEBFFEBDFEBBFEB9FEB8FEB6FEB4FEB2FEB0FEAEFEAC),
    .INIT_37(256'hFEE8FEE6FEE4FEE2FEE0FEDEFEDCFEDAFED8FED6FED4FED3FED1FECFFECDFECB),
    .INIT_38(256'hFF09FF07FF05FF03FF00FEFEFEFCFEFAFEF8FEF6FEF4FEF2FEF0FEEEFEECFEEA),
    .INIT_39(256'hFF2AFF28FF26FF24FF21FF1FFF1DFF1BFF19FF17FF15FF13FF11FF0FFF0DFF0B),
    .INIT_3A(256'hFF4CFF4AFF47FF45FF43FF41FF3FFF3DFF3BFF39FF36FF34FF32FF30FF2EFF2C),
    .INIT_3B(256'hFF6EFF6CFF6AFF68FF66FF63FF61FF5FFF5DFF5BFF59FF56FF54FF52FF50FF4E),
    .INIT_3C(256'hFF92FF8FFF8DFF8BFF89FF86FF84FF82FF80FF7EFF7BFF79FF77FF75FF73FF71),
    .INIT_3D(256'hFFB5FFB3FFB1FFAEFFACFFAAFFA8FFA6FFA3FFA1FF9FFF9DFF9AFF98FF96FF94),
    .INIT_3E(256'hFFD9FFD7FFD5FFD2FFD0FFCEFFCCFFC9FFC7FFC5FFC3FFC0FFBEFFBCFFBAFFB7),
    .INIT_3F(256'hFFFEFFFBFFF9FFF7FFF5FFF2FFF0FFEEFFEBFFE9FFE7FFE5FFE2FFE0FFDEFFDC),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[10] 
       (.ADDRARDADDR({\index1_reg_rep[9]__18 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[10] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[10]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[10] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[10]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00220020001E001C00190017001500120010000E000B00090007000500020000),
    .INIT_01(256'h0047004500430040003E003C00390037003500320030002E002C002900270025),
    .INIT_02(256'h006C006A0068006500630061005E005C005A0057005500530050004E004C004A),
    .INIT_03(256'h0091008F008C008A0088008600830081007F007C007A0078007500730071006E),
    .INIT_04(256'h00B600B400B100AF00AD00AA00A800A600A300A1009F009D009A009800960093),
    .INIT_05(256'h00DA00D800D600D400D100CF00CD00CA00C800C600C400C100BF00BD00BA00B8),
    .INIT_06(256'h00FF00FC00FA00F800F600F300F100EF00ED00EA00E800E600E400E100DF00DD),
    .INIT_07(256'h01230120011E011C011A0117011501130111010E010C010A0108010501030101),
    .INIT_08(256'h014601440142013F013D013B01390137013401320130012E012C012901270125),
    .INIT_09(256'h01690167016501620160015E015C015A0158015501530151014F014D014A0148),
    .INIT_0A(256'h018B01890187018501830181017E017C017A0178017601740172016F016D016B),
    .INIT_0B(256'h01AD01AB01A901A601A401A201A0019E019C019A0198019601940192018F018D),
    .INIT_0C(256'h01CD01CB01C901C701C501C301C101BF01BD01BB01B901B701B501B301B101AF),
    .INIT_0D(256'h01ED01EB01E901E701E501E301E101DF01DD01DB01D901D701D501D301D101CF),
    .INIT_0E(256'h020C020A0208020602040202020101FF01FD01FB01F901F701F501F301F101EF),
    .INIT_0F(256'h022A02280226022402220221021F021D021B021902170215021402120210020E),
    .INIT_10(256'h0246024502430241023F023D023C023A02380236023502330231022F022D022C),
    .INIT_11(256'h02620260025E025D025B025902580256025402520251024F024D024B024A0248),
    .INIT_12(256'h027C027A027802770275027402720270026F026D026C026A0268026702650263),
    .INIT_13(256'h0294029302910290028E028D028B028A028802870285028402820280027F027D),
    .INIT_14(256'h02AC02AA02A902A702A602A402A302A202A0029F029D029C029A029902970296),
    .INIT_15(256'h02C102C002BF02BD02BC02BB02B902B802B702B502B402B202B102B002AE02AD),
    .INIT_16(256'h02D502D402D302D202D102CF02CE02CD02CC02CA02C902C802C602C502C402C3),
    .INIT_17(256'h02E802E702E602E502E302E202E102E002DF02DE02DD02DB02DA02D902D802D7),
    .INIT_18(256'h02F902F802F702F602F502F402F302F202F102EF02EE02ED02EC02EB02EA02E9),
    .INIT_19(256'h030803070306030503040303030203010301030002FF02FE02FD02FC02FB02FA),
    .INIT_1A(256'h03150314031403130312031103100310030F030E030D030C030B030A030A0309),
    .INIT_1B(256'h03210320031F031F031E031D031D031C031B031A031A03190318031703170316),
    .INIT_1C(256'h032A032A03290329032803270327032603260325032403240323032303220321),
    .INIT_1D(256'h033203310331033103300330032F032F032E032E032D032D032C032C032B032B),
    .INIT_1E(256'h0338033703370337033603360336033503350335033403340334033303330332),
    .INIT_1F(256'h033B033B033B033B033B033A033A033A033A033A033903390339033903380338),
    .INIT_20(256'h033D033D033D033D033D033D033D033D033D033D033C033C033C033C033C033C),
    .INIT_21(256'h033D033D033D033D033D033D033D033D033D033D033D033D033D033D033D033D),
    .INIT_22(256'h033B033B033B033B033C033C033C033C033C033C033C033D033D033D033D033D),
    .INIT_23(256'h0337033703370338033803380338033903390339033A033A033A033A033A033B),
    .INIT_24(256'h0330033103310332033203330333033303340334033503350335033603360336),
    .INIT_25(256'h032803290329032A032A032B032B032C032C032D032E032E032F032F032F0330),
    .INIT_26(256'h031E031F031F0320032103210322032303230324032403250326032603270328),
    .INIT_27(256'h03110312031303140315031603160317031803190319031A031B031C031C031D),
    .INIT_28(256'h0303030403050306030703080309030A030B030B030C030D030E030F03100311),
    .INIT_29(256'h02F302F402F502F602F702F802F902FA02FB02FC02FD02FE02FF030003010302),
    .INIT_2A(256'h02E102E202E302E402E502E702E802E902EA02EB02EC02ED02EF02F002F102F2),
    .INIT_2B(256'h02CD02CE02CF02D102D202D302D402D602D702D802D902DB02DC02DD02DE02E0),
    .INIT_2C(256'h02B702B802BA02BB02BC02BE02BF02C102C202C302C502C602C702C902CA02CB),
    .INIT_2D(256'h029F02A002A202A302A502A602A802AA02AB02AC02AE02AF02B102B202B402B5),
    .INIT_2E(256'h028502870289028A028C028D028F029102920294029502970299029A029C029D),
    .INIT_2F(256'h026A026C026D026F02710273027402760278027A027B027D027F028002820284),
    .INIT_30(256'h024D024F02510253025402560258025A025C025D025F02610263026502660268),
    .INIT_31(256'h022E02300232023402360238023A023C023E024002420244024502470249024B),
    .INIT_32(256'h020E02100212021402160218021A021C021E02200222022402260228022A022C),
    .INIT_33(256'h01ED01EF01F101F301F501F701F901FB01FE02000202020402060208020A020C),
    .INIT_34(256'h01C901CC01CE01D001D201D501D701D901DB01DD01E001E201E401E601E801EA),
    .INIT_35(256'h01A501A701AA01AC01AE01B101B301B501B701BA01BC01BE01C001C301C501C7),
    .INIT_36(256'h017F0182018401870189018B018E01900192019501970199019C019E01A001A3),
    .INIT_37(256'h0159015B015E0160016201650167016A016C016F0171017301760178017B017D),
    .INIT_38(256'h0131013301360138013B013D0140014201450147014A014C014F015101540156),
    .INIT_39(256'h0108010A010D0110011201150117011A011C011F0121012401270129012C012E),
    .INIT_3A(256'h00DE00E100E300E600E800EB00EE00F000F300F600F800FB00FD010001030105),
    .INIT_3B(256'h00B300B600B900BB00BE00C100C300C600C900CB00CE00D100D300D600D900DB),
    .INIT_3C(256'h0088008B008D0090009300960098009B009E00A000A300A600A900AB00AE00B1),
    .INIT_3D(256'h005C005F006200640067006A006D006F007200750078007A007D008000830085),
    .INIT_3E(256'h0030003200350038003B003E0040004300460049004B004E0051005400570059),
    .INIT_3F(256'h000300060008000B000E0011001400160019001C001F002200240027002A002D),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[11] 
       (.ADDRARDADDR({\index1_reg_rep[9]__41 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[11] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[11]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[11] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[11]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFD6FFD9FFDBFFDEFFE1FFE4FFE7FFE9FFECFFEFFFF2FFF5FFF8FFFAFFFD0000),
    .INIT_01(256'hFFA8FFABFFAEFFB1FFB4FFB7FFB9FFBCFFBFFFC2FFC5FFC8FFCAFFCDFFD0FFD3),
    .INIT_02(256'hFF7BFF7EFF81FF84FF86FF89FF8CFF8FFF92FF95FF97FF9AFF9DFFA0FFA3FFA6),
    .INIT_03(256'hFF4EFF50FF53FF56FF59FF5CFF5FFF61FF64FF67FF6AFF6DFF70FF72FF75FF78),
    .INIT_04(256'hFF20FF23FF26FF29FF2CFF2FFF31FF34FF37FF3AFF3DFF3FFF42FF45FF48FF4B),
    .INIT_05(256'hFEF3FEF6FEF9FEFCFEFFFF01FF04FF07FF0AFF0DFF10FF12FF15FF18FF1BFF1E),
    .INIT_06(256'hFEC7FECAFECCFECFFED2FED5FED8FEDAFEDDFEE0FEE3FEE6FEE8FEEBFEEEFEF1),
    .INIT_07(256'hFE9BFE9EFEA0FEA3FEA6FEA9FEABFEAEFEB1FEB4FEB6FEB9FEBCFEBFFEC1FEC4),
    .INIT_08(256'hFE6FFE72FE75FE77FE7AFE7DFE80FE82FE85FE88FE8AFE8DFE90FE93FE95FE98),
    .INIT_09(256'hFE44FE47FE4AFE4CFE4FFE52FE54FE57FE5AFE5CFE5FFE62FE65FE67FE6AFE6D),
    .INIT_0A(256'hFE1AFE1DFE20FE22FE25FE27FE2AFE2DFE2FFE32FE35FE37FE3AFE3DFE3FFE42),
    .INIT_0B(256'hFDF1FDF4FDF6FDF9FDFCFDFEFE01FE03FE06FE08FE0BFE0DFE10FE13FE15FE18),
    .INIT_0C(256'hFDC9FDCCFDCEFDD1FDD3FDD6FDD8FDDBFDDDFDE0FDE2FDE5FDE7FDEAFDECFDEF),
    .INIT_0D(256'hFDA2FDA5FDA7FDAAFDACFDAEFDB1FDB3FDB6FDB8FDBBFDBDFDBFFDC2FDC4FDC7),
    .INIT_0E(256'hFD7DFD7FFD81FD84FD86FD88FD8BFD8DFD8FFD92FD94FD96FD99FD9BFD9EFDA0),
    .INIT_0F(256'hFD58FD5AFD5DFD5FFD61FD63FD66FD68FD6AFD6CFD6FFD71FD73FD76FD78FD7A),
    .INIT_10(256'hFD35FD37FD39FD3CFD3EFD40FD42FD44FD46FD49FD4BFD4DFD4FFD51FD54FD56),
    .INIT_11(256'hFD14FD16FD18FD1AFD1CFD1EFD20FD22FD24FD26FD28FD2BFD2DFD2FFD31FD33),
    .INIT_12(256'hFCF4FCF6FCF8FCFAFCFCFCFEFD00FD02FD04FD06FD08FD0AFD0CFD0EFD10FD12),
    .INIT_13(256'hFCD6FCD8FCD9FCDBFCDDFCDFFCE1FCE3FCE5FCE6FCE8FCEAFCECFCEEFCF0FCF2),
    .INIT_14(256'hFCB9FCBBFCBDFCBEFCC0FCC2FCC4FCC5FCC7FCC9FCCBFCCDFCCEFCD0FCD2FCD4),
    .INIT_15(256'hFC9FFCA0FCA2FCA4FCA5FCA7FCA8FCAAFCACFCADFCAFFCB1FCB2FCB4FCB6FCB8),
    .INIT_16(256'hFC86FC88FC89FC8BFC8CFC8EFC8FFC91FC92FC94FC95FC97FC98FC9AFC9CFC9D),
    .INIT_17(256'hFC70FC71FC72FC74FC75FC76FC78FC79FC7BFC7CFC7DFC7FFC80FC82FC83FC85),
    .INIT_18(256'hFC5BFC5CFC5DFC5FFC60FC61FC62FC64FC65FC66FC68FC69FC6AFC6CFC6DFC6E),
    .INIT_19(256'hFC49FC4AFC4BFC4CFC4DFC4EFC4FFC50FC52FC53FC54FC55FC56FC57FC59FC5A),
    .INIT_1A(256'hFC38FC39FC3AFC3BFC3CFC3DFC3EFC3FFC40FC41FC42FC43FC44FC45FC47FC48),
    .INIT_1B(256'hFC2BFC2BFC2CFC2DFC2EFC2FFC2FFC30FC31FC32FC33FC34FC35FC36FC37FC38),
    .INIT_1C(256'hFC1FFC20FC20FC21FC22FC22FC23FC24FC24FC25FC26FC27FC27FC28FC29FC2A),
    .INIT_1D(256'hFC16FC16FC17FC17FC18FC18FC19FC19FC1AFC1BFC1BFC1CFC1CFC1DFC1EFC1E),
    .INIT_1E(256'hFC0FFC0FFC0FFC10FC10FC11FC11FC11FC12FC12FC13FC13FC14FC14FC15FC15),
    .INIT_1F(256'hFC0AFC0AFC0BFC0BFC0BFC0BFC0CFC0CFC0CFC0CFC0DFC0DFC0DFC0EFC0EFC0E),
    .INIT_20(256'hFC08FC08FC08FC08FC08FC08FC09FC09FC09FC09FC09FC09FC09FC0AFC0AFC0A),
    .INIT_21(256'hFC08FC08FC08FC08FC08FC08FC08FC08FC08FC08FC08FC08FC08FC08FC08FC08),
    .INIT_22(256'hFC0BFC0BFC0BFC0BFC0AFC0AFC0AFC0AFC0AFC09FC09FC09FC09FC09FC09FC08),
    .INIT_23(256'hFC11FC10FC10FC0FFC0FFC0FFC0EFC0EFC0EFC0DFC0DFC0DFC0CFC0CFC0CFC0B),
    .INIT_24(256'hFC18FC18FC17FC17FC16FC16FC15FC15FC14FC14FC13FC13FC12FC12FC11FC11),
    .INIT_25(256'hFC23FC22FC21FC20FC20FC1FFC1EFC1EFC1DFC1DFC1CFC1BFC1BFC1AFC19FC19),
    .INIT_26(256'hFC2FFC2EFC2EFC2DFC2CFC2BFC2AFC29FC29FC28FC27FC26FC26FC25FC24FC23),
    .INIT_27(256'hFC3FFC3DFC3CFC3BFC3AFC39FC39FC38FC37FC36FC35FC34FC33FC32FC31FC30),
    .INIT_28(256'hFC50FC4FFC4EFC4DFC4BFC4AFC49FC48FC47FC46FC45FC44FC43FC42FC41FC40),
    .INIT_29(256'hFC64FC63FC61FC60FC5FFC5EFC5CFC5BFC5AFC59FC57FC56FC55FC54FC52FC51),
    .INIT_2A(256'hFC7BFC79FC78FC76FC75FC73FC72FC70FC6FFC6EFC6CFC6BFC6AFC68FC67FC65),
    .INIT_2B(256'hFC93FC92FC90FC8EFC8DFC8BFC8AFC88FC87FC85FC84FC82FC80FC7FFC7DFC7C),
    .INIT_2C(256'hFCAEFCACFCABFCA9FCA7FCA6FCA4FCA2FCA0FC9FFC9DFC9BFC9AFC98FC96FC95),
    .INIT_2D(256'hFCCBFCCAFCC8FCC6FCC4FCC2FCC0FCBEFCBDFCBBFCB9FCB7FCB5FCB4FCB2FCB0),
    .INIT_2E(256'hFCEBFCE9FCE7FCE5FCE3FCE1FCDFFCDDFCDBFCD9FCD7FCD5FCD3FCD1FCCFFCCD),
    .INIT_2F(256'hFD0CFD0AFD08FD06FD04FD02FD00FCFDFCFBFCF9FCF7FCF5FCF3FCF1FCEFFCED),
    .INIT_30(256'hFD30FD2EFD2BFD29FD27FD25FD22FD20FD1EFD1CFD19FD17FD15FD13FD11FD0E),
    .INIT_31(256'hFD55FD53FD51FD4EFD4CFD49FD47FD45FD42FD40FD3EFD3BFD39FD37FD34FD32),
    .INIT_32(256'hFD7DFD7AFD78FD75FD73FD70FD6EFD6BFD69FD66FD64FD61FD5FFD5DFD5AFD58),
    .INIT_33(256'hFDA6FDA3FDA1FD9EFD9CFD99FD96FD94FD91FD8FFD8CFD89FD87FD84FD82FD7F),
    .INIT_34(256'hFDD1FDCEFDCBFDC9FDC6FDC3FDC1FDBEFDBBFDB9FDB6FDB3FDB1FDAEFDABFDA9),
    .INIT_35(256'hFDFDFDFBFDF8FDF5FDF2FDEFFDEDFDEAFDE7FDE4FDE1FDDFFDDCFDD9FDD6FDD4),
    .INIT_36(256'hFE2CFE29FE26FE23FE20FE1DFE1AFE17FE14FE11FE0FFE0CFE09FE06FE03FE00),
    .INIT_37(256'hFE5BFE58FE55FE52FE4FFE4CFE49FE46FE43FE40FE3DFE3AFE37FE34FE31FE2E),
    .INIT_38(256'hFE8CFE89FE86FE83FE80FE7CFE79FE76FE73FE70FE6DFE6AFE67FE64FE61FE5E),
    .INIT_39(256'hFEBEFEBBFEB8FEB4FEB1FEAEFEABFEA8FEA5FEA2FE9EFE9BFE98FE95FE92FE8F),
    .INIT_3A(256'hFEF1FEEEFEEAFEE7FEE4FEE1FEDEFEDAFED7FED4FED1FECEFECBFEC7FEC4FEC1),
    .INIT_3B(256'hFF25FF22FF1EFF1BFF18FF15FF11FF0EFF0BFF08FF04FF01FEFEFEFBFEF7FEF4),
    .INIT_3C(256'hFF5AFF57FF53FF50FF4DFF49FF46FF43FF3FFF3CFF39FF35FF32FF2FFF2CFF28),
    .INIT_3D(256'hFF90FF8CFF89FF85FF82FF7FFF7BFF78FF75FF71FF6EFF6BFF67FF64FF61FF5D),
    .INIT_3E(256'hFFC6FFC2FFBFFFBCFFB8FFB5FFB1FFAEFFABFFA7FFA4FFA0FF9DFF9AFF96FF93),
    .INIT_3F(256'hFFFDFFF9FFF6FFF2FFEFFFEBFFE8FFE5FFE1FFDEFFDAFFD7FFD3FFD0FFCDFFC9),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[12] 
       (.ADDRARDADDR({\index1_reg_rep[9]__2 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[12] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[12]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[12] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[12]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00340030002D002900260022001F001C001800150011000E000A000700030000),
    .INIT_01(256'h006B006700640061005D005A00560053004F004C004800450041003E003B0037),
    .INIT_02(256'h00A2009F009B009800940091008E008A008700830080007C007900750072006E),
    .INIT_03(256'h00DA00D600D300CF00CC00C800C500C100BE00BB00B700B400B000AD00A900A6),
    .INIT_04(256'h0111010D010A01060103010000FC00F900F500F200EE00EB00E700E400E100DD),
    .INIT_05(256'h014801440141013D013A013601330130012C012901250122011E011B01180114),
    .INIT_06(256'h017E017A017701740170016D016A01660163015F015C015901550152014E014B),
    .INIT_07(256'h01B401B001AD01AA01A601A301A0019C019901950192018F018B018801850181),
    .INIT_08(256'h01E901E501E201DF01DB01D801D501D201CE01CB01C801C401C101BE01BA01B7),
    .INIT_09(256'h021D021A021602130210020D020902060203020001FC01F901F601F201EF01EC),
    .INIT_0A(256'h0250024D024A024602430240023D023A023602330230022D022A022602230220),
    .INIT_0B(256'h0282027F027C027902760272026F026C0269026602630260025D025902560253),
    .INIT_0C(256'h02B302B002AD02AA02A702A402A1029E029B029702940291028E028B02880285),
    .INIT_0D(256'h02E202DF02DC02D902D602D302D102CE02CB02C802C502C202BF02BC02B902B6),
    .INIT_0E(256'h0310030D030A03080305030202FF02FC02F902F602F402F102EE02EB02E802E5),
    .INIT_0F(256'h033C033A033703340331032F032C0329032603240321031E031B031803160313),
    .INIT_10(256'h036703640362035F035C035A035703540352034F034C034A034703440342033F),
    .INIT_11(256'h0390038D038B0388038603830380037E037B0379037603740371036F036C0369),
    .INIT_12(256'h03B603B403B103AF03AD03AA03A803A603A303A1039E039C0399039703940392),
    .INIT_13(256'h03DB03D903D603D403D203D003CD03CB03C903C703C403C203C003BD03BB03B9),
    .INIT_14(256'h03FD03FB03F903F703F503F303F103EF03EC03EA03E803E603E403E103DF03DD),
    .INIT_15(256'h041E041C041A04180416041404120410040E040C040A040804060404040103FF),
    .INIT_16(256'h043B043A04380436043404320430042F042D042B04290427042504230421041F),
    .INIT_17(256'h04570455045304520450044E044D044B044904480446044404420441043F043D),
    .INIT_18(256'h0470046E046D046B046A046804670465046404620460045F045D045C045A0458),
    .INIT_19(256'h04860485048304820481047F047E047C047B047A047804770475047404730471),
    .INIT_1A(256'h049904980497049604950494049204910490048F048E048C048B048A04880487),
    .INIT_1B(256'h04AA04A904A804A704A604A504A404A304A204A104A0049F049E049D049C049B),
    .INIT_1C(256'h04B804B804B704B604B504B404B304B304B204B104B004AF04AE04AD04AC04AB),
    .INIT_1D(256'h04C404C304C204C204C104C004C004BF04BE04BE04BD04BC04BB04BB04BA04B9),
    .INIT_1E(256'h04CC04CB04CB04CA04CA04CA04C904C904C804C804C704C604C604C504C504C4),
    .INIT_1F(256'h04D104D104D104D004D004D004D004CF04CF04CF04CE04CE04CD04CD04CD04CC),
    .INIT_20(256'h04D404D404D304D304D304D304D304D304D304D304D204D204D204D204D204D1),
    .INIT_21(256'h04D304D304D304D304D304D404D404D404D404D404D404D404D404D404D404D4),
    .INIT_22(256'h04CF04D004D004D004D104D104D104D104D204D204D204D204D204D304D304D3),
    .INIT_23(256'h04C904C904CA04CA04CB04CB04CC04CC04CD04CD04CD04CE04CE04CE04CF04CF),
    .INIT_24(256'h04BF04C004C104C104C204C304C304C404C404C504C604C604C704C704C804C8),
    .INIT_25(256'h04B304B404B404B504B604B704B804B904B904BA04BB04BC04BC04BD04BE04BF),
    .INIT_26(256'h04A304A404A504A604A704A804A904AA04AB04AC04AD04AE04AF04B004B104B2),
    .INIT_27(256'h04910492049304940495049704980499049A049B049C049E049F04A004A104A2),
    .INIT_28(256'h047B047C047E047F0481048204830485048604870489048A048B048D048E048F),
    .INIT_29(256'h04630464046604670469046B046C046E046F047104720474047504770478047A),
    .INIT_2A(256'h04470449044B044D044E045004520454045504570459045A045C045E045F0461),
    .INIT_2B(256'h0429042B042D042F04310433043504370439043A043C043E0440044204440445),
    .INIT_2C(256'h0408040A040D040F04110413041504170419041B041D041F0421042304250427),
    .INIT_2D(256'h03E503E703E903EC03EE03F003F203F503F703F903FB03FD0400040204040406),
    .INIT_2E(256'h03BE03C103C303C603C803CB03CD03CF03D203D403D703D903DB03DE03E003E2),
    .INIT_2F(256'h03960398039B039D03A003A303A503A803AA03AD03AF03B203B403B703B903BC),
    .INIT_30(256'h036A036D0370037303750378037B037E0380038303860388038B038E03900393),
    .INIT_31(256'h033D0340034303460348034B034E035103540357035A035C035F036203650368),
    .INIT_32(256'h030D0310031303160319031C031F032203250328032B032E033103340337033A),
    .INIT_33(256'h02DB02DE02E102E402E702EB02EE02F102F402F702FA02FD030103040307030A),
    .INIT_34(256'h02A702AA02AD02B102B402B702BA02BE02C102C402C702CB02CE02D102D402D8),
    .INIT_35(256'h027002740277027B027E028202850288028C028F029302960299029D02A002A3),
    .INIT_36(256'h0239023C024002430247024A024E025102550258025C025F02630266026A026D),
    .INIT_37(256'h01FF02020206020A020D021102150218021C021F02230227022A022E02310235),
    .INIT_38(256'h01C401C701CB01CF01D301D601DA01DE01E101E501E901EC01F001F401F701FB),
    .INIT_39(256'h0187018B018F01920196019A019E01A201A501A901AD01B101B501B801BC01C0),
    .INIT_3A(256'h0149014D015101550158015C016001640168016C017001740177017B017F0183),
    .INIT_3B(256'h010A010E01120116011A011D012101250129012D013101350139013D01410145),
    .INIT_3C(256'h00C900CD00D100D600DA00DE00E200E600EA00EE00F200F600FA00FE01020106),
    .INIT_3D(256'h0088008C009100950099009D00A100A500A900AD00B100B500B900BD00C100C5),
    .INIT_3E(256'h0047004B004F00530057005B005F00630068006C007000740078007C00800084),
    .INIT_3F(256'h00040008000C001100150019001D00210025002A002E00320036003A003E0042),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[13] 
       (.ADDRARDADDR({\index1_reg_rep[9]__25 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[13] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[13]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[13] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[13]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFC1FFC6FFCAFFCEFFD2FFD6FFDAFFDFFFE3FFE7FFEBFFEFFFF4FFF8FFFC0000),
    .INIT_01(256'hFF7EFF83FF87FF8BFF8FFF93FF98FF9CFFA0FFA4FFA8FFACFFB1FFB5FFB9FFBD),
    .INIT_02(256'hFF3BFF3FFF44FF48FF4CFF50FF54FF59FF5DFF61FF65FF69FF6EFF72FF76FF7A),
    .INIT_03(256'hFEF8FEFCFF01FF05FF09FF0DFF11FF16FF1AFF1EFF22FF26FF2BFF2FFF33FF37),
    .INIT_04(256'hFEB5FEBAFEBEFEC2FEC6FECAFECEFED3FED7FEDBFEDFFEE3FEE8FEECFEF0FEF4),
    .INIT_05(256'hFE73FE77FE7BFE80FE84FE88FE8CFE90FE94FE98FE9DFEA1FEA5FEA9FEADFEB1),
    .INIT_06(256'hFE31FE35FE39FE3EFE42FE46FE4AFE4EFE52FE56FE5AFE5EFE63FE67FE6BFE6F),
    .INIT_07(256'hFDF0FDF4FDF8FDFCFE00FE04FE09FE0DFE11FE15FE19FE1DFE21FE25FE29FE2D),
    .INIT_08(256'hFDB0FDB4FDB8FDBCFDC0FDC4FDC8FDCCFDD0FDD4FDD8FDDCFDE0FDE4FDE8FDEC),
    .INIT_09(256'hFD71FD75FD79FD7DFD81FD85FD88FD8CFD90FD94FD98FD9CFDA0FDA4FDA8FDAC),
    .INIT_0A(256'hFD33FD37FD3BFD3FFD42FD46FD4AFD4EFD52FD56FD5AFD5DFD61FD65FD69FD6D),
    .INIT_0B(256'hFCF6FCFAFCFEFD02FD05FD09FD0DFD11FD15FD18FD1CFD20FD24FD28FD2BFD2F),
    .INIT_0C(256'hFCBBFCBFFCC3FCC6FCCAFCCEFCD1FCD5FCD9FCDCFCE0FCE4FCE8FCEBFCEFFCF3),
    .INIT_0D(256'hFC82FC86FC89FC8DFC90FC94FC97FC9BFC9FFCA2FCA6FCA9FCADFCB1FCB4FCB8),
    .INIT_0E(256'hFC4BFC4EFC51FC55FC58FC5CFC5FFC63FC66FC6AFC6DFC71FC74FC78FC7BFC7F),
    .INIT_0F(256'hFC15FC18FC1CFC1FFC22FC26FC29FC2CFC30FC33FC36FC3AFC3DFC40FC44FC47),
    .INIT_10(256'hFBE2FBE5FBE8FBEBFBEEFBF2FBF5FBF8FBFBFBFEFC02FC05FC08FC0BFC0FFC12),
    .INIT_11(256'hFBB1FBB4FBB7FBBAFBBDFBC0FBC3FBC6FBC9FBCCFBCFFBD2FBD5FBD8FBDBFBDF),
    .INIT_12(256'hFB82FB85FB88FB8AFB8DFB90FB93FB96FB99FB9CFB9FFBA2FBA5FBA8FBABFBAE),
    .INIT_13(256'hFB56FB58FB5BFB5EFB60FB63FB66FB69FB6BFB6EFB71FB74FB77FB79FB7CFB7F),
    .INIT_14(256'hFB2CFB2EFB31FB34FB36FB39FB3BFB3EFB40FB43FB46FB48FB4BFB4EFB50FB53),
    .INIT_15(256'hFB05FB07FB0AFB0CFB0FFB11FB13FB16FB18FB1BFB1DFB20FB22FB24FB27FB29),
    .INIT_16(256'hFAE1FAE3FAE5FAE8FAEAFAECFAEEFAF1FAF3FAF5FAF7FAFAFAFCFAFEFB00FB03),
    .INIT_17(256'hFAC0FAC2FAC4FAC6FAC8FACAFACCFACEFAD0FAD2FAD4FAD6FAD9FADBFADDFADF),
    .INIT_18(256'hFAA2FAA4FAA6FAA8FAA9FAABFAADFAAFFAB1FAB3FAB4FAB6FAB8FABAFABCFABE),
    .INIT_19(256'hFA87FA89FA8AFA8CFA8EFA8FFA91FA93FA94FA96FA98FA99FA9BFA9DFA9FFAA0),
    .INIT_1A(256'hFA70FA71FA73FA74FA75FA77FA78FA7AFA7BFA7DFA7EFA80FA81FA83FA84FA86),
    .INIT_1B(256'hFA5CFA5DFA5EFA5FFA60FA61FA63FA64FA65FA66FA68FA69FA6AFA6CFA6DFA6E),
    .INIT_1C(256'hFA4BFA4CFA4DFA4EFA4FFA50FA51FA52FA53FA54FA55FA56FA57FA58FA59FA5A),
    .INIT_1D(256'hFA3DFA3EFA3FFA3FFA40FA41FA42FA43FA44FA44FA45FA46FA47FA48FA49FA4A),
    .INIT_1E(256'hFA33FA34FA34FA35FA35FA36FA37FA37FA38FA38FA39FA3AFA3AFA3BFA3CFA3D),
    .INIT_1F(256'hFA2DFA2DFA2EFA2EFA2EFA2FFA2FFA2FFA30FA30FA31FA31FA31FA32FA32FA33),
    .INIT_20(256'hFA2AFA2AFA2AFA2AFA2BFA2BFA2BFA2BFA2BFA2BFA2BFA2CFA2CFA2CFA2CFA2D),
    .INIT_21(256'hFA2BFA2BFA2BFA2BFA2AFA2AFA2AFA2AFA2AFA2AFA2AFA2AFA2AFA2AFA2AFA2A),
    .INIT_22(256'hFA2FFA2FFA2FFA2EFA2EFA2EFA2DFA2DFA2DFA2CFA2CFA2CFA2CFA2CFA2BFA2B),
    .INIT_23(256'hFA37FA37FA36FA36FA35FA35FA34FA33FA33FA32FA32FA32FA31FA31FA30FA30),
    .INIT_24(256'hFA43FA42FA42FA41FA40FA3FFA3EFA3EFA3DFA3CFA3BFA3BFA3AFA39FA39FA38),
    .INIT_25(256'hFA53FA51FA50FA4FFA4EFA4DFA4CFA4BFA4AFA49FA49FA48FA47FA46FA45FA44),
    .INIT_26(256'hFA66FA64FA63FA62FA60FA5FFA5EFA5DFA5CFA5AFA59FA58FA57FA56FA55FA54),
    .INIT_27(256'hFA7CFA7BFA79FA78FA76FA75FA73FA72FA70FA6FFA6EFA6CFA6BFA69FA68FA67),
    .INIT_28(256'hFA96FA94FA93FA91FA8FFA8EFA8CFA8AFA89FA87FA85FA84FA82FA81FA7FFA7E),
    .INIT_29(256'hFAB4FAB2FAB0FAAEFAACFAAAFAA8FAA6FAA5FAA3FAA1FA9FFA9DFA9BFA9AFA98),
    .INIT_2A(256'hFAD5FAD3FAD1FACEFACCFACAFAC8FAC6FAC4FAC2FAC0FABEFABCFABAFAB8FAB6),
    .INIT_2B(256'hFAF9FAF7FAF5FAF2FAF0FAEEFAEBFAE9FAE7FAE4FAE2FAE0FADEFADBFAD9FAD7),
    .INIT_2C(256'hFB21FB1FFB1CFB19FB17FB14FB12FB0FFB0DFB0AFB08FB05FB03FB01FAFEFAFC),
    .INIT_2D(256'hFB4CFB49FB47FB44FB41FB3EFB3CFB39FB36FB34FB31FB2EFB2CFB29FB26FB24),
    .INIT_2E(256'hFB7BFB78FB75FB72FB6FFB6CFB69FB66FB63FB60FB5DFB5AFB58FB55FB52FB4F),
    .INIT_2F(256'hFBACFBA9FBA6FBA2FB9FFB9CFB99FB96FB93FB90FB8DFB8AFB87FB84FB81FB7E),
    .INIT_30(256'hFBE0FBDDFBD9FBD6FBD3FBD0FBCCFBC9FBC6FBC2FBBFFBBCFBB9FBB5FBB2FBAF),
    .INIT_31(256'hFC17FC14FC10FC0DFC09FC06FC02FBFFFBFBFBF8FBF5FBF1FBEEFBEAFBE7FBE4),
    .INIT_32(256'hFC51FC4EFC4AFC46FC43FC3FFC3BFC38FC34FC30FC2DFC29FC26FC22FC1EFC1B),
    .INIT_33(256'hFC8EFC8AFC86FC82FC7EFC7BFC77FC73FC6FFC6BFC68FC64FC60FC5CFC59FC55),
    .INIT_34(256'hFCCDFCC9FCC5FCC1FCBDFCB9FCB5FCB1FCADFCA9FCA5FCA1FC9DFC99FC96FC92),
    .INIT_35(256'hFD0EFD0AFD06FD02FCFEFCFAFCF5FCF1FCEDFCE9FCE5FCE1FCDDFCD9FCD5FCD1),
    .INIT_36(256'hFD52FD4EFD49FD45FD41FD3DFD38FD34FD30FD2CFD27FD23FD1FFD1BFD17FD12),
    .INIT_37(256'hFD98FD93FD8FFD8AFD86FD82FD7DFD79FD74FD70FD6CFD67FD63FD5FFD5AFD56),
    .INIT_38(256'hFDDFFDDBFDD6FDD2FDCDFDC9FDC4FDC0FDBBFDB7FDB2FDAEFDA9FDA5FDA0FD9C),
    .INIT_39(256'hFE28FE24FE1FFE1BFE16FE11FE0DFE08FE04FDFFFDFAFDF6FDF1FDEDFDE8FDE4),
    .INIT_3A(256'hFE73FE6FFE6AFE65FE60FE5CFE57FE52FE4EFE49FE44FE40FE3BFE36FE32FE2D),
    .INIT_3B(256'hFEC0FEBBFEB6FEB1FEACFEA8FEA3FE9EFE99FE94FE90FE8BFE86FE81FE7DFE78),
    .INIT_3C(256'hFF0DFF08FF03FEFEFEFAFEF5FEF0FEEBFEE6FEE1FEDCFED8FED3FECEFEC9FEC4),
    .INIT_3D(256'hFF5CFF57FF52FF4DFF48FF43FF3EFF39FF34FF2FFF2AFF25FF21FF1CFF17FF12),
    .INIT_3E(256'hFFABFFA6FFA1FF9CFF97FF92FF8DFF88FF83FF7EFF79FF74FF6FFF6AFF65FF60),
    .INIT_3F(256'hFFFBFFF6FFF1FFECFFE7FFE2FFDDFFD8FFD3FFCEFFC9FFC4FFBFFFBAFFB5FFB0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[14] 
       (.ADDRARDADDR({\index1_reg_rep[9]__51 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[14] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[14]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[14] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[14]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h004C00460041003C00370032002D00280023001E00190014000F000A00050000),
    .INIT_01(256'h009C00970092008D00880083007E00790074006F006A00650060005B00560051),
    .INIT_02(256'h00ED00E800E300DE00D900D400CF00CA00C500C000BB00B600B100AB00A600A1),
    .INIT_03(256'h013E01390134012F012A01250120011B01160111010C0106010100FC00F700F2),
    .INIT_04(256'h018F01890184017F017A01750170016B01660161015C01570152014D01480143),
    .INIT_05(256'h01DF01DA01D501D001CB01C601C101BC01B701B201AD01A801A3019E01990194),
    .INIT_06(256'h022E02290224021F021A02150210020B0206020101FC01F701F201ED01E801E3),
    .INIT_07(256'h027C02770272026E02690264025F025A02550250024B02460241023D02380233),
    .INIT_08(256'h02CA02C502C002BB02B602B102AD02A802A3029E029902940290028B02860281),
    .INIT_09(256'h03160311030C0307030302FE02F902F402F002EB02E602E102DD02D802D302CE),
    .INIT_0A(256'h0360035B03570352034E034903440340033B03360332032D03280324031F031A),
    .INIT_0B(256'h03A903A403A0039B03970392038E038903850380037C03770372036E03690365),
    .INIT_0C(256'h03F003EC03E703E303DE03DA03D603D103CD03C803C403BF03BB03B603B203AD),
    .INIT_0D(256'h04350431042D042804240420041B04170413040E040A0406040103FD03F903F4),
    .INIT_0E(256'h047804740470046B04670463045F045B04570453044E044A04460442043E0439),
    .INIT_0F(256'h04B804B404B004AC04A804A404A0049C049804940490048C048804840480047C),
    .INIT_10(256'h04F604F204EE04EB04E704E304DF04DB04D704D404D004CC04C804C404C004BC),
    .INIT_11(256'h0531052E052A05260523051F051B051805140510050D05090505050104FE04FA),
    .INIT_12(256'h056905660563055F055C055805550551054E054A054705430540053C05380535),
    .INIT_13(256'h059F059B059805950592058E058B058805840581057E057A057705740570056D),
    .INIT_14(256'h05D105CE05CB05C805C405C105BE05BB05B805B505B205AF05AB05A805A505A2),
    .INIT_15(256'h05FF05FD05FA05F705F405F105EE05EB05E805E605E305E005DD05DA05D705D4),
    .INIT_16(256'h062B0628062506230620061D061B0618061506130610060D060B060806050602),
    .INIT_17(256'h06520650064E064B0649064606440641063F063C063A0637063506320630062D),
    .INIT_18(256'h0676067406720670066E066B06690667066506620660065E065C065906570655),
    .INIT_19(256'h0696069506930691068F068D068B06890687068506830681067F067D067A0678),
    .INIT_1A(256'h06B306B106AF06AE06AC06AA06A906A706A506A306A106A0069E069C069A0698),
    .INIT_1B(256'h06CB06CA06C806C706C506C406C206C106BF06BE06BC06BB06B906B806B606B4),
    .INIT_1C(256'h06DF06DE06DD06DC06DA06D906D806D706D606D406D306D206D006CF06CE06CC),
    .INIT_1D(256'h06EF06EE06ED06EC06EC06EB06EA06E906E806E706E606E506E406E206E106E0),
    .INIT_1E(256'h06FB06FA06FA06F906F806F806F706F606F606F506F406F306F306F206F106F0),
    .INIT_1F(256'h0703070207020701070107010700070006FF06FF06FE06FE06FD06FD06FC06FC),
    .INIT_20(256'h0706070607060706070507050705070507050705070407040704070407030703),
    .INIT_21(256'h0705070507050705070507060706070607060706070607060706070607060706),
    .INIT_22(256'h06FF070007000701070107010702070207030703070307040704070407040705),
    .INIT_23(256'h06F506F606F706F806F806F906FA06FA06FB06FC06FC06FD06FD06FE06FE06FF),
    .INIT_24(256'h06E706E806E906EA06EB06EC06ED06EE06EF06F006F106F106F206F306F406F5),
    .INIT_25(256'h06D506D606D706D906DA06DB06DC06DD06DF06E006E106E206E306E406E506E6),
    .INIT_26(256'h06BE06BF06C106C206C406C506C706C806CA06CB06CD06CE06CF06D106D206D3),
    .INIT_27(256'h06A306A406A606A806AA06AC06AD06AF06B106B206B406B606B706B906BB06BC),
    .INIT_28(256'h0683068506870689068B068D068F06910693069506970699069B069D069F06A1),
    .INIT_29(256'h065F0662066406660669066B066D066F0672067406760678067A067D067F0681),
    .INIT_2A(256'h0637063A063D063F0642064406470649064C064E0651065306560658065B065D),
    .INIT_2B(256'h060B060E061106140617061A061C061F062206250627062A062D062F06320635),
    .INIT_2C(256'h05DB05DF05E205E505E805EB05EE05F105F405F705FA05FD0600060306060609),
    .INIT_2D(256'h05A805AB05AE05B205B505B805BB05BF05C205C505C805CC05CF05D205D505D8),
    .INIT_2E(256'h057005730577057B057E058205850589058C059005930597059A059D05A105A4),
    .INIT_2F(256'h05340538053C054005440547054B054F05530556055A055E056105650569056C),
    .INIT_30(256'h04F504FA04FE05020506050A050E051105150519051D052105250529052D0531),
    .INIT_31(256'h04B304B704BC04C004C404C804CC04D104D504D904DD04E104E504E904ED04F1),
    .INIT_32(256'h046D04720476047B047F04840488048C049104950499049E04A204A604AB04AF),
    .INIT_33(256'h04250429042E04320437043C044004450449044E04520457045B046004640469),
    .INIT_34(256'h03D903DE03E203E703EC03F103F503FA03FF04040408040D04120417041B0420),
    .INIT_35(256'h038A038F03940399039E03A303A803AD03B203B703BC03C003C503CA03CF03D4),
    .INIT_36(256'h0339033E03430348034D03520358035D03620367036C03710376037B03800385),
    .INIT_37(256'h02E502EA02F002F502FA02FF0305030A030F0314031A031F03240329032E0334),
    .INIT_38(256'h028F0294029A029F02A502AA02AF02B502BA02C002C502CA02D002D502DA02E0),
    .INIT_39(256'h0237023C02420247024D02530258025E02630269026E02740279027F02840289),
    .INIT_3A(256'h01DD01E201E801EE01F301F901FF0204020A02100215021B02200226022C0231),
    .INIT_3B(256'h01810187018D01920198019E01A401A901AF01B501BB01C001C601CC01D101D7),
    .INIT_3C(256'h0124012A01300136013B01410147014D01530159015E0164016A01700176017B),
    .INIT_3D(256'h00C600CC00D100D700DD00E300E900EF00F500FB01010107010C01120118011E),
    .INIT_3E(256'h0066006C00720078007E0084008A00900096009C00A200A800AE00B400BA00C0),
    .INIT_3F(256'h0006000C00120018001E0024002A00300036003C00420048004E0054005A0060),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[15] 
       (.ADDRARDADDR({\index1_reg_rep[9]__12 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[15] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[15]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[15] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[15]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFA5FFABFFB1FFB7FFBEFFC4FFCAFFD0FFD6FFDCFFE2FFE8FFEEFFF4FFFA0000),
    .INIT_01(256'hFF44FF4AFF50FF56FF5DFF63FF69FF6FFF75FF7BFF81FF87FF8DFF93FF99FF9F),
    .INIT_02(256'hFEE3FEE9FEEFFEF5FEFBFF01FF07FF0EFF14FF1AFF20FF26FF2CFF32FF38FF3E),
    .INIT_03(256'hFE82FE88FE8EFE94FE9AFEA0FEA6FEACFEB2FEB9FEBFFEC5FECBFED1FED7FEDD),
    .INIT_04(256'hFE21FE27FE2DFE33FE39FE3FFE46FE4CFE52FE58FE5EFE64FE6AFE70FE76FE7C),
    .INIT_05(256'hFDC1FDC7FDCDFDD3FDD9FDDFFDE5FDEBFDF1FDF7FDFDFE03FE09FE0FFE15FE1B),
    .INIT_06(256'hFD62FD68FD6EFD74FD7AFD80FD86FD8CFD92FD98FD9DFDA3FDA9FDAFFDB5FDBB),
    .INIT_07(256'hFD04FD0AFD10FD16FD1BFD21FD27FD2DFD33FD39FD3FFD45FD4AFD50FD56FD5C),
    .INIT_08(256'hFCA7FCADFCB3FCB8FCBEFCC4FCCAFCD0FCD5FCDBFCE1FCE7FCEDFCF2FCF8FCFE),
    .INIT_09(256'hFC4CFC52FC57FC5DFC63FC68FC6EFC74FC79FC7FFC85FC8AFC90FC96FC9CFCA1),
    .INIT_0A(256'hFBF2FBF8FBFDFC03FC09FC0EFC14FC19FC1FFC25FC2AFC30FC35FC3BFC41FC46),
    .INIT_0B(256'hFB9BFBA0FBA6FBABFBB1FBB6FBBBFBC1FBC6FBCCFBD1FBD7FBDCFBE2FBE7FBED),
    .INIT_0C(256'hFB46FB4BFB50FB55FB5BFB60FB65FB6BFB70FB75FB7BFB80FB85FB8BFB90FB96),
    .INIT_0D(256'hFAF3FAF8FAFDFB02FB07FB0CFB12FB17FB1CFB21FB26FB2CFB31FB36FB3BFB40),
    .INIT_0E(256'hFAA3FAA8FAADFAB2FAB7FABCFAC0FAC5FACAFAD0FAD5FADAFADFFAE4FAE9FAEE),
    .INIT_0F(256'hFA56FA5AFA5FFA64FA69FA6DFA72FA77FA7CFA81FA85FA8AFA8FFA94FA99FA9E),
    .INIT_10(256'hFA0BFA10FA14FA19FA1EFA22FA27FA2BFA30FA35FA39FA3EFA43FA47FA4CFA51),
    .INIT_11(256'hF9C4F9C9F9CDF9D1F9D6F9DAF9DFF9E3F9E7F9ECF9F0F9F5F9F9F9FEFA02FA07),
    .INIT_12(256'hF981F985F989F98DF992F996F99AF99EF9A2F9A6F9ABF9AFF9B3F9B8F9BCF9C0),
    .INIT_13(256'hF941F945F949F94DF951F955F959F95DF961F965F969F96DF971F975F979F97D),
    .INIT_14(256'hF905F909F90DF910F914F918F91BF91FF923F926F92AF92EF932F936F939F93D),
    .INIT_15(256'hF8CDF8D1F8D4F8D7F8DBF8DEF8E2F8E5F8E9F8ECF8F0F8F3F8F7F8FAF8FEF902),
    .INIT_16(256'hF899F89DF8A0F8A3F8A6F8A9F8ACF8B0F8B3F8B6F8B9F8BDF8C0F8C3F8C7F8CA),
    .INIT_17(256'hF86AF86DF870F872F875F878F87BF87EF881F884F887F88AF88DF890F893F896),
    .INIT_18(256'hF83FF841F844F847F849F84CF84EF851F854F857F859F85CF85FF861F864F867),
    .INIT_19(256'hF818F81BF81DF81FF822F824F826F829F82BF82DF830F832F835F837F83AF83C),
    .INIT_1A(256'hF7F6F7F8F7FAF7FCF7FEF801F803F805F807F809F80BF80DF80FF812F814F816),
    .INIT_1B(256'hF7D9F7DBF7DDF7DFF7E0F7E2F7E4F7E6F7E7F7E9F7EBF7EDF7EFF7F1F7F3F7F5),
    .INIT_1C(256'hF7C1F7C3F7C4F7C5F7C7F7C8F7CAF7CBF7CDF7CEF7D0F7D1F7D3F7D5F7D6F7D8),
    .INIT_1D(256'hF7AEF7AFF7B0F7B1F7B2F7B4F7B5F7B6F7B7F7B8F7BAF7BBF7BCF7BDF7BFF7C0),
    .INIT_1E(256'hF7A0F7A1F7A2F7A2F7A3F7A4F7A5F7A6F7A6F7A7F7A8F7A9F7AAF7ABF7ACF7AD),
    .INIT_1F(256'hF797F797F798F798F799F799F79AF79AF79BF79BF79CF79DF79DF79EF79FF79F),
    .INIT_20(256'hF793F793F793F794F794F794F794F794F794F795F795F795F796F796F796F797),
    .INIT_21(256'hF795F794F794F794F794F794F793F793F793F793F793F793F793F793F793F793),
    .INIT_22(256'hF79BF79BF79AF79AF799F799F798F798F797F797F796F796F796F795F795F795),
    .INIT_23(256'hF7A7F7A6F7A5F7A4F7A4F7A3F7A2F7A1F7A1F7A0F79FF79EF79EF79DF79CF79C),
    .INIT_24(256'hF7B8F7B7F7B6F7B5F7B3F7B2F7B1F7B0F7AFF7AEF7ADF7ACF7ABF7AAF7A9F7A8),
    .INIT_25(256'hF7CFF7CDF7CBF7CAF7C8F7C7F7C6F7C4F7C3F7C1F7C0F7BFF7BDF7BCF7BBF7B9),
    .INIT_26(256'hF7EAF7E8F7E6F7E5F7E3F7E1F7DFF7DDF7DCF7DAF7D8F7D7F7D5F7D3F7D2F7D0),
    .INIT_27(256'hF80BF809F806F804F802F800F7FEF7FCF7FAF7F8F7F6F7F4F7F2F7F0F7EEF7EC),
    .INIT_28(256'hF831F82EF82CF829F827F824F822F820F81DF81BF818F816F814F812F80FF80D),
    .INIT_29(256'hF85CF859F856F853F850F84EF84BF848F846F843F840F83EF83BF838F836F833),
    .INIT_2A(256'hF88CF888F885F882F87FF87CF879F876F873F870F86DF86AF867F864F861F85E),
    .INIT_2B(256'hF8C0F8BDF8B9F8B6F8B3F8AFF8ACF8A9F8A5F8A2F89FF89CF898F895F892F88F),
    .INIT_2C(256'hF8FAF8F6F8F3F8EFF8EBF8E7F8E4F8E0F8DDF8D9F8D5F8D2F8CEF8CBF8C7F8C4),
    .INIT_2D(256'hF938F934F930F92CF928F924F920F91CF919F915F911F90DF909F905F901F8FE),
    .INIT_2E(256'hF97BF977F973F96EF96AF966F962F95DF959F955F951F94DF949F944F940F93C),
    .INIT_2F(256'hF9C2F9BEF9B9F9B5F9B0F9ACF9A7F9A3F99EF99AF995F991F98DF988F984F97F),
    .INIT_30(256'hFA0EFA09FA04F9FFF9FBF9F6F9F1F9ECF9E8F9E3F9DEF9DAF9D5F9D0F9CCF9C7),
    .INIT_31(256'hFA5EFA58FA53FA4EFA49FA44FA3FFA3AFA35FA30FA2BFA26FA21FA1DFA18FA13),
    .INIT_32(256'hFAB1FAACFAA7FAA1FA9CFA97FA91FA8CFA87FA82FA7CFA77FA72FA6DFA68FA63),
    .INIT_33(256'hFB09FB03FAFDFAF8FAF2FAEDFAE7FAE2FADCFAD7FAD2FACCFAC7FAC1FABCFAB7),
    .INIT_34(256'hFB64FB5EFB58FB52FB4CFB47FB41FB3BFB36FB30FB2AFB25FB1FFB19FB14FB0E),
    .INIT_35(256'hFBC2FBBCFBB6FBB0FBAAFBA4FB9EFB98FB92FB8CFB87FB81FB7BFB75FB6FFB69),
    .INIT_36(256'hFC23FC1DFC17FC11FC0BFC05FBFEFBF8FBF2FBECFBE6FBE0FBDAFBD4FBCEFBC8),
    .INIT_37(256'hFC88FC81FC7BFC75FC6EFC68FC62FC5CFC55FC4FFC49FC42FC3CFC36FC30FC2A),
    .INIT_38(256'hFCEFFCE8FCE2FCDBFCD5FCCEFCC8FCC2FCBBFCB5FCAEFCA8FCA1FC9BFC95FC8E),
    .INIT_39(256'hFD59FD52FD4BFD45FD3EFD37FD31FD2AFD24FD1DFD16FD10FD09FD03FCFCFCF6),
    .INIT_3A(256'hFDC5FDBEFDB7FDB0FDA9FDA3FD9CFD95FD8EFD88FD81FD7AFD73FD6DFD66FD5F),
    .INIT_3B(256'hFE32FE2CFE25FE1EFE17FE10FE09FE02FDFBFDF4FDEEFDE7FDE0FDD9FDD2FDCB),
    .INIT_3C(256'hFEA2FE9BFE94FE8DFE86FE7FFE78FE71FE6AFE63FE5CFE55FE4EFE47FE40FE39),
    .INIT_3D(256'hFF13FF0CFF05FEFEFEF7FEF0FEE9FEE2FEDAFED3FECCFEC5FEBEFEB7FEB0FEA9),
    .INIT_3E(256'hFF86FF7EFF77FF70FF69FF62FF5BFF53FF4CFF45FF3EFF37FF30FF29FF21FF1A),
    .INIT_3F(256'hFFF9FFF2FFEAFFE3FFDCFFD5FFCDFFC6FFBFFFB8FFB1FFA9FFA2FF9BFF94FF8D),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[16] 
       (.ADDRARDADDR({\index1_reg_rep[9]__35 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[16] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[16]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[16] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[16]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h006D0065005E0057005000480041003A0033002B0024001D0016000E00070000),
    .INIT_01(256'h00E100DA00D200CB00C400BD00B500AE00A700A000980091008A0082007B0074),
    .INIT_02(256'h0155014E0147014001380131012A0123011B0114010D010500FE00F700F000E8),
    .INIT_03(256'h01CA01C201BB01B401AD01A5019E0197019001880181017A0173016B0164015D),
    .INIT_04(256'h023E0236022F0228022102190212020B020401FC01F501EE01E701E001D801D1),
    .INIT_05(256'h02B102A902A2029B0294028D0286027E0277027002690262025A0253024C0245),
    .INIT_06(256'h0323031C0315030D030602FF02F802F102EA02E302DC02D402CD02C602BF02B8),
    .INIT_07(256'h0393038C0385037E0377037003690362035B0354034D0346033F03380331032A),
    .INIT_08(256'h040303FC03F503EE03E703E003D903D203CB03C403BD03B603AF03A803A1039A),
    .INIT_09(256'h047004690462045C0455044E04470440043A0433042C0425041E04170410040A),
    .INIT_0A(256'h04DB04D504CE04C704C104BA04B304AD04A6049F04980492048B0484047D0477),
    .INIT_0B(256'h0544053D05370530052A0523051D051605100509050304FC04F604EF04E804E2),
    .INIT_0C(256'h05AA05A4059D05970591058A0584057E05770571056B0564055E05570551054A),
    .INIT_0D(256'h060D0607060105FB05F505EF05E805E205DC05D605D005C905C305BD05B705B0),
    .INIT_0E(256'h066D06670661065B06550650064A0644063E06380632062C0625061F06190613),
    .INIT_0F(256'h06CA06C406BE06B906B306AD06A706A2069C06960690068A0685067F06790673),
    .INIT_10(256'h0723071D07180712070D0707070206FC06F706F106EB06E606E006DB06D506CF),
    .INIT_11(256'h07770772076D07680763075D07580753074D07480743073D07380733072D0728),
    .INIT_12(256'h07C807C307BE07B907B407AF07AA07A507A0079B07960791078C07870782077D),
    .INIT_13(256'h08150810080B0807080207FD07F807F407EF07EA07E507E107DC07D707D207CD),
    .INIT_14(256'h085C08580854084F084B08460842083E083908350830082B08270822081E0819),
    .INIT_15(256'h089F089B08970893088F088B08870883087E087A08760872086E086908650861),
    .INIT_16(256'h08DD08DA08D608D208CE08CB08C708C308BF08BB08B708B308AF08AB08A708A3),
    .INIT_17(256'h09160913090F090C09090905090208FE08FA08F708F308F008EC08E808E508E1),
    .INIT_18(256'h094A094709440941093D093A093709340931092E092A092709240920091D091A),
    .INIT_19(256'h0978097509720970096D096A096709640962095F095C0959095609530950094D),
    .INIT_1A(256'h09A0099E099C0999099709940992098F098D098A0988098509830980097D097B),
    .INIT_1B(256'h09C309C109BF09BD09BB09B909B709B509B309B009AE09AC09AA09A709A509A3),
    .INIT_1C(256'h09E009DE09DD09DB09D909D809D609D409D209D109CF09CD09CB09C909C709C5),
    .INIT_1D(256'h09F709F609F409F309F209F009EF09EE09EC09EB09E909E809E609E509E309E2),
    .INIT_1E(256'h0A080A070A060A050A040A030A020A010A0009FF09FE09FD09FC09FB09F909F8),
    .INIT_1F(256'h0A130A120A120A110A100A100A0F0A0F0A0E0A0D0A0D0A0C0A0B0A0A0A090A09),
    .INIT_20(256'h0A170A170A170A170A170A160A160A160A160A150A150A150A140A140A130A13),
    .INIT_21(256'h0A150A160A160A160A160A170A170A170A170A170A170A170A170A170A170A17),
    .INIT_22(256'h0A0D0A0E0A0F0A0F0A100A110A110A120A120A130A130A140A140A140A150A15),
    .INIT_23(256'h09FF0A000A010A020A030A040A050A060A070A080A090A0A0A0A0A0B0A0C0A0D),
    .INIT_24(256'h09EB09EC09EE09EF09F009F209F309F409F609F709F809F909FB09FC09FD09FE),
    .INIT_25(256'h09D009D209D409D509D709D909DB09DC09DE09E009E109E309E509E609E809E9),
    .INIT_26(256'h09AF09B109B309B609B809BA09BC09BE09C009C209C409C609C809CA09CC09CE),
    .INIT_27(256'h0988098A098D098F099209950997099A099C099E09A109A309A609A809AA09AD),
    .INIT_28(256'h095A095D0960096309660969096C096F097209750977097A097D098009820985),
    .INIT_29(256'h0927092A092E093109340938093B093E094109440948094B094E095109540957),
    .INIT_2A(256'h08ED08F108F508F908FC090009040907090B090E091209160919091D09200923),
    .INIT_2B(256'h08AE08B208B608BA08BF08C308C708CB08CF08D208D608DA08DE08E208E608EA),
    .INIT_2C(256'h0869086E08720877087B087F08840888088C089108950899089D08A208A608AA),
    .INIT_2D(256'h081F08230828082D08320836083B084008450849084E08520857085C08600865),
    .INIT_2E(256'h07CF07D407D907DE07E307E807ED07F207F707FC08010806080B08100815081A),
    .INIT_2F(256'h0779077F0784078A078F0794079A079F07A407AA07AF07B407BA07BF07C407C9),
    .INIT_30(256'h071F0724072A07300736073B07410747074D07520758075D07630769076E0774),
    .INIT_31(256'h06BF06C506CB06D206D806DE06E406EA06F006F606FB07010707070D07130719),
    .INIT_32(256'h065B06620668066E0675067B06810688068E0694069A06A006A706AD06B306B9),
    .INIT_33(256'h05F205F906000606060D0614061A06210627062E0634063B06410648064E0655),
    .INIT_34(256'h0586058C0593059A05A105A805AF05B605BD05C305CA05D105D805DE05E505EC),
    .INIT_35(256'h0515051C0523052A05310538053F0547054E0555055C0563056A05710578057F),
    .INIT_36(256'h04A004A704AF04B604BD04C504CC04D304DB04E204E904F104F804FF0506050D),
    .INIT_37(256'h0428042F0437043E0446044E0455045D0464046C0473047B0482048A04910498),
    .INIT_38(256'h03AC03B403BC03C303CB03D303DB03E203EA03F203FA04010409041104180420),
    .INIT_39(256'h032E0335033D0345034D0355035D0365036D0375037D0385038D0395039C03A4),
    .INIT_3A(256'h02AC02B402BD02C502CD02D502DD02E502ED02F502FD0305030D0315031D0326),
    .INIT_3B(256'h0229023102390242024A0252025A0263026B0273027B0283028C0294029C02A4),
    .INIT_3C(256'h01A301AB01B401BC01C501CD01D501DE01E601EE01F701FF0207021002180220),
    .INIT_3D(256'h011C0124012D0135013E0146014F015701600168017001790181018A0192019B),
    .INIT_3E(256'h0093009B00A400AC00B500BE00C600CF00D700E000E800F100F90102010B0113),
    .INIT_3F(256'h00090011001A0023002B0034003D0045004E0056005F0068007000790081008A),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[17] 
       (.ADDRARDADDR({\index1_reg_rep[9]__20 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[17] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[17]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[17] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[17]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFF7EFF87FF8FFF98FFA1FFA9FFB2FFBBFFC3FFCCFFD5FFDDFFE6FFEFFFF70000),
    .INIT_01(256'hFEF3FEFBFF04FF0DFF15FF1EFF27FF30FF38FF41FF4AFF52FF5BFF64FF6CFF75),
    .INIT_02(256'hFE67FE70FE79FE81FE8AFE93FE9BFEA4FEADFEB6FEBEFEC7FED0FED8FEE1FEEA),
    .INIT_03(256'hFDDCFDE5FDEDFDF6FDFFFE07FE10FE19FE21FE2AFE33FE3CFE44FE4DFE56FE5E),
    .INIT_04(256'hFD51FD5AFD62FD6BFD74FD7CFD85FD8EFD96FD9FFDA8FDB0FDB9FDC2FDCAFDD3),
    .INIT_05(256'hFCC7FCD0FCD9FCE1FCEAFCF2FCFBFD04FD0CFD15FD1DFD26FD2FFD37FD40FD49),
    .INIT_06(256'hFC3FFC47FC50FC58FC61FC69FC72FC7AFC83FC8BFC94FC9DFCA5FCAEFCB6FCBF),
    .INIT_07(256'hFBB8FBC0FBC9FBD1FBD9FBE2FBEAFBF3FBFBFC03FC0CFC14FC1DFC25FC2EFC36),
    .INIT_08(256'hFB33FB3BFB43FB4BFB54FB5CFB64FB6DFB75FB7DFB86FB8EFB96FB9FFBA7FBAF),
    .INIT_09(256'hFAB0FAB8FAC0FAC8FAD0FAD8FAE0FAE9FAF1FAF9FB01FB09FB12FB1AFB22FB2A),
    .INIT_0A(256'hFA2FFA37FA3FFA47FA4FFA57FA5FFA67FA6FFA77FA7FFA87FA8FFA97FA9FFAA8),
    .INIT_0B(256'hF9B2F9BAF9C1F9C9F9D1F9D9F9E1F9E8F9F0F9F8FA00FA08FA10FA18FA1FFA27),
    .INIT_0C(256'hF938F93FF947F94EF956F95DF965F96DF974F97CF984F98BF993F99BF9A2F9AA),
    .INIT_0D(256'hF8C1F8C8F8CFF8D7F8DEF8E5F8EDF8F4F8FCF903F90BF912F91AF921F928F930),
    .INIT_0E(256'hF84EF855F85CF863F86AF871F878F880F887F88EF895F89CF8A4F8ABF8B2F8B9),
    .INIT_0F(256'hF7DFF7E6F7EDF7F3F7FAF801F808F80FF816F81DF824F82BF832F839F840F847),
    .INIT_10(256'hF775F77BF782F788F78FF795F79CF7A3F7A9F7B0F7B7F7BDF7C4F7CBF7D1F7D8),
    .INIT_11(256'hF70FF715F71BF722F728F72EF734F73BF741F748F74EF754F75BF761F768F76E),
    .INIT_12(256'hF6AEF6B4F6BAF6C0F6C6F6CCF6D2F6D8F6DEF6E4F6EAF6F0F6F6F6FCF703F709),
    .INIT_13(256'hF653F658F65EF663F669F66FF674F67AF680F685F68BF691F697F69DF6A2F6A8),
    .INIT_14(256'hF5FDF602F607F60CF612F617F61CF622F627F62CF632F637F63DF642F648F64D),
    .INIT_15(256'hF5ACF5B1F5B6F5BBF5C0F5C5F5CAF5CFF5D4F5D9F5DEF5E3F5E8F5EDF5F2F5F7),
    .INIT_16(256'hF562F567F56BF570F574F579F57DF582F586F58BF590F595F599F59EF5A3F5A8),
    .INIT_17(256'hF51EF522F526F52AF52EF533F537F53BF53FF543F548F54CF550F555F559F55E),
    .INIT_18(256'hF4E0F4E4F4E7F4EBF4EFF4F3F4F6F4FAF4FEF502F506F50AF50EF512F516F51A),
    .INIT_19(256'hF4A9F4ACF4AFF4B3F4B6F4B9F4BDF4C0F4C4F4C7F4CBF4CEF4D2F4D5F4D9F4DC),
    .INIT_1A(256'hF478F47BF47EF481F484F487F48AF48DF490F493F496F499F49CF49FF4A2F4A6),
    .INIT_1B(256'hF44FF451F453F456F458F45BF45DF460F463F465F468F46BF46DF470F473F475),
    .INIT_1C(256'hF42CF42EF430F432F434F436F438F43AF43CF43FF441F443F445F448F44AF44C),
    .INIT_1D(256'hF410F412F414F415F417F418F41AF41CF41DF41FF421F423F424F426F428F42A),
    .INIT_1E(256'hF3FCF3FDF3FEF3FFF401F402F403F404F405F407F408F409F40BF40CF40EF40F),
    .INIT_1F(256'hF3EFF3F0F3F1F3F1F3F2F3F3F3F3F3F4F3F5F3F6F3F7F3F7F3F8F3F9F3FAF3FB),
    .INIT_20(256'hF3EAF3EAF3EAF3EAF3EBF3EBF3EBF3EBF3ECF3ECF3ECF3EDF3EDF3EEF3EEF3EF),
    .INIT_21(256'hF3ECF3EBF3EBF3EBF3EBF3EAF3EAF3EAF3EAF3EAF3EAF3EAF3EAF3EAF3EAF3EA),
    .INIT_22(256'hF3F5F3F4F3F4F3F3F3F2F3F2F3F1F3F0F3F0F3EFF3EEF3EEF3EDF3EDF3EDF3EC),
    .INIT_23(256'hF406F405F404F403F401F400F3FFF3FEF3FDF3FCF3FBF3FAF3F9F3F8F3F7F3F6),
    .INIT_24(256'hF41FF41DF41BF41AF418F416F415F413F412F410F40FF40DF40CF40AF409F408),
    .INIT_25(256'hF43FF43DF43AF438F436F434F432F430F42EF42CF42AF428F426F424F422F421),
    .INIT_26(256'hF466F464F461F45EF45CF459F457F454F452F44FF44DF44AF448F446F443F441),
    .INIT_27(256'hF495F492F48FF48CF489F486F483F480F47DF47AF477F474F471F46FF46CF469),
    .INIT_28(256'hF4CCF4C8F4C4F4C1F4BDF4BAF4B6F4B3F4B0F4ACF4A9F4A5F4A2F49FF49CF498),
    .INIT_29(256'hF509F505F501F4FDF4F9F4F5F4F1F4EDF4E9F4E6F4E2F4DEF4DAF4D7F4D3F4CF),
    .INIT_2A(256'hF54EF549F545F540F53CF538F533F52FF52BF526F522F51EF51AF515F511F50D),
    .INIT_2B(256'hF59AF595F590F58BF586F581F57CF578F573F56EF569F565F560F55BF557F552),
    .INIT_2C(256'hF5ECF5E7F5E1F5DCF5D7F5D2F5CCF5C7F5C2F5BDF5B8F5B3F5AEF5A8F5A3F59E),
    .INIT_2D(256'hF645F640F63AF634F62EF629F623F61EF618F612F60DF607F602F5FCF5F7F5F2),
    .INIT_2E(256'hF6A5F69FF699F693F68DF687F681F67BF675F66FF669F663F65DF657F651F64B),
    .INIT_2F(256'hF70CF705F6FEF6F8F6F1F6EBF6E4F6DEF6D8F6D1F6CBF6C5F6BEF6B8F6B2F6AC),
    .INIT_30(256'hF778F771F76AF763F75CF755F74FF748F741F73AF733F72DF726F71FF719F712),
    .INIT_31(256'hF7EAF7E3F7DCF7D4F7CDF7C6F7BFF7B7F7B0F7A9F7A2F79BF794F78DF786F77F),
    .INIT_32(256'hF862F85AF853F84BF844F83CF834F82DF825F81EF816F80FF808F800F7F9F7F1),
    .INIT_33(256'hF8DFF8D7F8CFF8C8F8C0F8B8F8B0F8A8F8A0F898F890F889F881F879F871F86A),
    .INIT_34(256'hF962F95AF951F949F941F939F930F928F920F918F910F908F900F8F8F8EFF8E7),
    .INIT_35(256'hF9E9F9E1F9D8F9D0F9C7F9BEF9B6F9ADF9A5F99DF994F98CF983F97BF973F96A),
    .INIT_36(256'hFA75FA6CFA63FA5BFA52FA49FA40FA37FA2FFA26FA1DFA15FA0CFA03F9FBF9F2),
    .INIT_37(256'hFB05FAFCFAF3FAEAFAE1FAD8FACFFAC6FABDFAB4FAABFAA2FA99FA90FA87FA7E),
    .INIT_38(256'hFB99FB90FB87FB7DFB74FB6BFB61FB58FB4FFB46FB3CFB33FB2AFB21FB18FB0E),
    .INIT_39(256'hFC31FC27FC1EFC14FC0BFC01FBF8FBEEFBE5FBDBFBD2FBC8FBBFFBB5FBACFBA3),
    .INIT_3A(256'hFCCCFCC2FCB8FCAEFCA5FC9BFC91FC88FC7EFC74FC6BFC61FC57FC4EFC44FC3A),
    .INIT_3B(256'hFD69FD60FD56FD4CFD42FD38FD2EFD24FD1AFD10FD07FCFDFCF3FCE9FCDFFCD6),
    .INIT_3C(256'hFE0AFE00FDF6FDEBFDE1FDD7FDCDFDC3FDB9FDAFFDA5FD9BFD91FD87FD7DFD73),
    .INIT_3D(256'hFEACFEA2FE98FE8DFE83FE79FE6FFE65FE5BFE50FE46FE3CFE32FE28FE1EFE14),
    .INIT_3E(256'hFF50FF46FF3CFF31FF27FF1DFF12FF08FEFEFEF4FEE9FEDFFED5FECBFEC0FEB6),
    .INIT_3F(256'hFFF6FFEBFFE1FFD7FFCCFFC2FFB7FFADFFA3FF98FF8EFF84FF79FF6FFF65FF5A),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[18] 
       (.ADDRARDADDR({\index1_reg_rep[9]__43 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[18] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[18]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[18] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[18]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h009C00920087007D00720068005E00530049003E0034002A001F0015000A0000),
    .INIT_01(256'h01430139012E01240119010F010400FA00F000E500DB00D000C600BB00B100A6),
    .INIT_02(256'h01EA01E001D501CB01C001B601AC01A10197018C01820177016D01620158014E),
    .INIT_03(256'h02910287027C02720268025D02530248023E02330229021F0214020A01FF01F5),
    .INIT_04(256'h0338032D03230318030E030402F902EF02E502DA02D002C502BB02B102A6029C),
    .INIT_05(256'h03DD03D303C803BE03B403A9039F0395038A03800376036B03610357034C0342),
    .INIT_06(256'h04810477046C04620458044E04430439042F0425041B0410040603FC03F103E7),
    .INIT_07(256'h05230519050F050404FA04F004E604DC04D204C804BE04B404A9049F0495048B),
    .INIT_08(256'h05C205B905AF05A5059B05910587057D05730569055F0555054B05410537052D),
    .INIT_09(256'h06600656064C06420639062F0625061B0611060805FE05F405EA05E005D605CC),
    .INIT_0A(256'h06FA06F006E606DD06D306CA06C006B706AD06A3069A06900686067D06730669),
    .INIT_0B(256'h07900787077E0774076B07610758074F0745073C0732072907200716070D0703),
    .INIT_0C(256'h0823081A0811080807FF07F507EC07E307DA07D107C807BE07B507AC07A30799),
    .INIT_0D(256'h08B108A908A00897088E0885087D0874086B0862085908500847083E0835082C),
    .INIT_0E(256'h093B0933092A0922091909110908090008F708EE08E608DD08D408CC08C308BA),
    .INIT_0F(256'h09C109B809B009A809A00997098F0987097F0976096E0966095D0955094C0944),
    .INIT_10(256'h0A400A380A310A290A210A190A110A090A0109F909F109E909E109D909D109C9),
    .INIT_11(256'h0ABA0AB30AAB0AA40A9C0A950A8D0A860A7E0A760A6F0A670A5F0A580A500A48),
    .INIT_12(256'h0B2F0B280B200B190B120B0B0B040AFD0AF50AEE0AE70ADF0AD80AD10AC90AC2),
    .INIT_13(256'h0B9D0B960B8F0B880B820B7B0B740B6D0B660B600B590B520B4B0B440B3D0B36),
    .INIT_14(256'h0C040BFE0BF70BF10BEB0BE40BDE0BD80BD10BCB0BC40BBE0BB70BB00BAA0BA3),
    .INIT_15(256'h0C640C5F0C590C530C4D0C470C410C3B0C350C2F0C290C230C1D0C170C100C0A),
    .INIT_16(256'h0CBE0CB80CB30CAE0CA80CA30C9D0C980C920C8C0C870C810C7B0C760C700C6A),
    .INIT_17(256'h0D100D0B0D060D010CFC0CF70CF20CED0CE80CE30CDD0CD80CD30CCE0CC80CC3),
    .INIT_18(256'h0D5A0D560D510D4D0D480D440D3F0D3B0D360D310D2D0D280D230D1E0D1A0D15),
    .INIT_19(256'h0D9D0D990D950D910D8D0D890D850D810D7C0D780D740D700D6C0D670D630D5F),
    .INIT_1A(256'h0DD70DD40DD00DCD0DC90DC60DC20DBF0DBB0DB70DB40DB00DAC0DA80DA40DA1),
    .INIT_1B(256'h0E090E060E030E010DFE0DFB0DF70DF40DF10DEE0DEB0DE80DE40DE10DDE0DDA),
    .INIT_1C(256'h0E330E310E2E0E2C0E290E270E240E220E1F0E1D0E1A0E170E150E120E0F0E0C),
    .INIT_1D(256'h0E540E520E510E4F0E4D0E4B0E490E470E450E430E410E3E0E3C0E3A0E380E35),
    .INIT_1E(256'h0E6D0E6C0E6A0E690E680E660E650E630E620E600E5F0E5D0E5B0E5A0E580E56),
    .INIT_1F(256'h0E7D0E7C0E7B0E7A0E790E790E780E770E760E750E740E730E720E700E6F0E6E),
    .INIT_20(256'h0E830E830E830E830E820E820E820E810E810E810E800E800E7F0E7E0E7E0E7D),
    .INIT_21(256'h0E810E820E820E820E830E830E830E830E830E840E840E840E840E840E840E83),
    .INIT_22(256'h0E760E770E780E790E7A0E7B0E7B0E7C0E7D0E7D0E7E0E7F0E7F0E800E800E81),
    .INIT_23(256'h0E620E630E650E660E680E690E6A0E6C0E6D0E6E0E700E710E720E730E740E75),
    .INIT_24(256'h0E450E470E490E4B0E4D0E4F0E510E530E540E560E580E5A0E5B0E5D0E5F0E60),
    .INIT_25(256'h0E1E0E210E240E260E290E2B0E2E0E300E330E350E370E3A0E3C0E3E0E400E43),
    .INIT_26(256'h0DEF0DF20DF60DF90DFC0DFF0E020E050E080E0B0E0E0E110E130E160E190E1C),
    .INIT_27(256'h0DB70DBB0DBF0DC20DC60DC90DCD0DD10DD40DD80DDB0DDF0DE20DE50DE90DEC),
    .INIT_28(256'h0D760D7A0D7F0D830D870D8B0D8F0D940D980D9C0DA00DA40DA80DAB0DAF0DB3),
    .INIT_29(256'h0D2C0D310D360D3B0D400D440D490D4E0D520D570D5B0D600D640D690D6D0D72),
    .INIT_2A(256'h0CDA0CDF0CE50CEA0CEF0CF50CFA0CFF0D040D090D0E0D130D190D1E0D220D27),
    .INIT_2B(256'h0C7F0C850C8B0C910C970C9C0CA20CA80CAE0CB30CB90CBF0CC40CCA0CCF0CD5),
    .INIT_2C(256'h0C1C0C230C290C2F0C360C3C0C420C490C4F0C550C5B0C610C670C6D0C730C79),
    .INIT_2D(256'h0BB10BB80BBF0BC60BCD0BD30BDA0BE10BE80BEE0BF50BFC0C020C090C0F0C16),
    .INIT_2E(256'h0B3E0B450B4D0B540B5C0B630B6A0B710B790B800B870B8E0B950B9C0BA30BAA),
    .INIT_2F(256'h0AC30ACB0AD30ADB0AE30AEB0AF20AFA0B020B090B110B190B200B280B2F0B37),
    .INIT_30(256'h0A410A4A0A520A5A0A630A6B0A730A7B0A830A8B0A930A9C0AA40AAC0AB40ABB),
    .INIT_31(256'h09B809C109CA09D209DB09E409EC09F509FE0A060A0F0A170A200A280A310A39),
    .INIT_32(256'h09280931093B0944094D0956095F09680971097A0983098C0995099E09A709AF),
    .INIT_33(256'h0892089B08A508AE08B808C108CB08D408DE08E708F008FA0903090C0916091F),
    .INIT_34(256'h07F507FF08090813081D08270830083A0844084E08580861086B0875087E0888),
    .INIT_35(256'h0752075D07670771077B07860790079A07A407AE07B907C307CD07D707E107EB),
    .INIT_36(256'h06AA06B506C006CA06D506DF06EA06F406FF07090714071E07290733073E0748),
    .INIT_37(256'h05FD06080613061E06290634063F06490654065F066A0675067F068A069506A0),
    .INIT_38(256'h054B05560562056D05780583058E059A05A505B005BB05C605D105DC05E705F2),
    .INIT_39(256'h049504A004AC04B704C304CE04DA04E504F004FC05070513051E052905350540),
    .INIT_3A(256'h03DB03E603F203FE040A04150421042D04380444044F045B04670472047E0489),
    .INIT_3B(256'h031D032903350341034D035903650370037C0388039403A003AC03B703C303CF),
    .INIT_3C(256'h025C026802750281028D029902A502B102BD02C902D502E102ED02F903050311),
    .INIT_3D(256'h019901A501B201BE01CA01D601E301EF01FB020702130220022C023802440250),
    .INIT_3E(256'h00D400E000EC00F901050112011E012A01370143014F015C016801740180018D),
    .INIT_3F(256'h000C001900250032003E004B005700640070007D0089009600A200AE00BB00C7),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[19] 
       (.ADDRARDADDR({\index1_reg_rep[9]__4 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[19] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[19]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[19] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[19]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0002000200020002000200020001000100010001000100010000000000000000),
    .INIT_01(256'h0005000500050004000400040004000400040003000300030003000300030003),
    .INIT_02(256'h0007000700070007000700070006000600060006000600060006000500050005),
    .INIT_03(256'h000A000A000A0009000900090009000900090009000800080008000800080008),
    .INIT_04(256'h000C000C000C000C000C000C000C000B000B000B000B000B000B000A000A000A),
    .INIT_05(256'h000F000F000F000F000E000E000E000E000E000E000D000D000D000D000D000D),
    .INIT_06(256'h0011001100110011001100110011001000100010001000100010000F000F000F),
    .INIT_07(256'h0014001400140013001300130013001300130013001200120012001200120012),
    .INIT_08(256'h0016001600160016001600160015001500150015001500150015001400140014),
    .INIT_09(256'h0019001900180018001800180018001800180017001700170017001700170016),
    .INIT_0A(256'h001B001B001B001B001A001A001A001A001A001A001A00190019001900190019),
    .INIT_0B(256'h001D001D001D001D001D001D001D001C001C001C001C001C001C001C001B001B),
    .INIT_0C(256'h0020001F001F001F001F001F001F001F001E001E001E001E001E001E001E001E),
    .INIT_0D(256'h0022002200220021002100210021002100210021002000200020002000200020),
    .INIT_0E(256'h0024002400240023002300230023002300230023002300220022002200220022),
    .INIT_0F(256'h0026002600260026002500250025002500250025002500250024002400240024),
    .INIT_10(256'h0028002800280028002700270027002700270027002700270026002600260026),
    .INIT_11(256'h002A002A002A0029002900290029002900290029002900280028002800280028),
    .INIT_12(256'h002C002B002B002B002B002B002B002B002B002B002A002A002A002A002A002A),
    .INIT_13(256'h002D002D002D002D002D002D002D002D002C002C002C002C002C002C002C002C),
    .INIT_14(256'h002F002F002F002F002E002E002E002E002E002E002E002E002E002E002D002D),
    .INIT_15(256'h0030003000300030003000300030003000300030002F002F002F002F002F002F),
    .INIT_16(256'h0032003200320031003100310031003100310031003100310031003100310030),
    .INIT_17(256'h0033003300330033003300330033003200320032003200320032003200320032),
    .INIT_18(256'h0034003400340034003400340034003400340034003300330033003300330033),
    .INIT_19(256'h0035003500350035003500350035003500350035003500350034003400340034),
    .INIT_1A(256'h0036003600360036003600360036003600360036003600360035003500350035),
    .INIT_1B(256'h0037003700370037003700370037003700370037003600360036003600360036),
    .INIT_1C(256'h0038003800380038003700370037003700370037003700370037003700370037),
    .INIT_1D(256'h0038003800380038003800380038003800380038003800380038003800380038),
    .INIT_1E(256'h0039003900390039003900390038003800380038003800380038003800380038),
    .INIT_1F(256'h0039003900390039003900390039003900390039003900390039003900390039),
    .INIT_20(256'h0039003900390039003900390039003900390039003900390039003900390039),
    .INIT_21(256'h0039003900390039003900390039003900390039003900390039003900390039),
    .INIT_22(256'h0039003900390039003900390039003900390039003900390039003900390039),
    .INIT_23(256'h0039003900390039003900390039003900390039003900390039003900390039),
    .INIT_24(256'h0038003800380038003800380038003800390039003900390039003900390039),
    .INIT_25(256'h0038003800380038003800380038003800380038003800380038003800380038),
    .INIT_26(256'h0037003700370037003700370037003700370037003800380038003800380038),
    .INIT_27(256'h0036003600360036003600370037003700370037003700370037003700370037),
    .INIT_28(256'h0035003500350036003600360036003600360036003600360036003600360036),
    .INIT_29(256'h0034003400340034003500350035003500350035003500350035003500350035),
    .INIT_2A(256'h0033003300330033003300330033003400340034003400340034003400340034),
    .INIT_2B(256'h0032003200320032003200320032003200320032003300330033003300330033),
    .INIT_2C(256'h0030003000300030003100310031003100310031003100310031003100310032),
    .INIT_2D(256'h002F002F002F002F002F002F002F002F002F002F003000300030003000300030),
    .INIT_2E(256'h002D002D002D002D002D002D002D002E002E002E002E002E002E002E002E002E),
    .INIT_2F(256'h002B002B002B002B002B002C002C002C002C002C002C002C002C002C002D002D),
    .INIT_30(256'h00290029002900290029002A002A002A002A002A002A002A002A002B002B002B),
    .INIT_31(256'h0027002700270027002700280028002800280028002800280028002900290029),
    .INIT_32(256'h0025002500250025002500250026002600260026002600260026002600270027),
    .INIT_33(256'h0022002300230023002300230023002300240024002400240024002400240025),
    .INIT_34(256'h0020002000200020002100210021002100210021002100220022002200220022),
    .INIT_35(256'h001D001E001E001E001E001E001E001F001F001F001F001F001F001F00200020),
    .INIT_36(256'h001B001B001B001B001B001C001C001C001C001C001C001D001D001D001D001D),
    .INIT_37(256'h001800180018001900190019001900190019001A001A001A001A001A001A001B),
    .INIT_38(256'h0015001600160016001600160016001700170017001700170017001800180018),
    .INIT_39(256'h0013001300130013001300130014001400140014001400140015001500150015),
    .INIT_3A(256'h0010001000100010001000110011001100110011001100120012001200120012),
    .INIT_3B(256'h000D000D000D000D000D000E000E000E000E000E000E000F000F000F000F000F),
    .INIT_3C(256'h000A000A000A000A000A000B000B000B000B000B000B000C000C000C000C000C),
    .INIT_3D(256'h0006000700070007000700070008000800080008000800090009000900090009),
    .INIT_3E(256'h0003000400040004000400040005000500050005000500060006000600060006),
    .INIT_3F(256'h0000000000010001000100010001000200020002000200020003000300030003),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[1] 
       (.ADDRARDADDR({\index1_reg_rep[9]__14 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[1] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[1]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[1] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[1]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFF44FF51FF5DFF6AFF76FF83FF8FFF9CFFA8FFB5FFC1FFCEFFDBFFE7FFF40000),
    .INIT_01(256'hFE7BFE88FE94FEA1FEADFEBAFEC7FED3FEE0FEECFEF9FF05FF12FF1FFF2BFF38),
    .INIT_02(256'hFDB2FDBEFDCBFDD8FDE4FDF1FDFDFE0AFE16FE23FE30FE3CFE49FE55FE62FE6F),
    .INIT_03(256'hFCE9FCF5FD02FD0EFD1BFD28FD34FD41FD4DFD5AFD66FD73FD80FD8CFD99FDA5),
    .INIT_04(256'hFC20FC2DFC39FC46FC52FC5FFC6BFC78FC85FC91FC9EFCAAFCB7FCC3FCD0FCDC),
    .INIT_05(256'hFB59FB66FB72FB7FFB8BFB97FBA4FBB0FBBDFBC9FBD6FBE2FBEFFBFBFC08FC14),
    .INIT_06(256'hFA94FAA0FAADFAB9FAC5FAD1FADEFAEAFAF6FB03FB0FFB1BFB28FB34FB41FB4D),
    .INIT_07(256'hF9D1F9DDF9E9F9F5FA01FA0EFA1AFA26FA32FA3EFA4AFA57FA63FA6FFA7BFA88),
    .INIT_08(256'hF910F91CF928F934F940F94CF958F964F970F97CF988F994F9A0F9ACF9B9F9C5),
    .INIT_09(256'hF853F85FF86AF876F882F88EF89AF8A5F8B1F8BDF8C9F8D5F8E1F8ECF8F8F904),
    .INIT_0A(256'hF799F7A5F7B0F7BCF7C7F7D3F7DEF7EAF7F6F801F80DF818F824F830F83BF847),
    .INIT_0B(256'hF6E4F6EFF6FAF705F711F71CF727F732F73EF749F755F760F76BF777F782F78E),
    .INIT_0C(256'hF633F63DF648F653F65EF669F674F67FF68AF696F6A1F6ACF6B7F6C2F6CDF6D8),
    .INIT_0D(256'hF587F591F59CF5A6F5B1F5BCF5C6F5D1F5DCF5E7F5F1F5FCF607F612F61DF628),
    .INIT_0E(256'hF4E0F4EAF4F4F4FFF509F513F51EF528F533F53DF547F552F55CF567F571F57C),
    .INIT_0F(256'hF43FF449F453F45DF467F471F47BF485F48FF499F4A3F4ADF4B7F4C1F4CCF4D6),
    .INIT_10(256'hF3A5F3AFF3B8F3C1F3CBF3D5F3DEF3E8F3F1F3FBF405F40EF418F422F42CF436),
    .INIT_11(256'hF312F31BF324F32DF336F33FF348F351F35AF364F36DF376F380F389F392F39C),
    .INIT_12(256'hF285F28EF296F29FF2A8F2B0F2B9F2C2F2CAF2D3F2DCF2E5F2EEF2F7F300F309),
    .INIT_13(256'hF200F208F210F219F221F229F231F239F242F24AF252F25BF263F26CF274F27D),
    .INIT_14(256'hF183F18BF192F19AF1A2F1A9F1B1F1B9F1C1F1C9F1D0F1D8F1E0F1E8F1F0F1F8),
    .INIT_15(256'hF10EF116F11DF124F12BF132F139F141F148F14FF156F15EF165F16DF174F17C),
    .INIT_16(256'hF0A2F0A9F0AFF0B6F0BDF0C3F0CAF0D1F0D7F0DEF0E5F0ECF0F3F0FAF100F107),
    .INIT_17(256'hF03FF045F04BF051F057F05DF063F069F070F076F07CF082F089F08FF095F09C),
    .INIT_18(256'hEFE5EFEAEFF0EFF5EFFBF000F006F00BF011F016F01CF022F028F02DF033F039),
    .INIT_19(256'hEF94EF99EF9EEFA3EFA7EFACEFB1EFB6EFBBEFC0EFC5EFCBEFD0EFD5EFDAEFE0),
    .INIT_1A(256'hEF4DEF51EF56EF5AEF5EEF62EF67EF6BEF6FEF74EF78EF7DEF82EF86EF8BEF8F),
    .INIT_1B(256'hEF10EF14EF17EF1BEF1FEF22EF26EF2AEF2DEF31EF35EF39EF3DEF41EF45EF49),
    .INIT_1C(256'hEEDDEEE0EEE3EEE6EEE9EEECEEEFEEF2EEF5EEF9EEFCEEFFEF03EF06EF09EF0D),
    .INIT_1D(256'hEEB5EEB7EEB9EEBCEEBEEEC0EEC3EEC5EEC8EECAEECDEED0EED2EED5EED8EEDA),
    .INIT_1E(256'hEE97EE98EE9AEE9BEE9DEE9FEEA1EEA3EEA4EEA6EEA8EEAAEEACEEAEEEB0EEB3),
    .INIT_1F(256'hEE83EE84EE85EE86EE87EE88EE89EE8AEE8CEE8DEE8EEE8FEE91EE92EE94EE95),
    .INIT_20(256'hEE7AEE7BEE7BEE7BEE7CEE7CEE7CEE7DEE7DEE7EEE7FEE7FEE80EE81EE81EE82),
    .INIT_21(256'hEE7DEE7CEE7CEE7BEE7BEE7BEE7AEE7AEE7AEE7AEE7AEE7AEE7AEE7AEE7AEE7A),
    .INIT_22(256'hEE89EE88EE87EE86EE85EE84EE83EE82EE82EE81EE80EE7FEE7FEE7EEE7EEE7D),
    .INIT_23(256'hEEA1EEA0EE9EEE9CEE9AEE99EE97EE96EE94EE93EE91EE90EE8EEE8DEE8CEE8B),
    .INIT_24(256'hEEC4EEC2EEBFEEBDEEBAEEB8EEB6EEB4EEB1EEAFEEADEEABEEA9EEA7EEA5EEA3),
    .INIT_25(256'hEEF2EEEFEEEBEEE8EEE5EEE2EEDFEEDCEEDAEED7EED4EED1EECFEECCEEC9EEC7),
    .INIT_26(256'hEF2AEF26EF23EF1FEF1BEF17EF14EF10EF0DEF09EF06EF02EEFFEEFCEEF8EEF5),
    .INIT_27(256'hEF6EEF69EF65EF60EF5CEF57EF53EF4FEF4BEF46EF42EF3EEF3AEF36EF32EF2E),
    .INIT_28(256'hEFBCEFB6EFB1EFACEFA7EFA2EF9DEF98EF93EF8EEF8AEF85EF80EF7BEF77EF72),
    .INIT_29(256'hF014F00EF009F003EFFDEFF7EFF2EFECEFE7EFE1EFDCEFD6EFD1EFCBEFC6EFC1),
    .INIT_2A(256'hF077F071F06AF064F05EF057F051F04BF044F03EF038F032F02CF026F020F01A),
    .INIT_2B(256'hF0E4F0DDF0D6F0CFF0C8F0C1F0BAF0B3F0ADF0A6F09FF098F092F08BF084F07E),
    .INIT_2C(256'hF15CF154F14CF145F13DF135F12EF126F11FF117F110F109F101F0FAF0F3F0EC),
    .INIT_2D(256'hF1DDF1D4F1CCF1C4F1BCF1B3F1ABF1A3F19BF193F18BF183F17BF173F16BF164),
    .INIT_2E(256'hF267F25EF256F24DF244F23BF232F22AF221F218F210F207F1FFF1F6F1EEF1E5),
    .INIT_2F(256'hF2FBF2F2F2E8F2DFF2D6F2CCF2C3F2BAF2B0F2A7F29EF295F28CF282F279F270),
    .INIT_30(256'hF398F38EF384F37AF370F366F35CF353F349F33FF335F32BF322F318F30EF305),
    .INIT_31(256'hF43EF433F429F41EF414F409F3FFF3F4F3EAF3E0F3D5F3CBF3C1F3B7F3ACF3A2),
    .INIT_32(256'hF4ECF4E1F4D5F4CAF4BFF4B4F4A9F49FF494F489F47EF473F468F45EF453F448),
    .INIT_33(256'hF5A1F596F58AF57FF573F568F55CF551F546F53AF52FF524F518F50DF502F4F7),
    .INIT_34(256'hF65FF653F647F63BF62FF623F617F60BF5FFF5F3F5E8F5DCF5D0F5C4F5B9F5AD),
    .INIT_35(256'hF723F717F70AF6FEF6F1F6E5F6D9F6CCF6C0F6B4F6A8F69BF68FF683F677F66B),
    .INIT_36(256'hF7EEF7E1F7D5F7C8F7BBF7AEF7A1F795F788F77BF76FF762F755F749F73CF730),
    .INIT_37(256'hF8C0F8B3F8A5F898F88BF87EF871F863F856F849F83CF82FF822F815F808F7FB),
    .INIT_38(256'hF997F989F97CF96EF961F953F946F938F92BF91DF910F902F8F5F8E8F8DAF8CD),
    .INIT_39(256'hFA73FA66FA58FA4AFA3CFA2EFA20FA12FA05F9F7F9E9F9DBF9CEF9C0F9B2F9A5),
    .INIT_3A(256'hFB55FB47FB38FB2AFB1CFB0EFB00FAF2FAE4FAD6FAC7FAB9FAABFA9DFA8FFA81),
    .INIT_3B(256'hFC3AFC2CFC1DFC0FFC01FBF2FBE4FBD5FBC7FBB9FBAAFB9CFB8EFB80FB71FB63),
    .INIT_3C(256'hFD24FD15FD06FCF8FCE9FCDAFCCCFCBDFCAFFCA0FC91FC83FC74FC66FC57FC49),
    .INIT_3D(256'hFE10FE01FDF3FDE4FDD5FDC6FDB7FDA8FD9AFD8BFD7CFD6DFD5FFD50FD41FD32),
    .INIT_3E(256'hFF00FEF1FEE2FED2FEC4FEB5FEA6FE97FE88FE79FE6AFE5BFE4CFE3DFE2EFE1F),
    .INIT_3F(256'hFFF1FFE2FFD3FFC3FFB4FFA5FF96FF87FF78FF69FF5AFF4BFF3CFF2DFF1EFF0F),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[20] 
       (.ADDRARDADDR({\index1_reg_rep[9]__27 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[20] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[20]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[20] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[20]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00E400D500C500B600A7009800890079006A005B004C003D002D001E000F0000),
    .INIT_01(256'h01D801C801B901AA019B018B017C016D015E014E013F013001210111010200F3),
    .INIT_02(256'h02CC02BC02AD029E028F027F0270026102520242023302240215020501F601E7),
    .INIT_03(256'h03C003B003A1039203830374036403550346033703270318030902F902EA02DB),
    .INIT_04(256'h04B304A40495048504760467045804490439042A041B040C03FD03ED03DE03CF),
    .INIT_05(256'h05A505960586057705680559054A053B052C051D050E04FF04EF04E004D104C2),
    .INIT_06(256'h06940685067706680659064A063B062C061D060E05FF05F005E105D205C305B4),
    .INIT_07(256'h0782077307640755074707380729071A070B06FC06EE06DF06D006C106B206A3),
    .INIT_08(256'h086C085D084E0840083108230814080607F707E807DA07CB07BC07AE079F0790),
    .INIT_09(256'h09520944093509270919090A08FC08EE08DF08D108C208B408A508970889087A),
    .INIT_0A(256'h0A340A260A180A0A09FC09EE09E009D109C309B509A70999098B097C096E0960),
    .INIT_0B(256'h0B110B030AF50AE80ADA0ACC0ABE0AB10AA30A950A870A790A6B0A5E0A500A42),
    .INIT_0C(256'h0BE80BDB0BCE0BC00BB30BA50B980B8B0B7D0B700B620B550B470B3A0B2C0B1E),
    .INIT_0D(256'h0CBA0CAD0CA00C930C860C790C6C0C5F0C520C450C370C2A0C1D0C100C030BF5),
    .INIT_0E(256'h0D850D780D6C0D5F0D520D460D390D2D0D200D130D070CFA0CED0CE00CD30CC7),
    .INIT_0F(256'h0E480E3C0E300E240E180E0C0E000DF40DE70DDB0DCF0DC30DB60DAA0D9D0D91),
    .INIT_10(256'h0F050EF90EED0EE20ED60ECB0EBF0EB30EA70E9C0E900E840E780E6C0E600E54),
    .INIT_11(256'h0FB90FAE0FA20F970F8C0F810F760F6B0F600F540F490F3E0F320F270F1B0F10),
    .INIT_12(256'h10641059104F1044103A102F1025101A100F10050FFA0FEF0FE40FD90FCE0FC4),
    .INIT_13(256'h110610FC10F210E910DF10D510CA10C010B610AC10A21098108D10831079106E),
    .INIT_14(256'h119F1196118D1183117A11701167115D1154114A11411137112D1124111A1110),
    .INIT_15(256'h122E1225121D1214120B120211FA11F111E811DF11D611CD11C411BB11B111A8),
    .INIT_16(256'h12B212AA12A2129A1292128A1282127A127112691261125812501248123F1236),
    .INIT_17(256'h132C1325131D1316130F1307130012F812F112E912E112DA12D212CA12C212BA),
    .INIT_18(256'h139B1394138D1387138013791372136C1365135E1357135013491342133A1333),
    .INIT_19(256'h13FE13F813F213EC13E613E013DA13D413CE13C713C113BB13B413AE13A813A1),
    .INIT_1A(256'h14551450144B14461440143B14361430142B14251420141A1415140F14091404),
    .INIT_1B(256'h14A0149C14981493148F148A14861481147C14781473146E14691464145F145A),
    .INIT_1C(256'h14DF14DC14D814D514D114CD14C914C514C114BD14B914B514B114AD14A914A5),
    .INIT_1D(256'h1512150F150C150915061503150014FD14FA14F714F414F014ED14EA14E614E3),
    .INIT_1E(256'h1537153615331531152F152D152B1529152615241521151F151C151A15171515),
    .INIT_1F(256'h1550154F154E154D154B154A154815471545154415421541153F153D153B1539),
    .INIT_20(256'h155C155C155B155B155A155A1559155815581557155615551554155315521551),
    .INIT_21(256'h155A155B155B155C155C155C155D155D155D155D155D155D155D155D155C155C),
    .INIT_22(256'h154C154D154E155015511552155315541555155615571557155815591559155A),
    .INIT_23(256'h15301532153415361538153A153C153E153F154115431544154615481549154A),
    .INIT_24(256'h15061509150C150F151215151517151A151D151F1522152415271529152B152E),
    .INIT_25(256'h14D014D314D714DB14DF14E214E614E914ED14F014F314F714FA14FD15001503),
    .INIT_26(256'h148C149014951499149E14A214A714AB14AF14B414B814BC14C014C414C814CC),
    .INIT_27(256'h143B14401445144B14501455145B14601465146A146F14741479147E14821487),
    .INIT_28(256'h13DC13E313E913EF13F513FB14011407140D14131419141F1424142A14301435),
    .INIT_29(256'h13711378137F1386138D1394139B13A213A813AF13B613BC13C313C913D013D6),
    .INIT_2A(256'h12F9130113091311131913201328132F1337133E1346134D1355135C1363136A),
    .INIT_2B(256'h1275127E1286128F129712A012A812B012B912C112C912D112D912E212EA12F2),
    .INIT_2C(256'h11E411EE11F71200120A1213121C1225122E1237124012491252125B1264126C),
    .INIT_2D(256'h11471152115C11661170117A1184118E119711A111AB11B511BE11C811D111DB),
    .INIT_2E(256'h109F10AA10B510BF10CA10D510DF10EA10F510FF110A1114111E11291133113D),
    .INIT_2F(256'h0FEB0FF71002100E101910241030103B10461052105D10681073107E10891094),
    .INIT_30(256'h0F2C0F380F440F510F5D0F690F750F810F8D0F990FA50FB00FBC0FC80FD40FDF),
    .INIT_31(256'h0E620E6F0E7C0E890E960EA20EAF0EBC0EC80ED50EE20EEE0EFB0F070F130F20),
    .INIT_32(256'h0D8E0D9C0DA90DB70DC40DD20DDF0DEC0DFA0E070E140E210E2E0E3B0E480E55),
    .INIT_33(256'h0CB10CBF0CCD0CDB0CE90CF70D050D130D210D2F0D3C0D4A0D580D660D730D81),
    .INIT_34(256'h0BCA0BD80BE70BF60C040C130C210C300C3E0C4D0C5B0C6A0C780C860C940CA3),
    .INIT_35(256'h0ADA0AE90AF80B070B170B260B350B440B530B620B710B800B8F0B9D0BAC0BBB),
    .INIT_36(256'h09E209F10A010A110A200A300A400A4F0A5F0A6E0A7E0A8D0A9D0AAC0ABB0ACB),
    .INIT_37(256'h08E208F2090209120922093309430953096309730983099309A209B209C209D2),
    .INIT_38(256'h07DB07EB07FC080C081D082E083E084F085F086F0880089008A108B108C108D1),
    .INIT_39(256'h06CD06DE06EF070007110722073307440754076507760787079807A807B907CA),
    .INIT_3A(256'h05B905CA05DC05ED05FF06100621063206440655066606770688069A06AB06BC),
    .INIT_3B(256'h04A004B204C304D504E704F8050A051C052D053F0550056205730585059605A8),
    .INIT_3C(256'h0382039403A603B803CA03DC03EE040004120423043504470459046B047C048E),
    .INIT_3D(256'h026002720284029702A902BB02CD02DF02F1030403160328033A034C035E0370),
    .INIT_3E(256'h013B014D016001720184019701A901BB01CE01E001F2020502170229023C024E),
    .INIT_3F(256'h001300250038004A005D006F0082009400A700B900CC00DE00F1010301160128),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[21] 
       (.ADDRARDADDR({\index1_reg_rep[9]__47 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[21] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[21]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[21] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[21]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFEE8FEFBFF0EFF20FF33FF46FF58FF6BFF7EFF90FFA3FFB6FFC8FFDBFFED0000),
    .INIT_01(256'hFDBDFDD0FDE3FDF5FE08FE1BFE2DFE40FE53FE66FE78FE8BFE9EFEB0FEC3FED6),
    .INIT_02(256'hFC91FCA4FCB6FCC9FCDCFCEFFD02FD14FD27FD3AFD4DFD5FFD72FD85FD98FDAA),
    .INIT_03(256'hFB65FB78FB8BFB9DFBB0FBC3FBD5FBE8FBFBFC0EFC20FC33FC46FC59FC6BFC7E),
    .INIT_04(256'hFA3AFA4DFA5FFA72FA85FA97FAAAFABDFACFFAE2FAF5FB07FB1AFB2DFB40FB52),
    .INIT_05(256'hF910F923F936F948F95BF96DF980F992F9A5F9B8F9CAF9DDF9EFFA02FA15FA27),
    .INIT_06(256'hF7E9F7FCF80EF820F833F845F858F86AF87DF88FF8A1F8B4F8C6F8D9F8EBF8FE),
    .INIT_07(256'hF6C5F6D7F6E9F6FCF70EF720F732F744F757F769F77BF78EF7A0F7B2F7C5F7D7),
    .INIT_08(256'hF5A5F5B6F5C8F5DAF5ECF5FEF610F622F634F646F658F66AF67DF68FF6A1F6B3),
    .INIT_09(256'hF489F49AF4ACF4BDF4CFF4E1F4F3F504F516F528F53AF54BF55DF56FF581F593),
    .INIT_0A(256'hF372F383F394F3A6F3B7F3C8F3DAF3EBF3FDF40EF41FF431F442F454F465F477),
    .INIT_0B(256'hF261F272F283F294F2A5F2B6F2C7F2D8F2E9F2FAF30BF31CF32DF33EF34FF361),
    .INIT_0C(256'hF157F167F178F188F199F1A9F1BAF1CAF1DBF1ECF1FCF20DF21EF22EF23FF250),
    .INIT_0D(256'hF054F064F074F084F094F0A4F0B4F0C4F0D4F0E4F0F5F105F115F125F136F146),
    .INIT_0E(256'hEF59EF68EF77EF87EF97EFA6EFB6EFC5EFD5EFE5EFF5F004F014F024F034F044),
    .INIT_0F(256'hEE66EE75EE84EE93EEA2EEB1EEC0EECFEEDEEEEDEEFDEF0CEF1BEF2AEF3AEF49),
    .INIT_10(256'hED7DED8BED9AEDA8EDB6EDC5EDD3EDE2EDF0EDFFEE0EEE1CEE2BEE3AEE48EE57),
    .INIT_11(256'hEC9EECABECB9ECC7ECD4ECE2ECF0ECFEED0CED1AED28ED36ED44ED52ED60ED6F),
    .INIT_12(256'hEBC9EBD6EBE3EBF0EBFDEC0AEC17EC25EC32EC3FEC4DEC5AEC67EC75EC82EC90),
    .INIT_13(256'hEAFFEB0BEB18EB24EB30EB3DEB49EB56EB63EB6FEB7CEB89EB95EBA2EBAFEBBC),
    .INIT_14(256'hEA41EA4DEA58EA64EA6FEA7BEA87EA93EA9FEAAAEAB6EAC2EACEEADBEAE7EAF3),
    .INIT_15(256'hE98FE99AE9A5E9B0E9BAE9C5E9D0E9DBE9E6E9F2E9FDEA08EA13EA1FEA2AEA36),
    .INIT_16(256'hE8EAE8F4E8FEE908E912E91CE926E931E93BE945E950E95AE965E96FE97AE984),
    .INIT_17(256'hE852E85BE864E86DE877E880E889E893E89CE8A6E8AFE8B9E8C3E8CCE8D6E8E0),
    .INIT_18(256'hE7C7E7D0E7D8E7E0E7E9E7F1E7FAE802E80BE814E81CE825E82EE837E840E849),
    .INIT_19(256'hE74BE752E75AE761E769E770E778E780E788E78FE797E79FE7A7E7AFE7B7E7BF),
    .INIT_1A(256'hE6DDE6E4E6EAE6F1E6F7E6FEE705E70CE712E719E720E727E72EE735E73DE744),
    .INIT_1B(256'hE67EE684E689E68FE695E69AE6A0E6A6E6ACE6B2E6B8E6BEE6C4E6CAE6D1E6D7),
    .INIT_1C(256'hE62EE633E637E63CE641E646E64AE64FE654E659E65EE664E669E66EE673E679),
    .INIT_1D(256'hE5EEE5F1E5F5E5F9E5FDE600E604E608E60CE610E614E619E61DE621E625E62A),
    .INIT_1E(256'hE5BDE5C0E5C2E5C5E5C8E5CBE5CEE5D1E5D4E5D7E5DAE5DDE5E0E5E4E5E7E5EA),
    .INIT_1F(256'hE59DE59EE5A0E5A1E5A3E5A5E5A7E5A9E5ABE5ADE5AFE5B1E5B4E5B6E5B8E5BB),
    .INIT_20(256'hE58CE58CE58DE58EE58FE58FE590E591E592E593E594E596E597E598E59AE59B),
    .INIT_21(256'hE58CE58BE58BE58AE58AE58AE58AE58AE58AE58AE58AE58AE58AE58BE58BE58B),
    .INIT_22(256'hE59CE59AE599E597E596E595E594E593E592E591E590E58FE58EE58DE58DE58C),
    .INIT_23(256'hE5BCE5BAE5B7E5B5E5B3E5B0E5AEE5ACE5AAE5A8E5A6E5A4E5A2E5A1E59FE59D),
    .INIT_24(256'hE5EDE5EAE5E6E5E3E5E0E5DCE5D9E5D6E5D3E5D0E5CDE5CAE5C7E5C4E5C2E5BF),
    .INIT_25(256'hE62FE62BE626E622E61DE619E615E610E60CE608E604E600E5FCE5F9E5F5E5F1),
    .INIT_26(256'hE681E67CE676E671E66BE666E661E65BE656E651E64CE647E642E63DE638E634),
    .INIT_27(256'hE6E4E6DDE6D7E6D0E6CAE6C3E6BDE6B7E6B1E6AAE6A4E69EE698E693E68DE687),
    .INIT_28(256'hE757E74FE747E740E738E731E72AE722E71BE714E70DE706E6FFE6F8E6F1E6EB),
    .INIT_29(256'hE7DAE7D1E7C8E7C0E7B7E7AFE7A7E79EE796E78EE786E77EE776E76EE766E75E),
    .INIT_2A(256'hE86CE863E859E850E846E83DE834E82AE821E818E80FE806E7FDE7F4E7EBE7E2),
    .INIT_2B(256'hE90FE904E8FAE8EFE8E5E8DBE8D0E8C6E8BCE8B2E8A8E89EE894E88AE880E876),
    .INIT_2C(256'hE9C1E9B5E9AAE99EE993E988E97DE971E966E95BE950E945E93AE92FE924E91A),
    .INIT_2D(256'hEA82EA76EA69EA5DEA50EA44EA38EA2CEA20EA14EA08E9FCE9F0E9E4E9D8E9CD),
    .INIT_2E(256'hEB52EB44EB37EB2AEB1DEB0FEB02EAF5EAE8EADBEACEEAC1EAB5EAA8EA9BEA8F),
    .INIT_2F(256'hEC30EC22EC13EC05EBF7EBE9EBDBEBCDEBBFEBB1EBA4EB96EB88EB7AEB6DEB5F),
    .INIT_30(256'hED1CED0DECFEECEFECE0ECD1ECC2ECB3ECA4EC96EC87EC78EC6AEC5BEC4DEC3E),
    .INIT_31(256'hEE15EE05EDF6EDE6EDD6EDC6EDB6EDA7ED97ED88ED78ED69ED59ED4AED3AED2B),
    .INIT_32(256'hEF1CEF0BEEFAEEEAEED9EEC8EEB8EEA8EE97EE87EE76EE66EE56EE46EE36EE25),
    .INIT_33(256'hF02FF01DF00CEFFAEFE9EFD7EFC6EFB5EFA4EF93EF81EF70EF5FEF4EEF3EEF2D),
    .INIT_34(256'hF14DF13BF129F117F105F0F2F0E0F0CEF0BCF0ABF099F087F075F063F052F040),
    .INIT_35(256'hF277F264F251F23EF22CF219F206F1F3F1E1F1CEF1BCF1A9F197F184F172F160),
    .INIT_36(256'hF3ABF398F384F371F35DF34AF337F323F310F2FDF2EAF2D6F2C3F2B0F29DF28A),
    .INIT_37(256'hF4EAF4D6F4C1F4ADF499F485F471F45DF449F436F422F40EF3FAF3E6F3D3F3BF),
    .INIT_38(256'hF631F61DF608F5F3F5DFF5CAF5B5F5A1F58CF578F564F54FF53BF527F512F4FE),
    .INIT_39(256'hF781F76CF757F742F72DF717F702F6EDF6D8F6C3F6AEF699F685F670F65BF646),
    .INIT_3A(256'hF8D9F8C3F8AEF898F883F86DF857F842F82CF817F801F7ECF7D7F7C1F7ACF797),
    .INIT_3B(256'hFA38FA22FA0CF9F6F9E0F9CAF9B4F99EF988F972F95CF946F930F91AF905F8EF),
    .INIT_3C(256'hFB9DFB86FB70FB5AFB43FB2DFB16FB00FAEAFAD3FABDFAA7FA91FA7AFA64FA4E),
    .INIT_3D(256'hFD07FCF0FCDAFCC3FCACFC96FC7FFC68FC51FC3BFC24FC0EFBF7FBE0FBCAFBB3),
    .INIT_3E(256'hFE76FE5FFE48FE31FE1AFE03FDECFDD5FDBEFDA7FD90FD79FD63FD4CFD35FD1E),
    .INIT_3F(256'hFFE9FFD1FFBAFFA3FF8CFF75FF5DFF46FF2FFF18FF01FEEAFED2FEBBFEA4FE8D),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[22] 
       (.ADDRARDADDR({\index1_reg_rep[9]__8 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[22] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[22]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[22] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[22]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h015E0147012F0118010100E900D200BA00A3008C0074005D0046002F00170000),
    .INIT_01(256'h02D602BE02A7028F0278026002490231021A020201EB01D301BC01A4018D0176),
    .INIT_02(256'h044E0436041F040703F003D803C103A90392037A0363034B0334031C030502ED),
    .INIT_03(256'h05C705AF059705800568055105390522050A04F304DB04C404AC0495047D0465),
    .INIT_04(256'h073E0727070F06F806E106C906B2069A0683066B0654063C0625060D05F605DE),
    .INIT_05(256'h08B5089D0886086F085708400828081107FA07E207CB07B4079C0785076D0756),
    .INIT_06(256'h0A280A1109FA09E309CC09B4099D0986096F095809400929091208FA08E308CC),
    .INIT_07(256'h0B980B810B6B0B540B3D0B260B0F0AF80AE10ACA0AB30A9C0A850A6D0A560A3F),
    .INIT_08(256'h0D040CED0CD70CC00CAA0C930C7C0C660C4F0C380C210C0A0BF40BDD0BC60BAF),
    .INIT_09(256'h0E6B0E540E3E0E280E110DFB0DE50DCE0DB80DA20D8B0D750D5E0D480D310D1B),
    .INIT_0A(256'h0FCB0FB50F9F0F890F730F5D0F470F310F1B0F050EEF0ED90EC30EAD0E970E81),
    .INIT_0B(256'h1124110F10F910E410CE10B910A3108E10781063104D10371022100C0FF60FE1),
    .INIT_0C(256'h12751260124B12361222120D11F811E311CD11B811A3118E11791164114E1139),
    .INIT_0D(256'h13BD13A913951380136C13581343132F131A130612F112DD12C812B3129F128A),
    .INIT_0E(256'h14FC14E814D514C114AD149914861472145E144A14361422140E13FA13E613D2),
    .INIT_0F(256'h1630161D160A15F715E415D115BE15AA159715841571155D154A15361523150F),
    .INIT_10(256'h1758174617341722170F16FD16EB16D816C616B316A0168E167B166816561643),
    .INIT_11(256'h1875186418521841182F181D180C17FA17E817D617C517B317A1178F177D176B),
    .INIT_12(256'h1984197419631953194219311920190F18FE18ED18DC18CB18BA18A918981886),
    .INIT_13(256'h1A861A761A671A571A471A371A271A171A0719F719E719D619C619B619A51995),
    .INIT_14(256'h1B791B6B1B5C1B4D1B3E1B2F1B201B111B021AF21AE31AD41AC41AB51AA51A96),
    .INIT_15(256'h1C5E1C501C421C341C261C181C0A1BFC1BED1BDF1BD11BC21BB41BA51B971B88),
    .INIT_16(256'h1D321D251D181D0B1CFE1CF11CE41CD71CCA1CBC1CAF1CA21C941C871C791C6B),
    .INIT_17(256'h1DF61DEA1DDE1DD21DC61DBA1DAE1DA21D961D8A1D7D1D711D641D581D4B1D3F),
    .INIT_18(256'h1EA91E9E1E931E881E7E1E731E681E5D1E511E461E3B1E301E241E191E0D1E02),
    .INIT_19(256'h1F4A1F401F371F2D1F231F191F101F061EFC1EF11EE71EDD1ED31EC81EBE1EB3),
    .INIT_1A(256'h1FD91FD11FC81FC01FB71FAE1FA61F9D1F941F8B1F821F791F6F1F661F5D1F53),
    .INIT_1B(256'h2055204E204720402038203120292021201A2012200A20021FFA1FF21FEA1FE1),
    .INIT_1C(256'h20BF20B920B320AD20A620A0209A2093208D2086207F20782072206B2064205D),
    .INIT_1D(256'h21152110210B2106210120FC20F720F220EC20E720E120DC20D620D020CB20C5),
    .INIT_1E(256'h215721532150214C214821442140213C213821342130212C21272123211E2119),
    .INIT_1F(256'h218521822180217E217B2179217621732170216D216A216721642161215E215A),
    .INIT_20(256'h219E219D219C219B219A219821972196219421922191218F218D218B21892187),
    .INIT_21(256'h21A321A321A321A421A421A421A421A321A321A321A221A221A121A121A0219F),
    .INIT_22(256'h21932195219621982199219A219B219D219E219F219F21A021A121A221A221A3),
    .INIT_23(256'h216E2171217421762179217C217E2181218321852187218A218C218E218F2191),
    .INIT_24(256'h21342138213C214021442148214C215021532157215B215E216121652168216B),
    .INIT_25(256'h20E520EA20F020F520FA21002105210A210F21142119211D21222127212B212F),
    .INIT_26(256'h20802087208E2095209B20A220A820AF20B520BB20C220C820CE20D320D920DF),
    .INIT_27(256'h2007200F201720202027202F2037203F2046204E2055205D2064206B20722079),
    .INIT_28(256'h1F791F831F8C1F951F9F1FA81FB11FBA1FC31FCC1FD41FDD1FE61FEE1FF71FFF),
    .INIT_29(256'h1ED61EE11EEC1EF61F011F0B1F161F201F2A1F341F3E1F481F521F5C1F661F70),
    .INIT_2A(256'h1E1F1E2B1E371E431E4F1E5A1E661E721E7D1E891E941E9F1EAA1EB51EC01ECB),
    .INIT_2B(256'h1D531D611D6E1D7B1D881D951DA21DAF1DBC1DC81DD51DE21DEE1DFA1E071E13),
    .INIT_2C(256'h1C741C831C911C9F1CAE1CBC1CCA1CD81CE61CF41D021D101D1D1D2B1D391D46),
    .INIT_2D(256'h1B811B911BA01BB01BC01BCF1BDE1BEE1BFD1C0C1C1B1C2A1C391C481C571C65),
    .INIT_2E(256'h1A7B1A8C1A9D1AAE1ABE1ACF1AE01AF01B001B111B211B311B411B511B611B71),
    .INIT_2F(256'h196219741986199819AA19BC19CE19DF19F11A021A141A251A371A481A591A6A),
    .INIT_30(256'h1838184B185E18711884189718AA18BC18CF18E218F419071919192C193E1950),
    .INIT_31(256'h16FB170F17241738174C176017741788179B17AF17C317D717EA17FE18111824),
    .INIT_32(256'h15AE15C315D815EE16031618162D16421657166B1680169516A916BE16D216E7),
    .INIT_33(256'h14501467147D149314A914BF14D514EB15011517152D15421558156E15831598),
    .INIT_34(256'h12E312FA1312132913401357136E1385139C13B213C913E013F6140D1423143A),
    .INIT_35(256'h1167117F119711AF11C711DF11F7120F1227123F1256126E1285129D12B412CC),
    .INIT_36(256'h0FDD0FF6100F10281041105A1072108B10A410BC10D510ED1106111E1137114F),
    .INIT_37(256'h0E460E600E790E930EAD0EC60EE00EF90F130F2C0F460F5F0F780F920FAB0FC4),
    .INIT_38(256'h0CA20CBD0CD70CF20D0C0D260D410D5B0D750D900DAA0DC40DDE0DF80E120E2C),
    .INIT_39(256'h0AF30B0E0B290B450B600B7B0B960BB10BCC0BE70C020C1D0C370C520C6D0C87),
    .INIT_3A(256'h093909550971098D09A909C409E009FC0A170A330A4F0A6A0A850AA10ABC0AD8),
    .INIT_3B(256'h0776079307AF07CB07E808040820083D08590875089108AD08C908E50901091D),
    .INIT_3C(256'h05AA05C705E40601061E063B06580674069106AE06CB06E707040721073D075A),
    .INIT_3D(256'h03D703F40412042F044D046A048704A404C204DF04FC0519053605530570058D),
    .INIT_3E(256'h01FD021B023902570274029202B002CD02EB0308032603440361037F039C03BA),
    .INIT_3F(256'h001E003C005A0078009600B400D200F0010E012C014A0168018601A401C201DF),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[23] 
       (.ADDRARDADDR({\index1_reg_rep[9]__31 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[23] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[23]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[23] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[23]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFE3BFE59FE77FE96FEB4FED2FEF0FF0FFF2DFF4BFF69FF87FFA6FFC4FFE20000),
    .INIT_01(256'hFC54FC73FC91FCAFFCCEFCECFD0BFD29FD48FD66FD84FDA3FDC1FDE0FDFEFE1C),
    .INIT_02(256'hFA6BFA8AFAA9FAC7FAE6FB04FB23FB41FB60FB7EFB9DFBBBFBDAFBF9FC17FC36),
    .INIT_03(256'hF882F8A0F8BFF8DEF8FCF91BF939F958F977F995F9B4F9D2F9F1FA10FA2EFA4D),
    .INIT_04(256'hF699F6B7F6D6F6F4F713F731F750F76FF78DF7ACF7CAF7E9F807F826F845F863),
    .INIT_05(256'hF4B1F4CFF4EEF50CF52BF549F567F586F5A4F5C3F5E1F600F61EF63DF65BF67A),
    .INIT_06(256'hF2CCF2EAF308F326F345F363F381F3A0F3BEF3DCF3FAF419F437F456F474F492),
    .INIT_07(256'hF0EAF108F126F144F162F180F19EF1BCF1DAF1F9F217F235F253F271F28FF2AD),
    .INIT_08(256'hEF0EEF2CEF49EF67EF85EFA2EFC0EFDEEFFCF019F037F055F073F091F0AFF0CC),
    .INIT_09(256'hED38ED55ED72ED90EDADEDCAEDE7EE05EE22EE40EE5DEE7AEE98EEB5EED3EEF0),
    .INIT_0A(256'hEB69EB86EBA3EBBFEBDCEBF9EC16EC33EC50EC6DEC8AECA7ECC4ECE1ECFEED1B),
    .INIT_0B(256'hE9A3E9BFE9DBE9F8EA14EA30EA4CEA69EA85EAA2EABEEADAEAF7EB13EB30EB4D),
    .INIT_0C(256'hE7E7E802E81EE839E855E871E88CE8A8E8C4E8E0E8FBE917E933E94FE96BE987),
    .INIT_0D(256'hE635E650E66BE686E6A1E6BCE6D7E6F2E70DE728E743E75EE779E795E7B0E7CB),
    .INIT_0E(256'hE490E4AAE4C4E4DEE4F8E512E52CE547E561E57BE596E5B0E5CBE5E5E600E61B),
    .INIT_0F(256'hE2F8E311E32AE343E35CE376E38FE3A8E3C2E3DCE3F5E40FE429E442E45CE476),
    .INIT_10(256'hE16DE186E19EE1B6E1CFE1E7E200E218E231E249E262E27BE294E2ADE2C5E2DE),
    .INIT_11(256'hDFF3E00AE021E039E050E067E07FE096E0AEE0C6E0DEE0F5E10DE125E13DE155),
    .INIT_12(256'hDE88DE9FDEB5DECBDEE1DEF8DF0EDF25DF3BDF52DF69DF80DF97DFAEDFC5DFDC),
    .INIT_13(256'hDD2FDD44DD5ADD6FDD84DD99DDAFDDC4DDDADDEFDE05DE1BDE30DE46DE5CDE72),
    .INIT_14(256'hDBE9DBFDDC11DC25DC39DC4DDC61DC75DC8ADC9EDCB3DCC7DCDCDCF1DD06DD1A),
    .INIT_15(256'hDAB6DAC8DADBDAEEDB00DB13DB26DB39DB4DDB60DB73DB87DB9ADBAEDBC1DBD5),
    .INIT_16(256'hD997D9A8D9B9D9CBD9DCD9EEDA00DA12DA23DA35DA47DA5ADA6CDA7EDA91DAA3),
    .INIT_17(256'hD88DD89DD8ADD8BDD8CDD8DDD8EED8FED90FD920D930D941D952D963D974D985),
    .INIT_18(256'hD799D7A7D7B6D7C5D7D4D7E3D7F2D801D810D81FD82FD83ED84ED85DD86DD87D),
    .INIT_19(256'hD6BCD6C9D6D6D6E3D6F1D6FED70CD719D727D735D743D751D75FD76ED77CD78A),
    .INIT_1A(256'hD5F6D602D60DD619D625D631D63DD649D656D662D66FD67BD688D695D6A2D6AF),
    .INIT_1B(256'hD549D553D55DD567D572D57CD587D591D59CD5A7D5B2D5BDD5C8D5D4D5DFD5EA),
    .INIT_1C(256'hD4B4D4BDD4C5D4CED4D7D4E0D4E9D4F2D4FBD504D50ED517D521D52BD535D53F),
    .INIT_1D(256'hD439D440D447D44ED455D45DD464D46CD473D47BD483D48BD493D49BD4A3D4AC),
    .INIT_1E(256'hD3D8D3DDD3E3D3E8D3EED3F3D3F9D3FFD405D40BD411D418D41ED425D42BD432),
    .INIT_1F(256'hD391D395D399D39CD3A0D3A4D3A9D3ADD3B1D3B6D3BAD3BFD3C4D3C9D3CED3D3),
    .INIT_20(256'hD365D367D369D36CD36ED370D373D375D378D37BD37ED381D384D387D38AD38E),
    .INIT_21(256'hD355D355D356D356D357D357D358D359D35AD35BD35CD35DD35FD360D362D364),
    .INIT_22(256'hD360D35FD35DD35CD35BD35AD359D358D357D357D356D356D355D355D355D355),
    .INIT_23(256'hD387D384D381D37ED37BD378D375D373D370D36ED36CD369D367D365D364D362),
    .INIT_24(256'hD3CAD3C5D3C0D3BCD3B7D3B2D3AED3A9D3A5D3A1D39DD399D395D392D38ED38B),
    .INIT_25(256'hD429D423D41CD415D40FD409D402D3FCD3F6D3F0D3EBD3E5D3DFD3DAD3D5D3CF),
    .INIT_26(256'hD4A5D49CD494D48BD483D47BD473D46BD464D45CD454D44DD446D43ED437D430),
    .INIT_27(256'hD53CD532D528D51ED514D50AD500D4F6D4EDD4E4D4DAD4D1D4C8D4BFD4B6D4AD),
    .INIT_28(256'hD5F0D5E4D5D8D5CCD5C0D5B5D5A9D59ED593D587D57CD571D567D55CD551D547),
    .INIT_29(256'hD6BFD6B2D6A4D696D689D67CD66ED661D654D647D63AD62ED621D615D608D5FC),
    .INIT_2A(256'hD7ABD79BD78CD77DD76DD75ED74FD740D732D723D714D706D6F8D6E9D6DBD6CD),
    .INIT_2B(256'hD8B2D8A0D88FD87ED86DD85DD84CD83BD82BD81AD80AD7FAD7EAD7DAD7CAD7BA),
    .INIT_2C(256'hD9D4D9C1D9AED99BD989D976D964D951D93FD92DD91BD909D8F8D8E6D8D4D8C3),
    .INIT_2D(256'hDB10DAFCDAE7DAD3DABFDAAADA96DA82DA6FDA5BDA47DA34DA20DA0DD9FAD9E7),
    .INIT_2E(256'hDC67DC51DC3BDC25DC0FDBF9DBE3DBCEDBB8DBA3DB8EDB78DB63DB4EDB3ADB25),
    .INIT_2F(256'hDDD8DDC0DDA8DD91DD79DD62DD4ADD33DD1CDD05DCEEDCD7DCC1DCAADC94DC7D),
    .INIT_30(256'hDF61DF48DF2FDF16DEFCDEE4DECBDEB2DE99DE81DE68DE50DE38DE1FDE07DDEF),
    .INIT_31(256'hE103E0E8E0CEE0B3E098E07EE064E049E02FE015DFFBDFE1DFC7DFAEDF94DF7B),
    .INIT_32(256'hE2BDE2A1E284E268E24CE230E215E1F9E1DDE1C2E1A6E18BE16FE154E139E11E),
    .INIT_33(256'hE48DE470E452E435E417E3FAE3DDE3BFE3A2E385E368E34CE32FE312E2F6E2D9),
    .INIT_34(256'hE674E655E636E617E5F8E5DAE5BBE59CE57EE560E541E523E505E4E7E4C9E4AB),
    .INIT_35(256'hE870E84FE82FE80FE7EFE7CFE7AFE78FE76FE750E730E710E6F1E6D2E6B2E693),
    .INIT_36(256'hEA7FEA5EEA3CEA1BE9FAE9D8E9B7E996E975E954E933E912E8F2E8D1E8B0E890),
    .INIT_37(256'hECA2EC7FEC5DEC3AEC18EBF5EBD3EBB1EB8EEB6CEB4AEB28EB06EAE4EAC3EAA1),
    .INIT_38(256'hEED7EEB3EE8FEE6BEE48EE24EE01EDDDEDBAED97ED74ED51ED2EED0BECE8ECC5),
    .INIT_39(256'hF11CF0F7F0D3F0AEF089F065F040F01CEFF7EFD3EFAFEF8BEF66EF42EF1EEEFA),
    .INIT_3A(256'hF371F34BF326F300F2DAF2B5F28FF26AF245F21FF1FAF1D5F1B0F18BF166F141),
    .INIT_3B(256'hF5D4F5AEF587F561F53AF514F4EEF4C7F4A1F47BF455F42FF409F3E3F3BDF397),
    .INIT_3C(256'hF845F81EF7F6F7CFF7A8F780F759F732F70BF6E4F6BDF696F66FF649F622F5FB),
    .INIT_3D(256'hFAC1FA99FA71FA49FA21F9F9F9D1F9A9F982F95AF932F90BF8E3F8BBF894F86C),
    .INIT_3E(256'hFD47FD1FFCF6FCCEFCA5FC7CFC54FC2BFC03FBDBFBB2FB8AFB62FB39FB11FAE9),
    .INIT_3F(256'hFFD7FFAEFF84FF5BFF32FF09FEE0FEB7FE8EFE65FE3CFE13FDEBFDC2FD99FD70),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[24] 
       (.ADDRARDADDR({\index1_reg_rep[9]__16 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[24] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[24]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[24] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[24]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h026E0244021A01F101C7019E0174014B012100F800CF00A5007C005300290000),
    .INIT_01(256'h050A04E004B6048C04630439040F03E503BB03910368033E031402EB02C10297),
    .INIT_02(256'h07AB07810757072D070306D906AF0684065A0630060605DC05B20588055E0534),
    .INIT_03(256'h0A4F0A2509FB09D009A6097C0952092708FD08D308A9087E0854082A080007D6),
    .INIT_04(256'h0CF50CCA0CA00C760C4B0C210BF70BCC0BA20B780B4D0B230AF90ACE0AA40A7A),
    .INIT_05(256'h0F9A0F6F0F450F1B0EF00EC60E9C0E720E470E1D0DF30DC80D9E0D740D490D1F),
    .INIT_06(256'h123D121311E811BE1194116A1140111610EB10C11097106D104310180FEE0FC4),
    .INIT_07(256'h14DC14B21488145F1435140B13E113B7138D13631339130F12E512BB12911267),
    .INIT_08(256'h1777174D172416FA16D116A7167D1654162A160015D715AD1583155A15301506),
    .INIT_09(256'h1A0A19E119B8198F1966193D191418EA18C11898186F1845181C17F317C917A0),
    .INIT_0A(256'h1C951C6D1C441C1C1BF31BCB1BA21B791B511B281AFF1AD71AAE1A851A5C1A33),
    .INIT_0B(256'h1F161EEE1EC71E9F1E771E4F1E271DFF1DD71DAF1D871D5F1D361D0E1CE61CBE),
    .INIT_0C(256'h218B2165213E211620EF20C820A1207A2052202B20041FDC1FB51F8D1F661F3E),
    .INIT_0D(256'h23F323CD23A72381235B2334230E22E822C1229B2274224D2227220021D921B2),
    .INIT_0E(256'h264C2627260225DD25B82592256D2547252224FC24D724B1248B2465243F2419),
    .INIT_0F(256'h28952871284D2828280427E027BC27972773274E2729270526E026BB26962671),
    .INIT_10(256'h2ACB2AA82A852A622A3F2A1C29F929D529B2298F296B29482924290028DC28B9),
    .INIT_11(256'h2CED2CCC2CAA2C882C662C452C232C012BDE2BBC2B9A2B782B552B332B102AED),
    .INIT_12(256'h2EFA2EDA2EBA2E992E792E592E382E172DF62DD62DB52D942D722D512D302D0F),
    .INIT_13(256'h30F130D230B3309430753056303730182FF82FD92FB92F9A2F7A2F5A2F3A2F1A),
    .INIT_14(256'h32CF32B232943277325A323C321E320131E331C531A73189316A314C312E310F),
    .INIT_15(256'h34933478345C34403425340933ED33D033B43398337B335F33423326330932EC),
    .INIT_16(256'h363D3623360935EF35D535BB35A03586356B35513536351B350034E534CA34AF),
    .INIT_17(256'h37CA37B2379A3781376937513738371F370736EE36D536BC36A3368936703656),
    .INIT_18(256'h39393923390D38F638E038C938B3389C3885386E385738403828381137F937E1),
    .INIT_19(256'h3A893A753A613A4D3A383A233A0F39FA39E539D039BB39A53990397A3965394F),
    .INIT_1A(256'h3BB93BA73B953B833B703B5E3B4B3B383B253B123AFF3AEC3AD83AC53AB13A9D),
    .INIT_1B(256'h3CC83CB83CA83C983C883C773C673C563C453C343C233C123C003BEF3BDD3BCB),
    .INIT_1C(256'h3DB53DA73D993D8B3D7D3D6F3D603D523D433D343D253D163D073CF73CE83CD8),
    .INIT_1D(256'h3E7E3E733E673E5B3E4F3E433E373E2B3E1E3E113E053DF83DEB3DDD3DD03DC3),
    .INIT_1E(256'h3F233F1A3F113F073EFD3EF43EEA3EE03ED53ECB3EC03EB63EAB3EA03E953E8A),
    .INIT_1F(256'h3FA33F9C3F953F8E3F873F7F3F783F703F683F603F583F4F3F473F3E3F353F2C),
    .INIT_20(256'h3FFD3FF93FF43FEF3FEA3FE53FE03FDA3FD53FCF3FC93FC33FBD3FB73FB03FAA),
    .INIT_21(256'h4030402E402C402A402740254022401F401C401840154011400E400A40064001),
    .INIT_22(256'h403D403D403D403D403D403D403D403C403B403B403A40394037403640344032),
    .INIT_23(256'h4021402440274029402C402E4030403240344035403740384039403A403B403C),
    .INIT_24(256'h3FDD3FE23FE83FED3FF23FF63FFB400040044008400C401040144017401B401E),
    .INIT_25(256'h3F703F783F803F883F8F3F973F9E3FA53FAC3FB23FB93FBF3FC63FCC3FD23FD7),
    .INIT_26(256'h3EDB3EE53EF03EFA3F043F0E3F183F213F2B3F343F3D3F463F4F3F573F603F68),
    .INIT_27(256'h3E1C3E293E363E433E4F3E5C3E683E743E803E8C3E983EA33EAF3EBA3EC53ED0),
    .INIT_28(256'h3D343D433D533D623D723D813D903D9E3DAD3DBB3DCA3DD83DE63DF33E013E0E),
    .INIT_29(256'h3C223C353C473C593C6A3C7C3C8E3C9F3CB03CC13CD23CE33CF33D043D143D24),
    .INIT_2A(256'h3AE83AFC3B113B263B3A3B4E3B623B763B8A3B9E3BB13BC43BD73BEA3BFD3C10),
    .INIT_2B(256'h3984399B39B339CA39E139F73A0E3A253A3B3A513A673A7D3A923AA83ABD3AD3),
    .INIT_2C(256'h37F73811382B3845385E3878389138AA38C338DB38F4390C3924393D3954396C),
    .INIT_2D(256'h3642365F367B369736B336CF36EB37063722373D37583773378E37A837C337DD),
    .INIT_2E(256'h3465348434A334C134E034FE351D353B35593576359435B135CF35EC36093625),
    .INIT_2F(256'h3260328232A332C432E53306332733473368338833A833C833E7340734273446),
    .INIT_30(256'h30353059307C30A030C330E6310A312D314F3172319431B731D931FB321D323F),
    .INIT_31(256'h2DE32E092E2F2E552E7B2EA12EC62EEB2F112F362F5B2F7F2FA42FC82FED3011),
    .INIT_32(256'h2B6C2B952BBD2BE52C0D2C352C5D2C852CAC2CD42CFB2D222D492D702D962DBD),
    .INIT_33(256'h28D128FC29262951297B29A529CF29F92A232A4D2A762A9F2AC92AF22B1B2B43),
    .INIT_34(256'h2612263F266C269826C526F1271E274A277627A227CD27F928242850287B28A6),
    .INIT_35(256'h23312360238F23BE23EC241B2449247824A624D42502252F255D258A25B825E5),
    .INIT_36(256'h202F2060209120C220F321232154218421B421E422142244227422A322D32302),
    .INIT_37(256'h1D0D1D401D731DA61DD91E0B1E3D1E701EA21ED41F061F381F691F9B1FCC1FFE),
    .INIT_38(256'h19CD1A021A371A6B1AA01AD41B091B3D1B711BA51BD91C0C1C401C731CA71CDA),
    .INIT_39(256'h167016A716DD1713174A178017B617EC18221858188D18C318F8192E19631998),
    .INIT_3A(256'h12F71330136813A013D814101448147F14B714EE1526155D159415CB16021639),
    .INIT_3B(256'h0F650F9F0FD91013104C108610BF10F81131116B11A411DC1215124E128712BF),
    .INIT_3C(256'h0BBB0BF60C320C6D0CA80CE30D1E0D580D930DCE0E080E430E7D0EB70EF10F2B),
    .INIT_3D(256'h07FB0837087408B008ED0929096509A209DE0A1A0A550A910ACD0B090B440B80),
    .INIT_3E(256'h0426046404A204DF051D055B059805D506130650068D06CA07070744078107BE),
    .INIT_3F(256'h003F007E00BD00FC013A017901B801F60235027302B102F0032E036C03AA03E8),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[25] 
       (.ADDRARDADDR({\index1_reg_rep[9]__39 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[25] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[25]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[25] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[25]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFC48FC87FCC7FD07FD47FD87FDC6FE06FE45FE85FEC4FF03FF43FF82FFC10000),
    .INIT_01(256'hF842F883F8C3F904F945F985F9C6FA06FA46FA87FAC7FB07FB47FB88FBC8FC08),
    .INIT_02(256'hF430F471F4B3F4F4F536F577F5B8F5F9F63AF67BF6BCF6FEF73EF77FF7C0F801),
    .INIT_03(256'hF014F056F098F0DAF11CF15EF1A0F1E2F223F265F2A7F2E8F32AF36CF3ADF3EF),
    .INIT_04(256'hEBF1EC33EC76ECB8ECFAED3DED7FEDC1EE03EE46EE88EECAEF0CEF4EEF90EFD2),
    .INIT_05(256'hE7C8E80BE84DE890E8D3E915E958E99AE9DDEA20EA62EAA5EAE7EB2AEB6CEBAE),
    .INIT_06(256'hE39CE3DFE422E465E4A7E4EAE52DE570E5B2E5F5E638E67BE6BDE700E743E785),
    .INIT_07(256'hDF70DFB3DFF6E038E07BE0BEE101E143E186E1C9E20CE24EE291E2D4E317E35A),
    .INIT_08(256'hDB46DB88DBCBDC0DDC50DC93DCD5DD18DD5ADD9DDDE0DE22DE65DEA8DEEBDF2D),
    .INIT_09(256'hD720D762D7A4D7E6D829D86BD8ADD8F0D932D974D9B7D9F9DA3CDA7EDAC1DB03),
    .INIT_0A(256'hD300D342D384D3C6D407D449D48BD4CDD50FD551D593D5D5D617D659D69BD6DD),
    .INIT_0B(256'hCEEBCF2CCF6DCFAECFEFD030D071D0B3D0F4D135D177D1B8D1FAD23BD27DD2BF),
    .INIT_0C(256'hCAE1CB21CB61CBA2CBE2CC22CC63CCA3CCE4CD25CD65CDA6CDE7CE28CE69CEAA),
    .INIT_0D(256'hC6E5C725C764C7A3C7E3C822C862C8A1C8E1C921C961C9A1C9E0CA20CA60CAA1),
    .INIT_0E(256'hC2FBC339C378C3B6C3F4C432C471C4AFC4EEC52DC56CC5AAC5E9C628C667C6A6),
    .INIT_0F(256'hBF25BF62BF9FBFDCC019C056C093C0D0C10EC14BC188C1C6C204C242C27FC2BD),
    .INIT_10(256'hBB65BBA0BBDCBC17BC53BC8EBCCABD06BD42BD7EBDBABDF6BE33BE6FBEACBEE8),
    .INIT_11(256'hB7BEB7F8B831B86BB8A5B8DFB919B954B98EB9C9BA03BA3EBA79BAB4BAEFBB2A),
    .INIT_12(256'hB432B46AB4A2B4DAB513B54BB583B5BCB5F5B62DB666B69FB6D8B712B74BB784),
    .INIT_13(256'hB0C5B0FBB131B167B19DB1D4B20AB241B278B2AFB2E6B31DB354B38CB3C3B3FB),
    .INIT_14(256'hAD78ADACADE0AE14AE48AE7DAEB1AEE6AF1AAF4FAF84AFB9AFEFB024B05AB08F),
    .INIT_15(256'hAA4FAA80AAB2AAE4AB16AB48AB7AABADABDFAC12AC45AC78ACABACDEAD11AD45),
    .INIT_16(256'hA74BA77AA7AAA7D9A809A838A868A898A8C8A8F9A929A95AA98AA9BBA9ECAA1E),
    .INIT_17(256'hA470A49CA4C9A4F6A523A550A57DA5ABA5D8A606A634A662A691A6BFA6EEA71C),
    .INIT_18(256'hA1BFA1E9A213A23DA267A292A2BCA2E7A312A33DA368A394A3C0A3EBA417A444),
    .INIT_19(256'h9F3B9F629F899FB19FD8A000A027A04FA077A0A0A0C8A0F1A11AA143A16CA196),
    .INIT_1A(256'h9CE79D0B9D2F9D539D789D9C9DC19DE69E0B9E319E569E7C9EA29EC89EEE9F15),
    .INIT_1B(256'h9AC59AE59B069B279B489B6A9B8C9BAD9BD09BF29C149C379C5A9C7D9CA09CC4),
    .INIT_1C(256'h98D698F39911992F994D996B998999A899C799E69A059A249A449A649A849AA4),
    .INIT_1D(256'h971E97389752976C978797A197BC97D897F3980F982B98479863987F989C98B9),
    .INIT_1E(256'h959E95B495CB95E195F896109627963F9657966F968796A096B896D196EB9704),
    .INIT_1F(256'h9458946B947D949094A494B794CB94DF94F39508951D95319547955C95729588),
    .INIT_20(256'h934E935D936C937C938B939B93AB93BB93CB93DC93ED93FE9410942194339446),
    .INIT_21(256'h9283928E929992A492B092BC92C892D492E192EE92FB93089316932393329340),
    .INIT_22(256'h91F891FF9206920D9215921C9224922D9235923E92479251925A9264926E9279),
    .INIT_23(256'h91AE91B191B491B791BA91BE91C291C691CB91CF91D491DA91DF91E591EB91F1),
    .INIT_24(256'h91A891A691A591A491A391A291A291A291A291A391A491A591A691A891AA91AC),
    .INIT_25(256'h91E691E091DB91D591D091CB91C791C291BE91BB91B791B491B191AE91AC91AA),
    .INIT_26(256'h926B92619257924D9243923A923192289220921892109208920191FA91F391ED),
    .INIT_27(256'h93379329931A930C92FE92F092E292D592C892BC92AF92A39297928C92819276),
    .INIT_28(256'h944D943994269413940093EE93DC93CA93B993A8939793869376936693569347),
    .INIT_29(256'h95AC9594957C9564954D9536951F950994F394DD94C894B2949D948994749460),
    .INIT_2A(256'h97569739971C970096E496C896AD96929677965D96439629960F95F695DD95C4),
    .INIT_2B(256'h994B992A990898E798C798A69886986698479828980997EA97CC97AE97909773),
    .INIT_2C(256'h9B8D9B679B419B1B9AF69AD09AAC9A879A639A3F9A1B99F899D599B2998F996D),
    .INIT_2D(256'h9E1D9DF19DC79D9C9D729D489D1E9CF49CCB9CA39C7A9C529C2A9C029BDB9BB4),
    .INIT_2E(256'hA0FAA0CAA09AA06AA03BA00C9FDE9FAF9F819F549F269EF99ECD9EA09E749E48),
    .INIT_2F(256'hA425A3F0A3BBA387A353A31FA2EBA2B8A285A253A221A1EFA1BDA18CA15BA12A),
    .INIT_30(256'hA79EA764A72AA6F1A6B8A680A647A60FA5D7A5A0A569A532A4FCA4C5A48FA45A),
    .INIT_31(256'hAB65AB27AAE8AAAAAA6CAA2FA9F1A9B4A978A93BA8FFA8C4A888A84DA812A7D8),
    .INIT_32(256'hAF7BAF38AEF4AEB1AE6FAE2CADEAADA8AD67AD25ACE4ACA4AC64AC24ABE4ABA4),
    .INIT_33(256'hB3E0B397B34FB307B2BFB278B231B1EAB1A4B15EB118B0D2B08DB048B004AFBF),
    .INIT_34(256'hB892B844B7F7B7ABB75EB712B6C6B67AB62FB5E4B599B54FB505B4BBB472B429),
    .INIT_35(256'hBD92BD3FBCEDBC9CBC4ABBF9BBA9BB58BB08BAB8BA69BA19B9CBB97CB92EB8E0),
    .INIT_36(256'hC2DEC287C231C1DAC184C12EC0D9C083C02EBFDABF85BF31BEDEBE8ABE37BDE4),
    .INIT_37(256'hC878C81CC7C0C765C70AC6B0C655C5FBC5A2C548C4EFC496C43EC3E5C38DC336),
    .INIT_38(256'hCE5CCDFCCD9CCD3CCCDCCC7DCC1ECBBFCB61CB02CAA5CA47C9EAC98DC930C8D4),
    .INIT_39(256'hD48CD426D3C2D35DD2F9D295D231D1CED16BD108D0A5D043CFE1CF7FCF1ECEBD),
    .INIT_3A(256'hDB04DA9BDA31D9C8D95FD8F7D88FD827D7BFD757D6F0D689D623D5BDD557D4F1),
    .INIT_3B(256'hE1C6E157E0E9E07CE00FDFA1DF35DEC8DE5CDDF0DD84DD19DCAEDC43DBD9DB6E),
    .INIT_3C(256'hE8CEE85BE7E9E777E705E694E622E5B1E541E4D0E460E3F1E381E312E2A3E234),
    .INIT_3D(256'hF01BEFA4EF2EEEB8EE41EDCCED56ECE1EC6CEBF7EB83EB0FEA9BEA27E9B4E940),
    .INIT_3E(256'hF7ADF732F6B7F63CF5C2F548F4CEF455F3DCF363F2EAF272F1F9F181F10AF092),
    .INIT_3F(256'hFF81FF01FE83FE04FD86FD07FC8AFC0CFB8FFB11FA95FA18F99CF920F8A4F828),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[26] 
       (.ADDRARDADDR({\index1_reg_rep[9]__0 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[26] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[26]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[26] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[26]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h5555555555555555555555555555555555555555555555555555400000000000),
    .INITP_04(256'h5555555555555555555555555555555555555555555555555555555555555555),
    .INITP_05(256'h5555555555555555555555555555555555555555555555555555555555555555),
    .INITP_06(256'h5555555555555555555555555555555555555555555555555555555555555555),
    .INITP_07(256'h5555555555555555555555555555555555555555555555555555555555555555),
    .INIT_00(256'h07950712068F060C058A05080486040403830302028102000180010000800000),
    .INIT_01(256'h0FE70F600EDA0E530DCD0D470CC10C3C0BB60B310AAC0A2809A4091F089C0818),
    .INIT_02(256'h187617EB176116D7164D15C3153A14B01427139E1316128D1205117D10F6106E),
    .INIT_03(256'h213F20B120231F951F071E7A1DED1D601CD31C471BBB1B2F1AA31A17198C1901),
    .INIT_04(256'h2A3F29AE291C288B27FA276926D9264825B8252824992409237A22EB225C21CD),
    .INIT_05(256'h337532E1324C31B73123308F2FFB2F672ED42E412DAE2D1B2C882BF62B632AD1),
    .INIT_06(256'h3CDE3C463BAE3B173A7F39E8395138BA3824378D36F7366135CB353534A0340B),
    .INIT_07(256'h467745DC454144A7440D437242D8423E41A5410B40723FD93F403EA73E0F3D76),
    .INIT_08(256'h503D4FA04F024E654DC84D2B4C8E4BF14B554AB84A1C498048E5484947AE4712),
    .INIT_09(256'h5A2E598E58EE584E57AE570F566F55D05531549253F3535452B65218517950DB),
    .INIT_0A(256'h644763A46302625F61BD611B60795FD85F365E945DF35D525CB15C105B6F5ACF),
    .INIT_0B(256'h6E846DDF6D3B6C966BF26B4D6AA96A05696168BD681A677666D36630658D64EA),
    .INIT_0C(256'h78E3783C779576EF764875A274FC745673B0730A726471BE711970736FCE6F29),
    .INIT_0D(256'h836082B7820F816680BE80167F6E7EC67E1E7D767CCE7C277B7F7AD87A31798A),
    .INIT_0E(256'h8DF88D4E8CA48BFA8B508AA689FC895288A987FF875686AD8604855B84B28409),
    .INIT_0F(256'h98A897FC975196A595FA954F94A493F8934D92A291F8914D90A28FF78F4D8EA2),
    .INIT_10(256'hA36CA2C0A213A166A0BAA00D9F619EB49E089D5C9CB09C039B579AAB9A009954),
    .INIT_11(256'hAE42AD94ACE6AC39AB8BAADEAA30A983A8D5A828A77BA6CDA620A573A4C6A419),
    .INIT_12(256'hB925B876B7C8B719B66BB5BCB50EB460B3B2B304B255B1A7B0F9B04BAF9DAEF0),
    .INIT_13(256'hC411C362C2B3C204C155C0A6BFF8BF49BE9ABDEBBD3CBC8EBBDFBB30BA82B9D3),
    .INIT_14(256'hCF04CE55CDA6CCF6CC47CB98CAE9CA39C98AC8DBC82CC77DC6CEC61EC56FC4C0),
    .INIT_15(256'hD9FAD94BD89BD7ECD73DD68DD5DED52ED47FD3D0D320D271D1C2D112D063CFB4),
    .INIT_16(256'hE4EFE440E391E2E1E232E183E0D3E024DF75DEC6DE16DD67DCB8DC08DB59DAA9),
    .INIT_17(256'hEFDFEF30EE82EDD3ED24EC75EBC6EB17EA68E9B9E90AE85BE7ACE6FCE64DE59E),
    .INIT_18(256'hFAC7FA19F96BF8BDF80EF760F6B1F603F554F4A6F3F7F349F29AF1EBF13DF08E),
    .INIT_19(256'h05A304F60449039B02EE0240019200E50037FF89FEDBFE2DFD7FFCD1FC23FB75),
    .INIT_1A(256'h10700FC30F170E6B0DBE0D120C650BB80B0C0A5F09B20905085807AB06FE0651),
    .INIT_1B(256'h1B291A7E19D31928187C17D11726167A15CF1523147713CC1320127411C8111C),
    .INIT_1C(256'h25CA2521247823CE2324227B21D12127207D1FD21F281E7E1DD31D291C7E1BD3),
    .INIT_1D(256'h30522FAA2F022E5A2DB32D0A2C622BBA2B122A6929C02918286F27C6271D2674),
    .INIT_1E(256'h3ABA3A15396F38C93823377D36D73630358A34E3343D339632EF324831A030F9),
    .INIT_1F(256'h4501445E43BA4316427341CF412B40863FE23F3E3E993DF43D4F3CAA3C053B60),
    .INIT_20(256'h4F224E814DE04D3F4C9D4BFC4B5A4AB84A16497448D2482F478D46EA464745A4),
    .INIT_21(256'h591A587B57DD573F56A05601556254C35423538452E4524451A4510450634FC3),
    .INIT_22(256'h62E5624961AE611260765FDA5F3E5EA25E055D685CCB5C2E5B915AF35A5659B8),
    .INIT_23(256'h6C7F6BE76B4F6AB66A1D698468EB685267B8671F668565EA655064B5641B6380),
    .INIT_24(256'h75E6755274BD7427739272FC726671D0713A70A3700C6F756EDE6E476DAF6D17),
    .INIT_25(256'h7F177E857DF47D627CD07C3E7BAB7B187A8679F2795F78CC783877A47710767B),
    .INIT_26(256'h880C877F86F1866385D4854684B7842883998309827A81EA815A80C980387FA8),
    .INIT_27(256'h90C4903B8FB18F278E9C8E128D878CFC8C708BE58B598ACD8A4089B48927889A),
    .INIT_28(256'h993C98B6983197AA9724969E961795909508948193F9937192E8926091D7914E),
    .INIT_29(256'hA170A0EEA06D9FEB9F699EE79E649DE19D5E9CDB9C579BD39B4F9ACB9A4699C1),
    .INIT_2A(256'hA95CA8E0A863A7E6A768A6EAA66CA5EEA56FA4F0A471A3F1A372A2F1A271A1F0),
    .INIT_2B(256'hB100B088B010AF97AF1EAEA5AE2BADB2AD38ACBDAC43ABC8AB4CAAD1AA55A9D9),
    .INIT_2C(256'hB857B7E4B770B6FCB688B614B59FB52AB4B5B43FB3CAB353B2DDB266B1EFB178),
    .INIT_2D(256'hBF5FBEF1BE82BE13BDA4BD35BCC5BC55BBE5BB74BB03BA92BA20B9AEB93CB8CA),
    .INIT_2E(256'hC615C5ACC543C4D9C46FC405C39AC32FC2C4C259C1EDC181C114C0A7C03ABFCD),
    .INIT_2F(256'hCC77CC13CBB0CB4BCAE7CA82CA1CC9B7C951C8EAC884C81DC7B5C74EC6E6C67E),
    .INIT_30(256'hD283D225D1C6D167D108D0A9D049CFE8CF88CF27CEC6CE64CE02CDA0CD3DCCDA),
    .INIT_31(256'hD836D7DDD784D72BD6D1D678D61DD5C3D567D50CD4B0D454D3F8D39BD33ED2E1),
    .INIT_32(256'hDD8EDD3BDCE8DC94DC41DBECDB98DB43DAEDDA98DA42D9EBD994D93DD8E6D88E),
    .INIT_33(256'hE28AE23DE1EFE1A2E153E105E0B6E067E017DFC8DF77DF27DED6DE84DE33DDE0),
    .INIT_34(256'hE726E6DFE698E650E608E5C0E577E52EE4E4E49AE450E405E3BAE36EE322E2D6),
    .INIT_35(256'hEB63EB22EAE1EA9FEA5DEA1BE9D8E995E951E90DE8C9E884E83FE7F9E7B3E76D),
    .INIT_36(256'hEF3EEF03EEC8EE8CEE50EE14EDD7ED9AED5DED1FECE1ECA2EC63EC24EBE4EBA4),
    .INIT_37(256'hF2B5F281F24CF217F1E1F1ABF174F13DF106F0CEF096F05EF025EFECEFB2EF78),
    .INIT_38(256'hF5C8F59AF56BF53CF50DF4DDF4ADF47CF44BF41AF3E8F3B6F384F351F31DF2EA),
    .INIT_39(256'hF876F84EF825F7FDF7D4F7AAF781F756F72CF701F6D5F6A9F67DF651F624F5F6),
    .INIT_3A(256'hFABCFA9BFA79FA57FA34FA11F9EEF9CAF9A6F981F95CF937F911F8EBF8C4F89D),
    .INIT_3B(256'hFC9BFC80FC65FC49FC2DFC11FBF4FBD6FBB9FB9AFB7CFB5DFB3EFB1EFAFEFADD),
    .INIT_3C(256'hFE12FDFDFDE9FDD3FDBEFDA8FD91FD7BFD63FD4CFD34FD1BFD02FCE9FCD0FCB5),
    .INIT_3D(256'hFF20FF12FF04FEF5FEE6FED7FEC7FEB7FEA6FE95FE83FE71FE5FFE4CFE39FE26),
    .INIT_3E(256'hFFC4FFBDFFB6FFAEFFA5FF9CFF93FF89FF7FFF75FF6AFF5EFF53FF47FF3AFF2D),
    .INIT_3F(256'hFFFFFFFFFFFEFFFDFFFBFFF9FFF6FFF3FFEFFFEBFFE7FFE2FFDDFFD8FFD2FFCB),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[27] 
       (.ADDRARDADDR({\index1_reg_rep[9]__23 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[27] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[27]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[27] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[27]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h5555555555555555555555555555555555555555555555555555555555555555),
    .INITP_01(256'h5555555555555555555555555555555555555555555555555555555555555555),
    .INITP_02(256'h5555555555555555555555555555555555555555555555555555555555555555),
    .INITP_03(256'h5555555555555555555555555555555555555555555555555555555555555555),
    .INITP_04(256'h0000000000055555555555555555555555555555555555555555555555555555),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFD2FFD8FFDDFFE2FFE7FFEBFFEFFFF3FFF6FFF9FFFBFFFDFFFEFFFFFFFFFFFF),
    .INIT_01(256'hFF3AFF47FF53FF5EFF6AFF75FF7FFF89FF93FF9CFFA5FFAEFFB6FFBDFFC4FFCB),
    .INIT_02(256'hFE39FE4CFE5FFE71FE83FE95FEA6FEB7FEC7FED7FEE6FEF5FF04FF12FF20FF2D),
    .INIT_03(256'hFCD0FCE9FD02FD1BFD34FD4CFD63FD7BFD91FDA8FDBEFDD3FDE9FDFDFE12FE26),
    .INIT_04(256'hFAFEFB1EFB3EFB5DFB7CFB9AFBB9FBD6FBF4FC11FC2DFC49FC65FC80FC9BFCB5),
    .INIT_05(256'hF8C4F8EBF911F937F95CF981F9A6F9CAF9EEFA11FA34FA57FA79FA9BFABCFADD),
    .INIT_06(256'hF624F651F67DF6A9F6D5F701F72CF756F781F7AAF7D4F7FDF825F84EF876F89D),
    .INIT_07(256'hF31DF351F384F3B6F3E8F41AF44BF47CF4ADF4DDF50DF53CF56BF59AF5C8F5F6),
    .INIT_08(256'hEFB2EFECF025F05EF096F0CEF106F13DF174F1ABF1E1F217F24CF281F2B5F2EA),
    .INIT_09(256'hEBE4EC24EC63ECA2ECE1ED1FED5DED9AEDD7EE14EE50EE8CEEC8EF03EF3EEF78),
    .INIT_0A(256'hE7B3E7F9E83FE884E8C9E90DE951E995E9D8EA1BEA5DEA9FEAE1EB22EB63EBA4),
    .INIT_0B(256'hE322E36EE3BAE405E450E49AE4E4E52EE577E5C0E608E650E698E6DFE726E76D),
    .INIT_0C(256'hDE33DE84DED6DF27DF77DFC8E017E067E0B6E105E153E1A2E1EFE23DE28AE2D6),
    .INIT_0D(256'hD8E6D93DD994D9EBDA42DA98DAEDDB43DB98DBECDC41DC94DCE8DD3BDD8EDDE0),
    .INIT_0E(256'hD33ED39BD3F8D454D4B0D50CD567D5C3D61DD678D6D1D72BD784D7DDD836D88E),
    .INIT_0F(256'hCD3DCDA0CE02CE64CEC6CF27CF88CFE8D049D0A9D108D167D1C6D225D283D2E1),
    .INIT_10(256'hC6E6C74EC7B5C81DC884C8EAC951C9B7CA1CCA82CAE7CB4BCBB0CC13CC77CCDA),
    .INIT_11(256'hC03AC0A7C114C181C1EDC259C2C4C32FC39AC405C46FC4D9C543C5ACC615C67E),
    .INIT_12(256'hB93CB9AEBA20BA92BB03BB74BBE5BC55BCC5BD35BDA4BE13BE82BEF1BF5FBFCD),
    .INIT_13(256'hB1EFB266B2DDB353B3CAB43FB4B5B52AB59FB614B688B6FCB770B7E4B857B8CA),
    .INIT_14(256'hAA55AAD1AB4CABC8AC43ACBDAD38ADB2AE2BAEA5AF1EAF97B010B088B100B178),
    .INIT_15(256'hA271A2F1A372A3F1A471A4F0A56FA5EEA66CA6EAA768A7E6A863A8E0A95CA9D9),
    .INIT_16(256'h9A469ACB9B4F9BD39C579CDB9D5E9DE19E649EE79F699FEBA06DA0EEA170A1F0),
    .INIT_17(256'h91D7926092E8937193F99481950895909617969E972497AA983198B6993C99C1),
    .INIT_18(256'h892789B48A408ACD8B598BE58C708CFC8D878E128E9C8F278FB1903B90C4914E),
    .INIT_19(256'h803880C9815A81EA827A83098399842884B7854685D4866386F1877F880C889A),
    .INIT_1A(256'h771077A4783878CC795F79F27A867B187BAB7C3E7CD07D627DF47E857F177FA8),
    .INIT_1B(256'h6DAF6E476EDE6F75700C70A3713A71D0726672FC7392742774BD755275E6767B),
    .INIT_1C(256'h641B64B5655065EA6685671F67B8685268EB69846A1D6AB66B4F6BE76C7F6D17),
    .INIT_1D(256'h5A565AF35B915C2E5CCB5D685E055EA25F3E5FDA6076611261AE624962E56380),
    .INIT_1E(256'h5063510451A4524452E45384542354C35562560156A0573F57DD587B591A59B8),
    .INIT_1F(256'h464746EA478D482F48D249744A164AB84B5A4BFC4C9D4D3F4DE04E814F224FC3),
    .INIT_20(256'h3C053CAA3D4F3DF43E993F3E3FE24086412B41CF4273431643BA445E450145A4),
    .INIT_21(256'h31A0324832EF3396343D34E3358A363036D7377D382338C9396F3A153ABA3B60),
    .INIT_22(256'h271D27C6286F291829C02A692B122BBA2C622D0A2DB32E5A2F022FAA305230F9),
    .INIT_23(256'h1C7E1D291DD31E7E1F281FD2207D212721D1227B232423CE2478252125CA2674),
    .INIT_24(256'h11C81274132013CC1477152315CF167A172617D1187C192819D31A7E1B291BD3),
    .INIT_25(256'h06FE07AB0858090509B20A5F0B0C0BB80C650D120DBE0E6B0F170FC31070111C),
    .INIT_26(256'hFC23FCD1FD7FFE2DFEDBFF89003700E50192024002EE039B044904F605A30651),
    .INIT_27(256'hF13DF1EBF29AF349F3F7F4A6F554F603F6B1F760F80EF8BDF96BFA19FAC7FB75),
    .INIT_28(256'hE64DE6FCE7ACE85BE90AE9B9EA68EB17EBC6EC75ED24EDD3EE82EF30EFDFF08E),
    .INIT_29(256'hDB59DC08DCB8DD67DE16DEC6DF75E024E0D3E183E232E2E1E391E440E4EFE59E),
    .INIT_2A(256'hD063D112D1C2D271D320D3D0D47FD52ED5DED68DD73DD7ECD89BD94BD9FADAA9),
    .INIT_2B(256'hC56FC61EC6CEC77DC82CC8DBC98ACA39CAE9CB98CC47CCF6CDA6CE55CF04CFB4),
    .INIT_2C(256'hBA82BB30BBDFBC8EBD3CBDEBBE9ABF49BFF8C0A6C155C204C2B3C362C411C4C0),
    .INIT_2D(256'hAF9DB04BB0F9B1A7B255B304B3B2B460B50EB5BCB66BB719B7C8B876B925B9D3),
    .INIT_2E(256'hA4C6A573A620A6CDA77BA828A8D5A983AA30AADEAB8BAC39ACE6AD94AE42AEF0),
    .INIT_2F(256'h9A009AAB9B579C039CB09D5C9E089EB49F61A00DA0BAA166A213A2C0A36CA419),
    .INIT_30(256'h8F4D8FF790A2914D91F892A2934D93F894A4954F95FA96A5975197FC98A89954),
    .INIT_31(256'h84B2855B860486AD875687FF88A9895289FC8AA68B508BFA8CA48D4E8DF88EA2),
    .INIT_32(256'h7A317AD87B7F7C277CCE7D767E1E7EC67F6E801680BE8166820F82B783608409),
    .INIT_33(256'h6FCE7073711971BE7264730A73B0745674FC75A2764876EF7795783C78E3798A),
    .INIT_34(256'h658D663066D36776681A68BD69616A056AA96B4D6BF26C966D3B6DDF6E846F29),
    .INIT_35(256'h5B6F5C105CB15D525DF35E945F365FD86079611B61BD625F630263A4644764EA),
    .INIT_36(256'h5179521852B6535453F35492553155D0566F570F57AE584E58EE598E5A2E5ACF),
    .INIT_37(256'h47AE484948E549804A1C4AB84B554BF14C8E4D2B4DC84E654F024FA0503D50DB),
    .INIT_38(256'h3E0F3EA73F403FD94072410B41A5423E42D84372440D44A7454145DC46774712),
    .INIT_39(256'h34A0353535CB366136F7378D382438BA395139E83A7F3B173BAE3C463CDE3D76),
    .INIT_3A(256'h2B632BF62C882D1B2DAE2E412ED42F672FFB308F312331B7324C32E13375340B),
    .INIT_3B(256'h225C22EB237A24092499252825B8264826D9276927FA288B291C29AE2A3F2AD1),
    .INIT_3C(256'h198C1A171AA31B2F1BBB1C471CD31D601DED1E7A1F071F95202320B1213F21CD),
    .INIT_3D(256'h10F6117D1205128D1316139E142714B0153A15C3164D16D7176117EB18761901),
    .INIT_3E(256'h089C091F09A40A280AAC0B310BB60C3C0CC10D470DCD0E530EDA0F600FE7106E),
    .INIT_3F(256'h0080010001800200028103020383040404860508058A060C068F071207950818),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[28] 
       (.ADDRARDADDR({\index1_reg_rep[9]__52 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[28] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[28]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[28] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[28]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hF8A4F920F99CFA18FA95FB11FB8FFC0CFC8AFD07FD86FE04FE83FF01FF810000),
    .INIT_01(256'hF10AF181F1F9F272F2EAF363F3DCF455F4CEF548F5C2F63CF6B7F732F7ADF828),
    .INIT_02(256'hE9B4EA27EA9BEB0FEB83EBF7EC6CECE1ED56EDCCEE41EEB8EF2EEFA4F01BF092),
    .INIT_03(256'hE2A3E312E381E3F1E460E4D0E541E5B1E622E694E705E777E7E9E85BE8CEE940),
    .INIT_04(256'hDBD9DC43DCAEDD19DD84DDF0DE5CDEC8DF35DFA1E00FE07CE0E9E157E1C6E234),
    .INIT_05(256'hD557D5BDD623D689D6F0D757D7BFD827D88FD8F7D95FD9C8DA31DA9BDB04DB6E),
    .INIT_06(256'hCF1ECF7FCFE1D043D0A5D108D16BD1CED231D295D2F9D35DD3C2D426D48CD4F1),
    .INIT_07(256'hC930C98DC9EACA47CAA5CB02CB61CBBFCC1ECC7DCCDCCD3CCD9CCDFCCE5CCEBD),
    .INIT_08(256'hC38DC3E5C43EC496C4EFC548C5A2C5FBC655C6B0C70AC765C7C0C81CC878C8D4),
    .INIT_09(256'hBE37BE8ABEDEBF31BF85BFDAC02EC083C0D9C12EC184C1DAC231C287C2DEC336),
    .INIT_0A(256'hB92EB97CB9CBBA19BA69BAB8BB08BB58BBA9BBF9BC4ABC9CBCEDBD3FBD92BDE4),
    .INIT_0B(256'hB472B4BBB505B54FB599B5E4B62FB67AB6C6B712B75EB7ABB7F7B844B892B8E0),
    .INIT_0C(256'hB004B048B08DB0D2B118B15EB1A4B1EAB231B278B2BFB307B34FB397B3E0B429),
    .INIT_0D(256'hABE4AC24AC64ACA4ACE4AD25AD67ADA8ADEAAE2CAE6FAEB1AEF4AF38AF7BAFBF),
    .INIT_0E(256'hA812A84DA888A8C4A8FFA93BA978A9B4A9F1AA2FAA6CAAAAAAE8AB27AB65ABA4),
    .INIT_0F(256'hA48FA4C5A4FCA532A569A5A0A5D7A60FA647A680A6B8A6F1A72AA764A79EA7D8),
    .INIT_10(256'hA15BA18CA1BDA1EFA221A253A285A2B8A2EBA31FA353A387A3BBA3F0A425A45A),
    .INIT_11(256'h9E749EA09ECD9EF99F269F549F819FAF9FDEA00CA03BA06AA09AA0CAA0FAA12A),
    .INIT_12(256'h9BDB9C029C2A9C529C7A9CA39CCB9CF49D1E9D489D729D9C9DC79DF19E1D9E48),
    .INIT_13(256'h998F99B299D599F89A1B9A3F9A639A879AAC9AD09AF69B1B9B419B679B8D9BB4),
    .INIT_14(256'h979097AE97CC97EA9809982898479866988698A698C798E79908992A994B996D),
    .INIT_15(256'h95DD95F6960F96299643965D9677969296AD96C896E49700971C973997569773),
    .INIT_16(256'h94749489949D94B294C894DD94F39509951F9536954D9564957C959495AC95C4),
    .INIT_17(256'h9356936693769386939793A893B993CA93DC93EE9400941394269439944D9460),
    .INIT_18(256'h9281928C929792A392AF92BC92C892D592E292F092FE930C931A932993379347),
    .INIT_19(256'h91F391FA9201920892109218922092289231923A9243924D92579261926B9276),
    .INIT_1A(256'h91AC91AE91B191B491B791BB91BE91C291C791CB91D091D591DB91E091E691ED),
    .INIT_1B(256'h91AA91A891A691A591A491A391A291A291A291A291A391A491A591A691A891AA),
    .INIT_1C(256'h91EB91E591DF91DA91D491CF91CB91C691C291BE91BA91B791B491B191AE91AC),
    .INIT_1D(256'h926E9264925A92519247923E9235922D9224921C9215920D920691FF91F891F1),
    .INIT_1E(256'h933293239316930892FB92EE92E192D492C892BC92B092A49299928E92839279),
    .INIT_1F(256'h94339421941093FE93ED93DC93CB93BB93AB939B938B937C936C935D934E9340),
    .INIT_20(256'h9572955C95479531951D950894F394DF94CB94B794A49490947D946B94589446),
    .INIT_21(256'h96EB96D196B896A09687966F9657963F9627961095F895E195CB95B4959E9588),
    .INIT_22(256'h989C987F98639847982B980F97F397D897BC97A19787976C97529738971E9704),
    .INIT_23(256'h9A849A649A449A249A0599E699C799A89989996B994D992F991198F398D698B9),
    .INIT_24(256'h9CA09C7D9C5A9C379C149BF29BD09BAD9B8C9B6A9B489B279B069AE59AC59AA4),
    .INIT_25(256'h9EEE9EC89EA29E7C9E569E319E0B9DE69DC19D9C9D789D539D2F9D0B9CE79CC4),
    .INIT_26(256'hA16CA143A11AA0F1A0C8A0A0A077A04FA027A0009FD89FB19F899F629F3B9F15),
    .INIT_27(256'hA417A3EBA3C0A394A368A33DA312A2E7A2BCA292A267A23DA213A1E9A1BFA196),
    .INIT_28(256'hA6EEA6BFA691A662A634A606A5D8A5ABA57DA550A523A4F6A4C9A49CA470A444),
    .INIT_29(256'hA9ECA9BBA98AA95AA929A8F9A8C8A898A868A838A809A7D9A7AAA77AA74BA71C),
    .INIT_2A(256'hAD11ACDEACABAC78AC45AC12ABDFABADAB7AAB48AB16AAE4AAB2AA80AA4FAA1E),
    .INIT_2B(256'hB05AB024AFEFAFB9AF84AF4FAF1AAEE6AEB1AE7DAE48AE14ADE0ADACAD78AD45),
    .INIT_2C(256'hB3C3B38CB354B31DB2E6B2AFB278B241B20AB1D4B19DB167B131B0FBB0C5B08F),
    .INIT_2D(256'hB74BB712B6D8B69FB666B62DB5F5B5BCB583B54BB513B4DAB4A2B46AB432B3FB),
    .INIT_2E(256'hBAEFBAB4BA79BA3EBA03B9C9B98EB954B919B8DFB8A5B86BB831B7F8B7BEB784),
    .INIT_2F(256'hBEACBE6FBE33BDF6BDBABD7EBD42BD06BCCABC8EBC53BC17BBDCBBA0BB65BB2A),
    .INIT_30(256'hC27FC242C204C1C6C188C14BC10EC0D0C093C056C019BFDCBF9FBF62BF25BEE8),
    .INIT_31(256'hC667C628C5E9C5AAC56CC52DC4EEC4AFC471C432C3F4C3B6C378C339C2FBC2BD),
    .INIT_32(256'hCA60CA20C9E0C9A1C961C921C8E1C8A1C862C822C7E3C7A3C764C725C6E5C6A6),
    .INIT_33(256'hCE69CE28CDE7CDA6CD65CD25CCE4CCA3CC63CC22CBE2CBA2CB61CB21CAE1CAA1),
    .INIT_34(256'hD27DD23BD1FAD1B8D177D135D0F4D0B3D071D030CFEFCFAECF6DCF2CCEEBCEAA),
    .INIT_35(256'hD69BD659D617D5D5D593D551D50FD4CDD48BD449D407D3C6D384D342D300D2BF),
    .INIT_36(256'hDAC1DA7EDA3CD9F9D9B7D974D932D8F0D8ADD86BD829D7E6D7A4D762D720D6DD),
    .INIT_37(256'hDEEBDEA8DE65DE22DDE0DD9DDD5ADD18DCD5DC93DC50DC0DDBCBDB88DB46DB03),
    .INIT_38(256'hE317E2D4E291E24EE20CE1C9E186E143E101E0BEE07BE038DFF6DFB3DF70DF2D),
    .INIT_39(256'hE743E700E6BDE67BE638E5F5E5B2E570E52DE4EAE4A7E465E422E3DFE39CE35A),
    .INIT_3A(256'hEB6CEB2AEAE7EAA5EA62EA20E9DDE99AE958E915E8D3E890E84DE80BE7C8E785),
    .INIT_3B(256'hEF90EF4EEF0CEECAEE88EE46EE03EDC1ED7FED3DECFAECB8EC76EC33EBF1EBAE),
    .INIT_3C(256'hF3ADF36CF32AF2E8F2A7F265F223F1E2F1A0F15EF11CF0DAF098F056F014EFD2),
    .INIT_3D(256'hF7C0F77FF73EF6FEF6BCF67BF63AF5F9F5B8F577F536F4F4F4B3F471F430F3EF),
    .INIT_3E(256'hFBC8FB88FB47FB07FAC7FA87FA46FA06F9C6F985F945F904F8C3F883F842F801),
    .INIT_3F(256'hFFC1FF82FF43FF03FEC4FE85FE45FE06FDC6FD87FD47FD07FCC7FC87FC48FC08),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[29] 
       (.ADDRARDADDR({\index1_reg_rep[9]__13 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[29] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[29]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[29] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[29]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFFDFFFDFFFDFFFEFFFEFFFEFFFEFFFEFFFFFFFFFFFFFFFFFFFF000000000000),
    .INIT_01(256'hFFFAFFFAFFFAFFFAFFFBFFFBFFFBFFFBFFFBFFFCFFFCFFFCFFFCFFFCFFFDFFFD),
    .INIT_02(256'hFFF7FFF7FFF7FFF7FFF7FFF8FFF8FFF8FFF8FFF8FFF9FFF9FFF9FFF9FFF9FFFA),
    .INIT_03(256'hFFF3FFF4FFF4FFF4FFF4FFF4FFF5FFF5FFF5FFF5FFF5FFF6FFF6FFF6FFF6FFF6),
    .INIT_04(256'hFFF0FFF0FFF1FFF1FFF1FFF1FFF1FFF2FFF2FFF2FFF2FFF2FFF3FFF3FFF3FFF3),
    .INIT_05(256'hFFEDFFEDFFEDFFEDFFEEFFEEFFEEFFEEFFEEFFEFFFEFFFEFFFEFFFF0FFF0FFF0),
    .INIT_06(256'hFFEAFFEAFFEAFFEAFFEAFFEBFFEBFFEBFFEBFFEBFFECFFECFFECFFECFFECFFED),
    .INIT_07(256'hFFE7FFE7FFE7FFE7FFE7FFE8FFE8FFE8FFE8FFE8FFE8FFE9FFE9FFE9FFE9FFE9),
    .INIT_08(256'hFFE3FFE4FFE4FFE4FFE4FFE4FFE5FFE5FFE5FFE5FFE5FFE6FFE6FFE6FFE6FFE6),
    .INIT_09(256'hFFE0FFE0FFE1FFE1FFE1FFE1FFE1FFE2FFE2FFE2FFE2FFE2FFE3FFE3FFE3FFE3),
    .INIT_0A(256'hFFDDFFDDFFDEFFDEFFDEFFDEFFDEFFDFFFDFFFDFFFDFFFDFFFE0FFE0FFE0FFE0),
    .INIT_0B(256'hFFDAFFDAFFDBFFDBFFDBFFDBFFDBFFDCFFDCFFDCFFDCFFDCFFDCFFDDFFDDFFDD),
    .INIT_0C(256'hFFD7FFD7FFD8FFD8FFD8FFD8FFD8FFD9FFD9FFD9FFD9FFD9FFD9FFDAFFDAFFDA),
    .INIT_0D(256'hFFD4FFD5FFD5FFD5FFD5FFD5FFD6FFD6FFD6FFD6FFD6FFD6FFD7FFD7FFD7FFD7),
    .INIT_0E(256'hFFD2FFD2FFD2FFD2FFD2FFD3FFD3FFD3FFD3FFD3FFD3FFD4FFD4FFD4FFD4FFD4),
    .INIT_0F(256'hFFCFFFCFFFCFFFCFFFD0FFD0FFD0FFD0FFD0FFD0FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_10(256'hFFCCFFCDFFCDFFCDFFCDFFCDFFCDFFCEFFCEFFCEFFCEFFCEFFCEFFCEFFCFFFCF),
    .INIT_11(256'hFFCAFFCAFFCAFFCAFFCAFFCBFFCBFFCBFFCBFFCBFFCBFFCCFFCCFFCCFFCCFFCC),
    .INIT_12(256'hFFC8FFC8FFC8FFC8FFC8FFC8FFC8FFC9FFC9FFC9FFC9FFC9FFC9FFC9FFCAFFCA),
    .INIT_13(256'hFFC5FFC5FFC6FFC6FFC6FFC6FFC6FFC6FFC6FFC6FFC7FFC7FFC7FFC7FFC7FFC7),
    .INIT_14(256'hFFC3FFC3FFC3FFC3FFC4FFC4FFC4FFC4FFC4FFC4FFC4FFC5FFC5FFC5FFC5FFC5),
    .INIT_15(256'hFFC1FFC1FFC1FFC1FFC2FFC2FFC2FFC2FFC2FFC2FFC2FFC2FFC3FFC3FFC3FFC3),
    .INIT_16(256'hFFBFFFBFFFBFFFC0FFC0FFC0FFC0FFC0FFC0FFC0FFC0FFC0FFC1FFC1FFC1FFC1),
    .INIT_17(256'hFFBDFFBEFFBEFFBEFFBEFFBEFFBEFFBEFFBEFFBEFFBFFFBFFFBFFFBFFFBFFFBF),
    .INIT_18(256'hFFBCFFBCFFBCFFBCFFBCFFBCFFBCFFBDFFBDFFBDFFBDFFBDFFBDFFBDFFBDFFBD),
    .INIT_19(256'hFFBAFFBAFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBCFFBCFFBC),
    .INIT_1A(256'hFFB9FFB9FFB9FFB9FFB9FFB9FFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBA),
    .INIT_1B(256'hFFB8FFB8FFB8FFB8FFB8FFB8FFB8FFB8FFB9FFB9FFB9FFB9FFB9FFB9FFB9FFB9),
    .INIT_1C(256'hFFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB8FFB8FFB8FFB8FFB8FFB8FFB8),
    .INIT_1D(256'hFFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7),
    .INIT_1E(256'hFFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6),
    .INIT_1F(256'hFFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB6),
    .INIT_20(256'hFFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5),
    .INIT_21(256'hFFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5),
    .INIT_22(256'hFFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5),
    .INIT_23(256'hFFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5),
    .INIT_24(256'hFFB6FFB6FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5),
    .INIT_25(256'hFFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6),
    .INIT_26(256'hFFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB6FFB6FFB6FFB6FFB6FFB6),
    .INIT_27(256'hFFB8FFB8FFB8FFB8FFB8FFB8FFB8FFB8FFB8FFB7FFB7FFB7FFB7FFB7FFB7FFB7),
    .INIT_28(256'hFFB9FFB9FFB9FFB9FFB9FFB9FFB9FFB9FFB9FFB9FFB8FFB8FFB8FFB8FFB8FFB8),
    .INIT_29(256'hFFBBFFBBFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFB9FFB9FFB9),
    .INIT_2A(256'hFFBCFFBCFFBCFFBCFFBCFFBCFFBCFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBB),
    .INIT_2B(256'hFFBEFFBEFFBEFFBEFFBDFFBDFFBDFFBDFFBDFFBDFFBDFFBDFFBDFFBDFFBCFFBC),
    .INIT_2C(256'hFFC0FFC0FFC0FFBFFFBFFFBFFFBFFFBFFFBFFFBFFFBFFFBFFFBEFFBEFFBEFFBE),
    .INIT_2D(256'hFFC2FFC2FFC2FFC2FFC1FFC1FFC1FFC1FFC1FFC1FFC1FFC0FFC0FFC0FFC0FFC0),
    .INIT_2E(256'hFFC4FFC4FFC4FFC4FFC4FFC3FFC3FFC3FFC3FFC3FFC3FFC3FFC3FFC2FFC2FFC2),
    .INIT_2F(256'hFFC7FFC7FFC6FFC6FFC6FFC6FFC6FFC6FFC5FFC5FFC5FFC5FFC5FFC5FFC5FFC4),
    .INIT_30(256'hFFC9FFC9FFC9FFC9FFC9FFC8FFC8FFC8FFC8FFC8FFC8FFC7FFC7FFC7FFC7FFC7),
    .INIT_31(256'hFFCCFFCCFFCCFFCBFFCBFFCBFFCBFFCBFFCBFFCAFFCAFFCAFFCAFFCAFFCAFFC9),
    .INIT_32(256'hFFCFFFCFFFCFFFCEFFCEFFCEFFCEFFCEFFCDFFCDFFCDFFCDFFCDFFCDFFCCFFCC),
    .INIT_33(256'hFFD2FFD2FFD2FFD1FFD1FFD1FFD1FFD1FFD0FFD0FFD0FFD0FFD0FFD0FFCFFFCF),
    .INIT_34(256'hFFD5FFD5FFD5FFD5FFD4FFD4FFD4FFD4FFD4FFD3FFD3FFD3FFD3FFD3FFD2FFD2),
    .INIT_35(256'hFFD9FFD8FFD8FFD8FFD8FFD7FFD7FFD7FFD7FFD7FFD6FFD6FFD6FFD6FFD6FFD5),
    .INIT_36(256'hFFDCFFDCFFDCFFDBFFDBFFDBFFDBFFDAFFDAFFDAFFDAFFDAFFD9FFD9FFD9FFD9),
    .INIT_37(256'hFFE0FFDFFFDFFFDFFFDFFFDEFFDEFFDEFFDEFFDEFFDDFFDDFFDDFFDDFFDCFFDC),
    .INIT_38(256'hFFE3FFE3FFE3FFE3FFE2FFE2FFE2FFE2FFE1FFE1FFE1FFE1FFE1FFE0FFE0FFE0),
    .INIT_39(256'hFFE7FFE7FFE7FFE6FFE6FFE6FFE6FFE5FFE5FFE5FFE5FFE4FFE4FFE4FFE4FFE4),
    .INIT_3A(256'hFFEBFFEBFFEBFFEAFFEAFFEAFFEAFFE9FFE9FFE9FFE9FFE8FFE8FFE8FFE8FFE7),
    .INIT_3B(256'hFFEFFFEFFFEFFFEEFFEEFFEEFFEEFFEDFFEDFFEDFFEDFFECFFECFFECFFECFFEB),
    .INIT_3C(256'hFFF3FFF3FFF3FFF2FFF2FFF2FFF2FFF1FFF1FFF1FFF1FFF0FFF0FFF0FFF0FFEF),
    .INIT_3D(256'hFFF7FFF7FFF7FFF6FFF6FFF6FFF6FFF5FFF5FFF5FFF5FFF4FFF4FFF4FFF4FFF3),
    .INIT_3E(256'hFFFBFFFBFFFBFFFBFFFAFFFAFFFAFFFAFFF9FFF9FFF9FFF9FFF8FFF8FFF8FFF8),
    .INIT_3F(256'h0000FFFFFFFFFFFFFFFFFFFEFFFEFFFEFFFEFFFDFFFDFFFDFFFDFFFCFFFCFFFC),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[2] 
       (.ADDRARDADDR({\index1_reg_rep[9]__37 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[2] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[2]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[2] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[2]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h03AA036C032E02F002B10273023501F601B80179013A00FC00BD007E003F0000),
    .INIT_01(256'h07810744070706CA068D0650061305D50598055B051D04DF04A20464042603E8),
    .INIT_02(256'h0B440B090ACD0A910A550A1A09DE09A20965092908ED08B00874083707FB07BE),
    .INIT_03(256'h0EF10EB70E7D0E430E080DCE0D930D580D1E0CE30CA80C6D0C320BF60BBB0B80),
    .INIT_04(256'h1287124E121511DC11A4116B113110F810BF1086104C10130FD90F9F0F650F2B),
    .INIT_05(256'h160215CB1594155D152614EE14B7147F1448141013D813A01368133012F712BF),
    .INIT_06(256'h1963192E18F818C3188D1858182217EC17B61780174A171316DD16A716701639),
    .INIT_07(256'h1CA71C731C401C0C1BD91BA51B711B3D1B091AD41AA01A6B1A371A0219CD1998),
    .INIT_08(256'h1FCC1F9B1F691F381F061ED41EA21E701E3D1E0B1DD91DA61D731D401D0D1CDA),
    .INIT_09(256'h22D322A322742244221421E421B421842154212320F320C220912060202F1FFE),
    .INIT_0A(256'h25B8258A255D252F250224D424A624782449241B23EC23BE238F236023312302),
    .INIT_0B(256'h287B2850282427F927CD27A22776274A271E26F126C52698266C263F261225E5),
    .INIT_0C(256'h2B1B2AF22AC92A9F2A762A4D2A2329F929CF29A5297B2951292628FC28D128A6),
    .INIT_0D(256'h2D962D702D492D222CFB2CD42CAC2C852C5D2C352C0D2BE52BBD2B952B6C2B43),
    .INIT_0E(256'h2FED2FC82FA42F7F2F5B2F362F112EEB2EC62EA12E7B2E552E2F2E092DE32DBD),
    .INIT_0F(256'h321D31FB31D931B731943172314F312D310A30E630C330A0307C305930353011),
    .INIT_10(256'h3427340733E733C833A83388336833473327330632E532C432A332823260323F),
    .INIT_11(256'h360935EC35CF35B1359435763559353B351D34FE34E034C134A3348434653446),
    .INIT_12(256'h37C337A8378E37733758373D3722370636EB36CF36B33697367B365F36423625),
    .INIT_13(256'h3954393D3924390C38F438DB38C338AA38913878385E3845382B381137F737DD),
    .INIT_14(256'h3ABD3AA83A923A7D3A673A513A3B3A253A0E39F739E139CA39B3399B3984396C),
    .INIT_15(256'h3BFD3BEA3BD73BC43BB13B9E3B8A3B763B623B4E3B3A3B263B113AFC3AE83AD3),
    .INIT_16(256'h3D143D043CF33CE33CD23CC13CB03C9F3C8E3C7C3C6A3C593C473C353C223C10),
    .INIT_17(256'h3E013DF33DE63DD83DCA3DBB3DAD3D9E3D903D813D723D623D533D433D343D24),
    .INIT_18(256'h3EC53EBA3EAF3EA33E983E8C3E803E743E683E5C3E4F3E433E363E293E1C3E0E),
    .INIT_19(256'h3F603F573F4F3F463F3D3F343F2B3F213F183F0E3F043EFA3EF03EE53EDB3ED0),
    .INIT_1A(256'h3FD23FCC3FC63FBF3FB93FB23FAC3FA53F9E3F973F8F3F883F803F783F703F68),
    .INIT_1B(256'h401B401740144010400C4008400440003FFB3FF63FF23FED3FE83FE23FDD3FD7),
    .INIT_1C(256'h403B403A4039403840374035403440324030402E402C4029402740244021401E),
    .INIT_1D(256'h4034403640374039403A403B403B403C403D403D403D403D403D403D403D403C),
    .INIT_1E(256'h4006400A400E401140154018401C401F402240254027402A402C402E40304032),
    .INIT_1F(256'h3FB03FB73FBD3FC33FC93FCF3FD53FDA3FE03FE53FEA3FEF3FF43FF93FFD4001),
    .INIT_20(256'h3F353F3E3F473F4F3F583F603F683F703F783F7F3F873F8E3F953F9C3FA33FAA),
    .INIT_21(256'h3E953EA03EAB3EB63EC03ECB3ED53EE03EEA3EF43EFD3F073F113F1A3F233F2C),
    .INIT_22(256'h3DD03DDD3DEB3DF83E053E113E1E3E2B3E373E433E4F3E5B3E673E733E7E3E8A),
    .INIT_23(256'h3CE83CF73D073D163D253D343D433D523D603D6F3D7D3D8B3D993DA73DB53DC3),
    .INIT_24(256'h3BDD3BEF3C003C123C233C343C453C563C673C773C883C983CA83CB83CC83CD8),
    .INIT_25(256'h3AB13AC53AD83AEC3AFF3B123B253B383B4B3B5E3B703B833B953BA73BB93BCB),
    .INIT_26(256'h3965397A399039A539BB39D039E539FA3A0F3A233A383A4D3A613A753A893A9D),
    .INIT_27(256'h37F93811382838403857386E3885389C38B338C938E038F6390D39233939394F),
    .INIT_28(256'h3670368936A336BC36D536EE3707371F3738375137693781379A37B237CA37E1),
    .INIT_29(256'h34CA34E53500351B35363551356B358635A035BB35D535EF36093623363D3656),
    .INIT_2A(256'h330933263342335F337B339833B433D033ED340934253440345C3478349334AF),
    .INIT_2B(256'h312E314C316A318931A731C531E33201321E323C325A3277329432B232CF32EC),
    .INIT_2C(256'h2F3A2F5A2F7A2F9A2FB92FD92FF83018303730563075309430B330D230F1310F),
    .INIT_2D(256'h2D302D512D722D942DB52DD62DF62E172E382E592E792E992EBA2EDA2EFA2F1A),
    .INIT_2E(256'h2B102B332B552B782B9A2BBC2BDE2C012C232C452C662C882CAA2CCC2CED2D0F),
    .INIT_2F(256'h28DC290029242948296B298F29B229D529F92A1C2A3F2A622A852AA82ACB2AED),
    .INIT_30(256'h269626BB26E027052729274E2773279727BC27E028042828284D2871289528B9),
    .INIT_31(256'h243F2465248B24B124D724FC25222547256D259225B825DD26022627264C2671),
    .INIT_32(256'h21D922002227224D2274229B22C122E8230E2334235B238123A723CD23F32419),
    .INIT_33(256'h1F661F8D1FB51FDC2004202B2052207A20A120C820EF2116213E2165218B21B2),
    .INIT_34(256'h1CE61D0E1D361D5F1D871DAF1DD71DFF1E271E4F1E771E9F1EC71EEE1F161F3E),
    .INIT_35(256'h1A5C1A851AAE1AD71AFF1B281B511B791BA21BCB1BF31C1C1C441C6D1C951CBE),
    .INIT_36(256'h17C917F3181C1845186F189818C118EA1914193D1966198F19B819E11A0A1A33),
    .INIT_37(256'h1530155A158315AD15D71600162A1654167D16A716D116FA1724174D177717A0),
    .INIT_38(256'h129112BB12E5130F13391363138D13B713E1140B1435145F148814B214DC1506),
    .INIT_39(256'h0FEE10181043106D109710C110EB11161140116A119411BE11E81213123D1267),
    .INIT_3A(256'h0D490D740D9E0DC80DF30E1D0E470E720E9C0EC60EF00F1B0F450F6F0F9A0FC4),
    .INIT_3B(256'h0AA40ACE0AF90B230B4D0B780BA20BCC0BF70C210C4B0C760CA00CCA0CF50D1F),
    .INIT_3C(256'h0800082A0854087E08A908D308FD09270952097C09A609D009FB0A250A4F0A7A),
    .INIT_3D(256'h055E058805B205DC06060630065A068406AF06D90703072D0757078107AB07D6),
    .INIT_3E(256'h02C102EB0314033E0368039103BB03E5040F04390463048C04B604E0050A0534),
    .INIT_3F(256'h00290053007C00A500CF00F80121014B0174019E01C701F1021A0244026E0297),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[30] 
       (.ADDRARDADDR({\index1_reg_rep[9]__36 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[30] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[30]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[30] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[30]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFD99FDC2FDEBFE13FE3CFE65FE8EFEB7FEE0FF09FF32FF5BFF84FFAEFFD70000),
    .INIT_01(256'hFB11FB39FB62FB8AFBB2FBDBFC03FC2BFC54FC7CFCA5FCCEFCF6FD1FFD47FD70),
    .INIT_02(256'hF894F8BBF8E3F90BF932F95AF982F9A9F9D1F9F9FA21FA49FA71FA99FAC1FAE9),
    .INIT_03(256'hF622F649F66FF696F6BDF6E4F70BF732F759F780F7A8F7CFF7F6F81EF845F86C),
    .INIT_04(256'hF3BDF3E3F409F42FF455F47BF4A1F4C7F4EEF514F53AF561F587F5AEF5D4F5FB),
    .INIT_05(256'hF166F18BF1B0F1D5F1FAF21FF245F26AF28FF2B5F2DAF300F326F34BF371F397),
    .INIT_06(256'hEF1EEF42EF66EF8BEFAFEFD3EFF7F01CF040F065F089F0AEF0D3F0F7F11CF141),
    .INIT_07(256'hECE8ED0BED2EED51ED74ED97EDBAEDDDEE01EE24EE48EE6BEE8FEEB3EED7EEFA),
    .INIT_08(256'hEAC3EAE4EB06EB28EB4AEB6CEB8EEBB1EBD3EBF5EC18EC3AEC5DEC7FECA2ECC5),
    .INIT_09(256'hE8B0E8D1E8F2E912E933E954E975E996E9B7E9D8E9FAEA1BEA3CEA5EEA7FEAA1),
    .INIT_0A(256'hE6B2E6D2E6F1E710E730E750E76FE78FE7AFE7CFE7EFE80FE82FE84FE870E890),
    .INIT_0B(256'hE4C9E4E7E505E523E541E560E57EE59CE5BBE5DAE5F8E617E636E655E674E693),
    .INIT_0C(256'hE2F6E312E32FE34CE368E385E3A2E3BFE3DDE3FAE417E435E452E470E48DE4AB),
    .INIT_0D(256'hE139E154E16FE18BE1A6E1C2E1DDE1F9E215E230E24CE268E284E2A1E2BDE2D9),
    .INIT_0E(256'hDF94DFAEDFC7DFE1DFFBE015E02FE049E064E07EE098E0B3E0CEE0E8E103E11E),
    .INIT_0F(256'hDE07DE1FDE38DE50DE68DE81DE99DEB2DECBDEE4DEFCDF16DF2FDF48DF61DF7B),
    .INIT_10(256'hDC94DCAADCC1DCD7DCEEDD05DD1CDD33DD4ADD62DD79DD91DDA8DDC0DDD8DDEF),
    .INIT_11(256'hDB3ADB4EDB63DB78DB8EDBA3DBB8DBCEDBE3DBF9DC0FDC25DC3BDC51DC67DC7D),
    .INIT_12(256'hD9FADA0DDA20DA34DA47DA5BDA6FDA82DA96DAAADABFDAD3DAE7DAFCDB10DB25),
    .INIT_13(256'hD8D4D8E6D8F8D909D91BD92DD93FD951D964D976D989D99BD9AED9C1D9D4D9E7),
    .INIT_14(256'hD7CAD7DAD7EAD7FAD80AD81AD82BD83BD84CD85DD86DD87ED88FD8A0D8B2D8C3),
    .INIT_15(256'hD6DBD6E9D6F8D706D714D723D732D740D74FD75ED76DD77DD78CD79BD7ABD7BA),
    .INIT_16(256'hD608D615D621D62ED63AD647D654D661D66ED67CD689D696D6A4D6B2D6BFD6CD),
    .INIT_17(256'hD551D55CD567D571D57CD587D593D59ED5A9D5B5D5C0D5CCD5D8D5E4D5F0D5FC),
    .INIT_18(256'hD4B6D4BFD4C8D4D1D4DAD4E4D4EDD4F6D500D50AD514D51ED528D532D53CD547),
    .INIT_19(256'hD437D43ED446D44DD454D45CD464D46BD473D47BD483D48BD494D49CD4A5D4AD),
    .INIT_1A(256'hD3D5D3DAD3DFD3E5D3EBD3F0D3F6D3FCD402D409D40FD415D41CD423D429D430),
    .INIT_1B(256'hD38ED392D395D399D39DD3A1D3A5D3A9D3AED3B2D3B7D3BCD3C0D3C5D3CAD3CF),
    .INIT_1C(256'hD364D365D367D369D36CD36ED370D373D375D378D37BD37ED381D384D387D38B),
    .INIT_1D(256'hD355D355D355D356D356D357D357D358D359D35AD35BD35CD35DD35FD360D362),
    .INIT_1E(256'hD362D360D35FD35DD35CD35BD35AD359D358D357D357D356D356D355D355D355),
    .INIT_1F(256'hD38AD387D384D381D37ED37BD378D375D373D370D36ED36CD369D367D365D364),
    .INIT_20(256'hD3CED3C9D3C4D3BFD3BAD3B6D3B1D3ADD3A9D3A4D3A0D39CD399D395D391D38E),
    .INIT_21(256'hD42BD425D41ED418D411D40BD405D3FFD3F9D3F3D3EED3E8D3E3D3DDD3D8D3D3),
    .INIT_22(256'hD4A3D49BD493D48BD483D47BD473D46CD464D45DD455D44ED447D440D439D432),
    .INIT_23(256'hD535D52BD521D517D50ED504D4FBD4F2D4E9D4E0D4D7D4CED4C5D4BDD4B4D4AC),
    .INIT_24(256'hD5DFD5D4D5C8D5BDD5B2D5A7D59CD591D587D57CD572D567D55DD553D549D53F),
    .INIT_25(256'hD6A2D695D688D67BD66FD662D656D649D63DD631D625D619D60DD602D5F6D5EA),
    .INIT_26(256'hD77CD76ED75FD751D743D735D727D719D70CD6FED6F1D6E3D6D6D6C9D6BCD6AF),
    .INIT_27(256'hD86DD85DD84ED83ED82FD81FD810D801D7F2D7E3D7D4D7C5D7B6D7A7D799D78A),
    .INIT_28(256'hD974D963D952D941D930D920D90FD8FED8EED8DDD8CDD8BDD8ADD89DD88DD87D),
    .INIT_29(256'hDA91DA7EDA6CDA5ADA47DA35DA23DA12DA00D9EED9DCD9CBD9B9D9A8D997D985),
    .INIT_2A(256'hDBC1DBAEDB9ADB87DB73DB60DB4DDB39DB26DB13DB00DAEEDADBDAC8DAB6DAA3),
    .INIT_2B(256'hDD06DCF1DCDCDCC7DCB3DC9EDC8ADC75DC61DC4DDC39DC25DC11DBFDDBE9DBD5),
    .INIT_2C(256'hDE5CDE46DE30DE1BDE05DDEFDDDADDC4DDAFDD99DD84DD6FDD5ADD44DD2FDD1A),
    .INIT_2D(256'hDFC5DFAEDF97DF80DF69DF52DF3BDF25DF0EDEF8DEE1DECBDEB5DE9FDE88DE72),
    .INIT_2E(256'hE13DE125E10DE0F5E0DEE0C6E0AEE096E07FE067E050E039E021E00ADFF3DFDC),
    .INIT_2F(256'hE2C5E2ADE294E27BE262E249E231E218E200E1E7E1CFE1B6E19EE186E16DE155),
    .INIT_30(256'hE45CE442E429E40FE3F5E3DCE3C2E3A8E38FE376E35CE343E32AE311E2F8E2DE),
    .INIT_31(256'hE600E5E5E5CBE5B0E596E57BE561E547E52CE512E4F8E4DEE4C4E4AAE490E476),
    .INIT_32(256'hE7B0E795E779E75EE743E728E70DE6F2E6D7E6BCE6A1E686E66BE650E635E61B),
    .INIT_33(256'hE96BE94FE933E917E8FBE8E0E8C4E8A8E88CE871E855E839E81EE802E7E7E7CB),
    .INIT_34(256'hEB30EB13EAF7EADAEABEEAA2EA85EA69EA4CEA30EA14E9F8E9DBE9BFE9A3E987),
    .INIT_35(256'hECFEECE1ECC4ECA7EC8AEC6DEC50EC33EC16EBF9EBDCEBBFEBA3EB86EB69EB4D),
    .INIT_36(256'hEED3EEB5EE98EE7AEE5DEE40EE22EE05EDE7EDCAEDADED90ED72ED55ED38ED1B),
    .INIT_37(256'hF0AFF091F073F055F037F019EFFCEFDEEFC0EFA2EF85EF67EF49EF2CEF0EEEF0),
    .INIT_38(256'hF28FF271F253F235F217F1F9F1DAF1BCF19EF180F162F144F126F108F0EAF0CC),
    .INIT_39(256'hF474F456F437F419F3FAF3DCF3BEF3A0F381F363F345F326F308F2EAF2CCF2AD),
    .INIT_3A(256'hF65BF63DF61EF600F5E1F5C3F5A4F586F567F549F52BF50CF4EEF4CFF4B1F492),
    .INIT_3B(256'hF845F826F807F7E9F7CAF7ACF78DF76FF750F731F713F6F4F6D6F6B7F699F67A),
    .INIT_3C(256'hFA2EFA10F9F1F9D2F9B4F995F977F958F939F91BF8FCF8DEF8BFF8A0F882F863),
    .INIT_3D(256'hFC17FBF9FBDAFBBBFB9DFB7EFB60FB41FB23FB04FAE6FAC7FAA9FA8AFA6BFA4D),
    .INIT_3E(256'hFDFEFDE0FDC1FDA3FD84FD66FD48FD29FD0BFCECFCCEFCAFFC91FC73FC54FC36),
    .INIT_3F(256'hFFE2FFC4FFA6FF87FF69FF4BFF2DFF0FFEF0FED2FEB4FE96FE77FE59FE3BFE1C),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[31] 
       (.ADDRARDADDR({\index1_reg_rep[9]__21 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[31] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[31]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[31] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[31]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h01C201A401860168014A012C010E00F000D200B400960078005A003C001E0000),
    .INIT_01(256'h039C037F036103440326030802EB02CD02B00292027402570239021B01FD01DF),
    .INIT_02(256'h057005530536051904FC04DF04C204A40487046A044D042F041203F403D703BA),
    .INIT_03(256'h073D0721070406E706CB06AE069106740658063B061E060105E405C705AA058D),
    .INIT_04(256'h090108E508C908AD089108750859083D0820080407E807CB07AF07930776075A),
    .INIT_05(256'h0ABC0AA10A850A6A0A4F0A330A1709FC09E009C409A9098D097109550939091D),
    .INIT_06(256'h0C6D0C520C370C1D0C020BE70BCC0BB10B960B7B0B600B450B290B0E0AF30AD8),
    .INIT_07(256'h0E120DF80DDE0DC40DAA0D900D750D5B0D410D260D0C0CF20CD70CBD0CA20C87),
    .INIT_08(256'h0FAB0F920F780F5F0F460F2C0F130EF90EE00EC60EAD0E930E790E600E460E2C),
    .INIT_09(256'h1137111E110610ED10D510BC10A4108B1072105A10411028100F0FF60FDD0FC4),
    .INIT_0A(256'h12B4129D1285126E1256123F1227120F11F711DF11C711AF1197117F1167114F),
    .INIT_0B(256'h1423140D13F613E013C913B2139C1385136E135713401329131212FA12E312CC),
    .INIT_0C(256'h1583156E15581542152D1517150114EB14D514BF14A91493147D14671450143A),
    .INIT_0D(256'h16D216BE16A916951680166B16571642162D1618160315EE15D815C315AE1598),
    .INIT_0E(256'h181117FE17EA17D717C317AF179B178817741760174C17381724170F16FB16E7),
    .INIT_0F(256'h193E192C1919190718F418E218CF18BC18AA189718841871185E184B18381824),
    .INIT_10(256'h1A591A481A371A251A141A0219F119DF19CE19BC19AA19981986197419621950),
    .INIT_11(256'h1B611B511B411B311B211B111B001AF01AE01ACF1ABE1AAE1A9D1A8C1A7B1A6A),
    .INIT_12(256'h1C571C481C391C2A1C1B1C0C1BFD1BEE1BDE1BCF1BC01BB01BA01B911B811B71),
    .INIT_13(256'h1D391D2B1D1D1D101D021CF41CE61CD81CCA1CBC1CAE1C9F1C911C831C741C65),
    .INIT_14(256'h1E071DFA1DEE1DE21DD51DC81DBC1DAF1DA21D951D881D7B1D6E1D611D531D46),
    .INIT_15(256'h1EC01EB51EAA1E9F1E941E891E7D1E721E661E5A1E4F1E431E371E2B1E1F1E13),
    .INIT_16(256'h1F661F5C1F521F481F3E1F341F2A1F201F161F0B1F011EF61EEC1EE11ED61ECB),
    .INIT_17(256'h1FF71FEE1FE61FDD1FD41FCC1FC31FBA1FB11FA81F9F1F951F8C1F831F791F70),
    .INIT_18(256'h2072206B2064205D2055204E2046203F2037202F202720202017200F20071FFF),
    .INIT_19(256'h20D920D320CE20C820C220BB20B520AF20A820A2209B2095208E208720802079),
    .INIT_1A(256'h212B21272122211D21192114210F210A2105210020FA20F520F020EA20E520DF),
    .INIT_1B(256'h216821652161215E215B215721532150214C214821442140213C21382134212F),
    .INIT_1C(256'h218F218E218C218A2187218521832181217E217C2179217621742171216E216B),
    .INIT_1D(256'h21A221A221A121A0219F219F219E219D219B219A219921982196219521932191),
    .INIT_1E(256'h21A021A121A121A221A221A321A321A321A421A421A421A421A321A321A321A3),
    .INIT_1F(256'h2189218B218D218F219121922194219621972198219A219B219C219D219E219F),
    .INIT_20(256'h215E216121642167216A216D2170217321762179217B217E2180218221852187),
    .INIT_21(256'h211E21232127212C213021342138213C214021442148214C215021532157215A),
    .INIT_22(256'h20CB20D020D620DC20E120E720EC20F220F720FC21012106210B211021152119),
    .INIT_23(256'h2064206B20722078207F2086208D2093209A20A020A620AD20B320B920BF20C5),
    .INIT_24(256'h1FEA1FF21FFA2002200A2012201A202120292031203820402047204E2055205D),
    .INIT_25(256'h1F5D1F661F6F1F791F821F8B1F941F9D1FA61FAE1FB71FC01FC81FD11FD91FE1),
    .INIT_26(256'h1EBE1EC81ED31EDD1EE71EF11EFC1F061F101F191F231F2D1F371F401F4A1F53),
    .INIT_27(256'h1E0D1E191E241E301E3B1E461E511E5D1E681E731E7E1E881E931E9E1EA91EB3),
    .INIT_28(256'h1D4B1D581D641D711D7D1D8A1D961DA21DAE1DBA1DC61DD21DDE1DEA1DF61E02),
    .INIT_29(256'h1C791C871C941CA21CAF1CBC1CCA1CD71CE41CF11CFE1D0B1D181D251D321D3F),
    .INIT_2A(256'h1B971BA51BB41BC21BD11BDF1BED1BFC1C0A1C181C261C341C421C501C5E1C6B),
    .INIT_2B(256'h1AA51AB51AC41AD41AE31AF21B021B111B201B2F1B3E1B4D1B5C1B6B1B791B88),
    .INIT_2C(256'h19A519B619C619D619E719F71A071A171A271A371A471A571A671A761A861A96),
    .INIT_2D(256'h189818A918BA18CB18DC18ED18FE190F19201931194219531963197419841995),
    .INIT_2E(256'h177D178F17A117B317C517D617E817FA180C181D182F18411852186418751886),
    .INIT_2F(256'h16561668167B168E16A016B316C616D816EB16FD170F1722173417461758176B),
    .INIT_30(256'h15231536154A155D15711584159715AA15BE15D115E415F7160A161D16301643),
    .INIT_31(256'h13E613FA140E14221436144A145E14721486149914AD14C114D514E814FC150F),
    .INIT_32(256'h129F12B312C812DD12F11306131A132F13431358136C1380139513A913BD13D2),
    .INIT_33(256'h114E11641179118E11A311B811CD11E311F8120D12221236124B12601275128A),
    .INIT_34(256'h0FF6100C10221037104D10631078108E10A310B910CE10E410F9110F11241139),
    .INIT_35(256'h0E970EAD0EC30ED90EEF0F050F1B0F310F470F5D0F730F890F9F0FB50FCB0FE1),
    .INIT_36(256'h0D310D480D5E0D750D8B0DA20DB80DCE0DE50DFB0E110E280E3E0E540E6B0E81),
    .INIT_37(256'h0BC60BDD0BF40C0A0C210C380C4F0C660C7C0C930CAA0CC00CD70CED0D040D1B),
    .INIT_38(256'h0A560A6D0A850A9C0AB30ACA0AE10AF80B0F0B260B3D0B540B6B0B810B980BAF),
    .INIT_39(256'h08E308FA0912092909400958096F0986099D09B409CC09E309FA0A110A280A3F),
    .INIT_3A(256'h076D0785079C07B407CB07E207FA0811082808400857086F0886089D08B508CC),
    .INIT_3B(256'h05F6060D0625063C0654066B0683069A06B206C906E106F8070F0727073E0756),
    .INIT_3C(256'h047D049504AC04C404DB04F3050A05220539055105680580059705AF05C705DE),
    .INIT_3D(256'h0305031C0334034B0363037A039203A903C103D803F00407041F0436044E0465),
    .INIT_3E(256'h018D01A401BC01D301EB0202021A0231024902600278028F02A702BE02D602ED),
    .INIT_3F(256'h0017002F0046005D0074008C00A300BA00D200E901010118012F0147015E0176),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[32] 
       (.ADDRARDADDR({\index1_reg_rep[9]__44 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[32] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[32]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[32] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[32]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFEA4FEBBFED2FEEAFF01FF18FF2FFF46FF5DFF75FF8CFFA3FFBAFFD1FFE90000),
    .INIT_01(256'hFD35FD4CFD63FD79FD90FDA7FDBEFDD5FDECFE03FE1AFE31FE48FE5FFE76FE8D),
    .INIT_02(256'hFBCAFBE0FBF7FC0EFC24FC3BFC51FC68FC7FFC96FCACFCC3FCDAFCF0FD07FD1E),
    .INIT_03(256'hFA64FA7AFA91FAA7FABDFAD3FAEAFB00FB16FB2DFB43FB5AFB70FB86FB9DFBB3),
    .INIT_04(256'hF905F91AF930F946F95CF972F988F99EF9B4F9CAF9E0F9F6FA0CFA22FA38FA4E),
    .INIT_05(256'hF7ACF7C1F7D7F7ECF801F817F82CF842F857F86DF883F898F8AEF8C3F8D9F8EF),
    .INIT_06(256'hF65BF670F685F699F6AEF6C3F6D8F6EDF702F717F72DF742F757F76CF781F797),
    .INIT_07(256'hF512F527F53BF54FF564F578F58CF5A1F5B5F5CAF5DFF5F3F608F61DF631F646),
    .INIT_08(256'hF3D3F3E6F3FAF40EF422F436F449F45DF471F485F499F4ADF4C1F4D6F4EAF4FE),
    .INIT_09(256'hF29DF2B0F2C3F2D6F2EAF2FDF310F323F337F34AF35DF371F384F398F3ABF3BF),
    .INIT_0A(256'hF172F184F197F1A9F1BCF1CEF1E1F1F3F206F219F22CF23EF251F264F277F28A),
    .INIT_0B(256'hF052F063F075F087F099F0ABF0BCF0CEF0E0F0F2F105F117F129F13BF14DF160),
    .INIT_0C(256'hEF3EEF4EEF5FEF70EF81EF93EFA4EFB5EFC6EFD7EFE9EFFAF00CF01DF02FF040),
    .INIT_0D(256'hEE36EE46EE56EE66EE76EE87EE97EEA8EEB8EEC8EED9EEEAEEFAEF0BEF1CEF2D),
    .INIT_0E(256'hED3AED4AED59ED69ED78ED88ED97EDA7EDB6EDC6EDD6EDE6EDF6EE05EE15EE25),
    .INIT_0F(256'hEC4DEC5BEC6AEC78EC87EC96ECA4ECB3ECC2ECD1ECE0ECEFECFEED0DED1CED2B),
    .INIT_10(256'hEB6DEB7AEB88EB96EBA4EBB1EBBFEBCDEBDBEBE9EBF7EC05EC13EC22EC30EC3E),
    .INIT_11(256'hEA9BEAA8EAB5EAC1EACEEADBEAE8EAF5EB02EB0FEB1DEB2AEB37EB44EB52EB5F),
    .INIT_12(256'hE9D8E9E4E9F0E9FCEA08EA14EA20EA2CEA38EA44EA50EA5DEA69EA76EA82EA8F),
    .INIT_13(256'hE924E92FE93AE945E950E95BE966E971E97DE988E993E99EE9AAE9B5E9C1E9CD),
    .INIT_14(256'hE880E88AE894E89EE8A8E8B2E8BCE8C6E8D0E8DBE8E5E8EFE8FAE904E90FE91A),
    .INIT_15(256'hE7EBE7F4E7FDE806E80FE818E821E82AE834E83DE846E850E859E863E86CE876),
    .INIT_16(256'hE766E76EE776E77EE786E78EE796E79EE7A7E7AFE7B7E7C0E7C8E7D1E7DAE7E2),
    .INIT_17(256'hE6F1E6F8E6FFE706E70DE714E71BE722E72AE731E738E740E747E74FE757E75E),
    .INIT_18(256'hE68DE693E698E69EE6A4E6AAE6B1E6B7E6BDE6C3E6CAE6D0E6D7E6DDE6E4E6EB),
    .INIT_19(256'hE638E63DE642E647E64CE651E656E65BE661E666E66BE671E676E67CE681E687),
    .INIT_1A(256'hE5F5E5F9E5FCE600E604E608E60CE610E615E619E61DE622E626E62BE62FE634),
    .INIT_1B(256'hE5C2E5C4E5C7E5CAE5CDE5D0E5D3E5D6E5D9E5DCE5E0E5E3E5E6E5EAE5EDE5F1),
    .INIT_1C(256'hE59FE5A1E5A2E5A4E5A6E5A8E5AAE5ACE5AEE5B0E5B3E5B5E5B7E5BAE5BCE5BF),
    .INIT_1D(256'hE58DE58DE58EE58FE590E591E592E593E594E595E596E597E599E59AE59CE59D),
    .INIT_1E(256'hE58BE58BE58AE58AE58AE58AE58AE58AE58AE58AE58AE58AE58BE58BE58CE58C),
    .INIT_1F(256'hE59AE598E597E596E594E593E592E591E590E58FE58FE58EE58DE58CE58CE58B),
    .INIT_20(256'hE5B8E5B6E5B4E5B1E5AFE5ADE5ABE5A9E5A7E5A5E5A3E5A1E5A0E59EE59DE59B),
    .INIT_21(256'hE5E7E5E4E5E0E5DDE5DAE5D7E5D4E5D1E5CEE5CBE5C8E5C5E5C2E5C0E5BDE5BB),
    .INIT_22(256'hE625E621E61DE619E614E610E60CE608E604E600E5FDE5F9E5F5E5F1E5EEE5EA),
    .INIT_23(256'hE673E66EE669E664E65EE659E654E64FE64AE646E641E63CE637E633E62EE62A),
    .INIT_24(256'hE6D1E6CAE6C4E6BEE6B8E6B2E6ACE6A6E6A0E69AE695E68FE689E684E67EE679),
    .INIT_25(256'hE73DE735E72EE727E720E719E712E70CE705E6FEE6F7E6F1E6EAE6E4E6DDE6D7),
    .INIT_26(256'hE7B7E7AFE7A7E79FE797E78FE788E780E778E770E769E761E75AE752E74BE744),
    .INIT_27(256'hE840E837E82EE825E81CE814E80BE802E7FAE7F1E7E9E7E0E7D8E7D0E7C7E7BF),
    .INIT_28(256'hE8D6E8CCE8C3E8B9E8AFE8A6E89CE893E889E880E877E86DE864E85BE852E849),
    .INIT_29(256'hE97AE96FE965E95AE950E945E93BE931E926E91CE912E908E8FEE8F4E8EAE8E0),
    .INIT_2A(256'hEA2AEA1FEA13EA08E9FDE9F2E9E6E9DBE9D0E9C5E9BAE9B0E9A5E99AE98FE984),
    .INIT_2B(256'hEAE7EADBEACEEAC2EAB6EAAAEA9FEA93EA87EA7BEA6FEA64EA58EA4DEA41EA36),
    .INIT_2C(256'hEBAFEBA2EB95EB89EB7CEB6FEB63EB56EB49EB3DEB30EB24EB18EB0BEAFFEAF3),
    .INIT_2D(256'hEC82EC75EC67EC5AEC4DEC3FEC32EC25EC17EC0AEBFDEBF0EBE3EBD6EBC9EBBC),
    .INIT_2E(256'hED60ED52ED44ED36ED28ED1AED0CECFEECF0ECE2ECD4ECC7ECB9ECABEC9EEC90),
    .INIT_2F(256'hEE48EE3AEE2BEE1CEE0EEDFFEDF0EDE2EDD3EDC5EDB6EDA8ED9AED8BED7DED6F),
    .INIT_30(256'hEF3AEF2AEF1BEF0CEEFDEEEDEEDEEECFEEC0EEB1EEA2EE93EE84EE75EE66EE57),
    .INIT_31(256'hF034F024F014F004EFF5EFE5EFD5EFC5EFB6EFA6EF97EF87EF77EF68EF59EF49),
    .INIT_32(256'hF136F125F115F105F0F5F0E4F0D4F0C4F0B4F0A4F094F084F074F064F054F044),
    .INIT_33(256'hF23FF22EF21EF20DF1FCF1ECF1DBF1CAF1BAF1A9F199F188F178F167F157F146),
    .INIT_34(256'hF34FF33EF32DF31CF30BF2FAF2E9F2D8F2C7F2B6F2A5F294F283F272F261F250),
    .INIT_35(256'hF465F454F442F431F41FF40EF3FDF3EBF3DAF3C8F3B7F3A6F394F383F372F361),
    .INIT_36(256'hF581F56FF55DF54BF53AF528F516F504F4F3F4E1F4CFF4BDF4ACF49AF489F477),
    .INIT_37(256'hF6A1F68FF67DF66AF658F646F634F622F610F5FEF5ECF5DAF5C8F5B6F5A5F593),
    .INIT_38(256'hF7C5F7B2F7A0F78EF77BF769F757F744F732F720F70EF6FCF6E9F6D7F6C5F6B3),
    .INIT_39(256'hF8EBF8D9F8C6F8B4F8A1F88FF87DF86AF858F845F833F820F80EF7FCF7E9F7D7),
    .INIT_3A(256'hFA15FA02F9EFF9DDF9CAF9B8F9A5F992F980F96DF95BF948F936F923F910F8FE),
    .INIT_3B(256'hFB40FB2DFB1AFB07FAF5FAE2FACFFABDFAAAFA97FA85FA72FA5FFA4DFA3AFA27),
    .INIT_3C(256'hFC6BFC59FC46FC33FC20FC0EFBFBFBE8FBD5FBC3FBB0FB9DFB8BFB78FB65FB52),
    .INIT_3D(256'hFD98FD85FD72FD5FFD4DFD3AFD27FD14FD02FCEFFCDCFCC9FCB6FCA4FC91FC7E),
    .INIT_3E(256'hFEC3FEB0FE9EFE8BFE78FE66FE53FE40FE2DFE1BFE08FDF5FDE3FDD0FDBDFDAA),
    .INIT_3F(256'hFFEDFFDBFFC8FFB6FFA3FF90FF7EFF6BFF58FF46FF33FF20FF0EFEFBFEE8FED6),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[33] 
       (.ADDRARDADDR({\index1_reg_rep[9]__5 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[33] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[33]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[33] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[33]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0116010300F100DE00CC00B900A700940082006F005D004A0038002500130000),
    .INIT_01(256'h023C02290217020501F201E001CE01BB01A90197018401720160014D013B0128),
    .INIT_02(256'h035E034C033A03280316030402F102DF02CD02BB02A90297028402720260024E),
    .INIT_03(256'h047C046B04590447043504230412040003EE03DC03CA03B803A6039403820370),
    .INIT_04(256'h05960585057305620550053F052D051C050A04F804E704D504C304B204A0048E),
    .INIT_05(256'h06AB069A0688067706660655064406320621061005FF05ED05DC05CA05B905A8),
    .INIT_06(256'h07B907A8079807870776076507540744073307220711070006EF06DE06CD06BC),
    .INIT_07(256'h08C108B108A108900880086F085F084F083E082E081D080C07FC07EB07DB07CA),
    .INIT_08(256'h09C209B209A2099309830973096309530943093309220912090208F208E208D1),
    .INIT_09(256'h0ABB0AAC0A9D0A8D0A7E0A6E0A5F0A4F0A400A300A200A110A0109F109E209D2),
    .INIT_0A(256'h0BAC0B9D0B8F0B800B710B620B530B440B350B260B170B070AF80AE90ADA0ACB),
    .INIT_0B(256'h0C940C860C780C6A0C5B0C4D0C3E0C300C210C130C040BF60BE70BD80BCA0BBB),
    .INIT_0C(256'h0D730D660D580D4A0D3C0D2F0D210D130D050CF70CE90CDB0CCD0CBF0CB10CA3),
    .INIT_0D(256'h0E480E3B0E2E0E210E140E070DFA0DEC0DDF0DD20DC40DB70DA90D9C0D8E0D81),
    .INIT_0E(256'h0F130F070EFB0EEE0EE20ED50EC80EBC0EAF0EA20E960E890E7C0E6F0E620E55),
    .INIT_0F(256'h0FD40FC80FBC0FB00FA50F990F8D0F810F750F690F5D0F510F440F380F2C0F20),
    .INIT_10(256'h1089107E10731068105D10521046103B103010241019100E10020FF70FEB0FDF),
    .INIT_11(256'h11331129111E1114110A10FF10F510EA10DF10D510CA10BF10B510AA109F1094),
    .INIT_12(256'h11D111C811BE11B511AB11A11197118E1184117A11701166115C11521147113D),
    .INIT_13(256'h1264125B1252124912401237122E1225121C1213120A120011F711EE11E411DB),
    .INIT_14(256'h12EA12E212D912D112C912C112B912B012A812A01297128F1286127E1275126C),
    .INIT_15(256'h1363135C1355134D1346133E1337132F13281320131913111309130112F912F2),
    .INIT_16(256'h13D013C913C313BC13B613AF13A813A2139B1394138D1386137F13781371136A),
    .INIT_17(256'h1430142A1424141F14191413140D1407140113FB13F513EF13E913E313DC13D6),
    .INIT_18(256'h1482147E14791474146F146A14651460145B14551450144B14451440143B1435),
    .INIT_19(256'h14C814C414C014BC14B814B414AF14AB14A714A2149E149914951490148C1487),
    .INIT_1A(256'h150014FD14FA14F714F314F014ED14E914E614E214DF14DB14D714D314D014CC),
    .INIT_1B(256'h152B1529152715241522151F151D151A151715151512150F150C150915061503),
    .INIT_1C(256'h154915481546154415431541153F153E153C153A15381536153415321530152E),
    .INIT_1D(256'h155915591558155715571556155515541553155215511550154E154D154C154A),
    .INIT_1E(256'h155C155D155D155D155D155D155D155D155D155C155C155C155B155B155A155A),
    .INIT_1F(256'h155215531554155515561557155815581559155A155A155B155B155C155C155C),
    .INIT_20(256'h153B153D153F154115421544154515471548154A154B154D154E154F15501551),
    .INIT_21(256'h1517151A151C151F1521152415261529152B152D152F15311533153615371539),
    .INIT_22(256'h14E614EA14ED14F014F414F714FA14FD1500150315061509150C150F15121515),
    .INIT_23(256'h14A914AD14B114B514B914BD14C114C514C914CD14D114D514D814DC14DF14E3),
    .INIT_24(256'h145F14641469146E14731478147C14811486148A148F14931498149C14A014A5),
    .INIT_25(256'h1409140F1415141A14201425142B14301436143B14401446144B14501455145A),
    .INIT_26(256'h13A813AE13B413BB13C113C713CE13D413DA13E013E613EC13F213F813FE1404),
    .INIT_27(256'h133A1342134913501357135E1365136C1372137913801387138D1394139B13A1),
    .INIT_28(256'h12C212CA12D212DA12E112E912F112F813001307130F1316131D1325132C1333),
    .INIT_29(256'h123F124812501258126112691271127A1282128A1292129A12A212AA12B212BA),
    .INIT_2A(256'h11B111BB11C411CD11D611DF11E811F111FA1202120B1214121D1225122E1236),
    .INIT_2B(256'h111A1124112D11371141114A1154115D11671170117A1183118D1196119F11A8),
    .INIT_2C(256'h10791083108D109810A210AC10B610C010CA10D510DF10E910F210FC11061110),
    .INIT_2D(256'h0FCE0FD90FE40FEF0FFA1005100F101A1025102F103A1044104F10591064106E),
    .INIT_2E(256'h0F1B0F270F320F3E0F490F540F600F6B0F760F810F8C0F970FA20FAE0FB90FC4),
    .INIT_2F(256'h0E600E6C0E780E840E900E9C0EA70EB30EBF0ECB0ED60EE20EED0EF90F050F10),
    .INIT_30(256'h0D9D0DAA0DB60DC30DCF0DDB0DE70DF40E000E0C0E180E240E300E3C0E480E54),
    .INIT_31(256'h0CD30CE00CED0CFA0D070D130D200D2D0D390D460D520D5F0D6C0D780D850D91),
    .INIT_32(256'h0C030C100C1D0C2A0C370C450C520C5F0C6C0C790C860C930CA00CAD0CBA0CC7),
    .INIT_33(256'h0B2C0B3A0B470B550B620B700B7D0B8B0B980BA50BB30BC00BCE0BDB0BE80BF5),
    .INIT_34(256'h0A500A5E0A6B0A790A870A950AA30AB10ABE0ACC0ADA0AE80AF50B030B110B1E),
    .INIT_35(256'h096E097C098B099909A709B509C309D109E009EE09FC0A0A0A180A260A340A42),
    .INIT_36(256'h0889089708A508B408C208D108DF08EE08FC090A091909270935094409520960),
    .INIT_37(256'h079F07AE07BC07CB07DA07E807F708060814082308310840084E085D086C087A),
    .INIT_38(256'h06B206C106D006DF06EE06FC070B071A07290738074707550764077307820790),
    .INIT_39(256'h05C305D205E105F005FF060E061D062C063B064A0659066806770685069406A3),
    .INIT_3A(256'h04D104E004EF04FF050E051D052C053B054A0559056805770586059605A505B4),
    .INIT_3B(256'h03DE03ED03FD040C041B042A043904490458046704760485049504A404B304C2),
    .INIT_3C(256'h02EA02F9030903180327033703460355036403740383039203A103B003C003CF),
    .INIT_3D(256'h01F602050215022402330242025202610270027F028F029E02AD02BC02CC02DB),
    .INIT_3E(256'h0102011101210130013F014E015E016D017C018B019B01AA01B901C801D801E7),
    .INIT_3F(256'h000F001E002D003D004C005B006A00790089009800A700B600C500D500E400F3),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[34] 
       (.ADDRARDADDR({\index1_reg_rep[9]__28 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[34] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[34]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[34] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[34]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFF1EFF2DFF3CFF4BFF5AFF69FF78FF87FF96FFA5FFB4FFC3FFD3FFE2FFF10000),
    .INIT_01(256'hFE2EFE3DFE4CFE5BFE6AFE79FE88FE97FEA6FEB5FEC4FED2FEE2FEF1FF00FF0F),
    .INIT_02(256'hFD41FD50FD5FFD6DFD7CFD8BFD9AFDA8FDB7FDC6FDD5FDE4FDF3FE01FE10FE1F),
    .INIT_03(256'hFC57FC66FC74FC83FC91FCA0FCAFFCBDFCCCFCDAFCE9FCF8FD06FD15FD24FD32),
    .INIT_04(256'hFB71FB80FB8EFB9CFBAAFBB9FBC7FBD5FBE4FBF2FC01FC0FFC1DFC2CFC3AFC49),
    .INIT_05(256'hFA8FFA9DFAABFAB9FAC7FAD6FAE4FAF2FB00FB0EFB1CFB2AFB38FB47FB55FB63),
    .INIT_06(256'hF9B2F9C0F9CEF9DBF9E9F9F7FA05FA12FA20FA2EFA3CFA4AFA58FA66FA73FA81),
    .INIT_07(256'hF8DAF8E8F8F5F902F910F91DF92BF938F946F953F961F96EF97CF989F997F9A5),
    .INIT_08(256'hF808F815F822F82FF83CF849F856F863F871F87EF88BF898F8A5F8B3F8C0F8CD),
    .INIT_09(256'hF73CF749F755F762F76FF77BF788F795F7A1F7AEF7BBF7C8F7D5F7E1F7EEF7FB),
    .INIT_0A(256'hF677F683F68FF69BF6A8F6B4F6C0F6CCF6D9F6E5F6F1F6FEF70AF717F723F730),
    .INIT_0B(256'hF5B9F5C4F5D0F5DCF5E8F5F3F5FFF60BF617F623F62FF63BF647F653F65FF66B),
    .INIT_0C(256'hF502F50DF518F524F52FF53AF546F551F55CF568F573F57FF58AF596F5A1F5AD),
    .INIT_0D(256'hF453F45EF468F473F47EF489F494F49FF4A9F4B4F4BFF4CAF4D5F4E1F4ECF4F7),
    .INIT_0E(256'hF3ACF3B7F3C1F3CBF3D5F3E0F3EAF3F4F3FFF409F414F41EF429F433F43EF448),
    .INIT_0F(256'hF30EF318F322F32BF335F33FF349F353F35CF366F370F37AF384F38EF398F3A2),
    .INIT_10(256'hF279F282F28CF295F29EF2A7F2B0F2BAF2C3F2CCF2D6F2DFF2E8F2F2F2FBF305),
    .INIT_11(256'hF1EEF1F6F1FFF207F210F218F221F22AF232F23BF244F24DF256F25EF267F270),
    .INIT_12(256'hF16BF173F17BF183F18BF193F19BF1A3F1ABF1B3F1BCF1C4F1CCF1D4F1DDF1E5),
    .INIT_13(256'hF0F3F0FAF101F109F110F117F11FF126F12EF135F13DF145F14CF154F15CF164),
    .INIT_14(256'hF084F08BF092F098F09FF0A6F0ADF0B3F0BAF0C1F0C8F0CFF0D6F0DDF0E4F0EC),
    .INIT_15(256'hF020F026F02CF032F038F03EF044F04BF051F057F05EF064F06AF071F077F07E),
    .INIT_16(256'hEFC6EFCBEFD1EFD6EFDCEFE1EFE7EFECEFF2EFF7EFFDF003F009F00EF014F01A),
    .INIT_17(256'hEF77EF7BEF80EF85EF8AEF8EEF93EF98EF9DEFA2EFA7EFACEFB1EFB6EFBCEFC1),
    .INIT_18(256'hEF32EF36EF3AEF3EEF42EF46EF4BEF4FEF53EF57EF5CEF60EF65EF69EF6EEF72),
    .INIT_19(256'hEEF8EEFCEEFFEF02EF06EF09EF0DEF10EF14EF17EF1BEF1FEF23EF26EF2AEF2E),
    .INIT_1A(256'hEEC9EECCEECFEED1EED4EED7EEDAEEDCEEDFEEE2EEE5EEE8EEEBEEEFEEF2EEF5),
    .INIT_1B(256'hEEA5EEA7EEA9EEABEEADEEAFEEB1EEB4EEB6EEB8EEBAEEBDEEBFEEC2EEC4EEC7),
    .INIT_1C(256'hEE8CEE8DEE8EEE90EE91EE93EE94EE96EE97EE99EE9AEE9CEE9EEEA0EEA1EEA3),
    .INIT_1D(256'hEE7EEE7EEE7FEE7FEE80EE81EE82EE82EE83EE84EE85EE86EE87EE88EE89EE8B),
    .INIT_1E(256'hEE7AEE7AEE7AEE7AEE7AEE7AEE7AEE7AEE7AEE7BEE7BEE7BEE7CEE7CEE7DEE7D),
    .INIT_1F(256'hEE81EE81EE80EE7FEE7FEE7EEE7DEE7DEE7CEE7CEE7CEE7BEE7BEE7BEE7AEE7A),
    .INIT_20(256'hEE94EE92EE91EE8FEE8EEE8DEE8CEE8AEE89EE88EE87EE86EE85EE84EE83EE82),
    .INIT_21(256'hEEB0EEAEEEACEEAAEEA8EEA6EEA4EEA3EEA1EE9FEE9DEE9BEE9AEE98EE97EE95),
    .INIT_22(256'hEED8EED5EED2EED0EECDEECAEEC8EEC5EEC3EEC0EEBEEEBCEEB9EEB7EEB5EEB3),
    .INIT_23(256'hEF09EF06EF03EEFFEEFCEEF9EEF5EEF2EEEFEEECEEE9EEE6EEE3EEE0EEDDEEDA),
    .INIT_24(256'hEF45EF41EF3DEF39EF35EF31EF2DEF2AEF26EF22EF1FEF1BEF17EF14EF10EF0D),
    .INIT_25(256'hEF8BEF86EF82EF7DEF78EF74EF6FEF6BEF67EF62EF5EEF5AEF56EF51EF4DEF49),
    .INIT_26(256'hEFDAEFD5EFD0EFCBEFC5EFC0EFBBEFB6EFB1EFACEFA7EFA3EF9EEF99EF94EF8F),
    .INIT_27(256'hF033F02DF028F022F01CF016F011F00BF006F000EFFBEFF5EFF0EFEAEFE5EFE0),
    .INIT_28(256'hF095F08FF089F082F07CF076F070F069F063F05DF057F051F04BF045F03FF039),
    .INIT_29(256'hF100F0FAF0F3F0ECF0E5F0DEF0D7F0D1F0CAF0C3F0BDF0B6F0AFF0A9F0A2F09C),
    .INIT_2A(256'hF174F16DF165F15EF156F14FF148F141F139F132F12BF124F11DF116F10EF107),
    .INIT_2B(256'hF1F0F1E8F1E0F1D8F1D0F1C9F1C1F1B9F1B1F1A9F1A2F19AF192F18BF183F17C),
    .INIT_2C(256'hF274F26CF263F25BF252F24AF242F239F231F229F221F219F210F208F200F1F8),
    .INIT_2D(256'hF300F2F7F2EEF2E5F2DCF2D3F2CAF2C2F2B9F2B0F2A8F29FF296F28EF285F27D),
    .INIT_2E(256'hF392F389F380F376F36DF364F35AF351F348F33FF336F32DF324F31BF312F309),
    .INIT_2F(256'hF42CF422F418F40EF405F3FBF3F1F3E8F3DEF3D5F3CBF3C1F3B8F3AFF3A5F39C),
    .INIT_30(256'hF4CCF4C1F4B7F4ADF4A3F499F48FF485F47BF471F467F45DF453F449F43FF436),
    .INIT_31(256'hF571F567F55CF552F547F53DF533F528F51EF513F509F4FFF4F4F4EAF4E0F4D6),
    .INIT_32(256'hF61DF612F607F5FCF5F1F5E7F5DCF5D1F5C6F5BCF5B1F5A6F59CF591F587F57C),
    .INIT_33(256'hF6CDF6C2F6B7F6ACF6A1F696F68AF67FF674F669F65EF653F648F63DF633F628),
    .INIT_34(256'hF782F777F76BF760F755F749F73EF732F727F71CF711F705F6FAF6EFF6E4F6D8),
    .INIT_35(256'hF83BF830F824F818F80DF801F7F6F7EAF7DEF7D3F7C7F7BCF7B0F7A5F799F78E),
    .INIT_36(256'hF8F8F8ECF8E1F8D5F8C9F8BDF8B1F8A5F89AF88EF882F876F86AF85FF853F847),
    .INIT_37(256'hF9B9F9ACF9A0F994F988F97CF970F964F958F94CF940F934F928F91CF910F904),
    .INIT_38(256'hFA7BFA6FFA63FA57FA4AFA3EFA32FA26FA1AFA0EFA01F9F5F9E9F9DDF9D1F9C5),
    .INIT_39(256'hFB41FB34FB28FB1BFB0FFB03FAF6FAEAFADEFAD1FAC5FAB9FAADFAA0FA94FA88),
    .INIT_3A(256'hFC08FBFBFBEFFBE2FBD6FBC9FBBDFBB0FBA4FB97FB8BFB7FFB72FB66FB59FB4D),
    .INIT_3B(256'hFCD0FCC3FCB7FCAAFC9EFC91FC85FC78FC6BFC5FFC52FC46FC39FC2DFC20FC14),
    .INIT_3C(256'hFD99FD8CFD80FD73FD66FD5AFD4DFD41FD34FD28FD1BFD0EFD02FCF5FCE9FCDC),
    .INIT_3D(256'hFE62FE55FE49FE3CFE30FE23FE16FE0AFDFDFDF1FDE4FDD8FDCBFDBEFDB2FDA5),
    .INIT_3E(256'hFF2BFF1FFF12FF05FEF9FEECFEE0FED3FEC7FEBAFEADFEA1FE94FE88FE7BFE6F),
    .INIT_3F(256'hFFF4FFE7FFDBFFCEFFC1FFB5FFA8FF9CFF8FFF83FF76FF6AFF5DFF51FF44FF38),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[35] 
       (.ADDRARDADDR({\index1_reg_rep[9]__48 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[35] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[35]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[35] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[35]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00BB00AE00A200960089007D007000640057004B003E003200250019000C0000),
    .INIT_01(256'h018001740168015C014F01430137012A011E0112010500F900EC00E000D400C7),
    .INIT_02(256'h02440238022C02200213020701FB01EF01E301D601CA01BE01B201A50199018D),
    .INIT_03(256'h030502F902ED02E102D502C902BD02B102A50299028D028102750268025C0250),
    .INIT_04(256'h03C303B703AC03A003940388037C037003650359034D034103350329031D0311),
    .INIT_05(256'h047E04720467045B044F04440438042D04210415040A03FE03F203E603DB03CF),
    .INIT_06(256'h05350529051E0513050704FC04F004E504DA04CE04C304B704AC04A004950489),
    .INIT_07(256'h05E705DC05D105C605BB05B005A5059A058E05830578056D05620556054B0540),
    .INIT_08(256'h0695068A067F0675066A065F06540649063F06340629061E0613060805FD05F2),
    .INIT_09(256'h073E07330729071E0714070906FF06F406EA06DF06D506CA06C006B506AA06A0),
    .INIT_0A(256'h07E107D707CD07C307B907AE07A4079A07900786077B07710767075D07520748),
    .INIT_0B(256'h087E0875086B08610858084E0844083A08300827081D0813080907FF07F507EB),
    .INIT_0C(256'h0916090C090308FA08F008E708DE08D408CB08C108B808AE08A5089B08920888),
    .INIT_0D(256'h09A7099E0995098C0983097A09710968095F0956094D0944093B09310928091F),
    .INIT_0E(256'h0A310A280A200A170A0F0A0609FE09F509EC09E409DB09D209CA09C109B809AF),
    .INIT_0F(256'h0AB40AAC0AA40A9C0A930A8B0A830A7B0A730A6B0A630A5A0A520A4A0A410A39),
    .INIT_10(256'h0B2F0B280B200B190B110B090B020AFA0AF20AEB0AE30ADB0AD30ACB0AC30ABB),
    .INIT_11(256'h0BA30B9C0B950B8E0B870B800B790B710B6A0B630B5C0B540B4D0B450B3E0B37),
    .INIT_12(256'h0C0F0C090C020BFC0BF50BEE0BE80BE10BDA0BD30BCD0BC60BBF0BB80BB10BAA),
    .INIT_13(256'h0C730C6D0C670C610C5B0C550C4F0C490C420C3C0C360C2F0C290C230C1C0C16),
    .INIT_14(256'h0CCF0CCA0CC40CBF0CB90CB30CAE0CA80CA20C9C0C970C910C8B0C850C7F0C79),
    .INIT_15(256'h0D220D1E0D190D130D0E0D090D040CFF0CFA0CF50CEF0CEA0CE50CDF0CDA0CD5),
    .INIT_16(256'h0D6D0D690D640D600D5B0D570D520D4E0D490D440D400D3B0D360D310D2C0D27),
    .INIT_17(256'h0DAF0DAB0DA80DA40DA00D9C0D980D940D8F0D8B0D870D830D7F0D7A0D760D72),
    .INIT_18(256'h0DE90DE50DE20DDF0DDB0DD80DD40DD10DCD0DC90DC60DC20DBF0DBB0DB70DB3),
    .INIT_19(256'h0E190E160E130E110E0E0E0B0E080E050E020DFF0DFC0DF90DF60DF20DEF0DEC),
    .INIT_1A(256'h0E400E3E0E3C0E3A0E370E350E330E300E2E0E2B0E290E260E240E210E1E0E1C),
    .INIT_1B(256'h0E5F0E5D0E5B0E5A0E580E560E540E530E510E4F0E4D0E4B0E490E470E450E43),
    .INIT_1C(256'h0E740E730E720E710E700E6E0E6D0E6C0E6A0E690E680E660E650E630E620E60),
    .INIT_1D(256'h0E800E800E7F0E7F0E7E0E7D0E7D0E7C0E7B0E7B0E7A0E790E780E770E760E75),
    .INIT_1E(256'h0E840E840E840E840E840E840E830E830E830E830E830E820E820E820E810E81),
    .INIT_1F(256'h0E7E0E7E0E7F0E800E800E810E810E810E820E820E820E830E830E830E830E83),
    .INIT_20(256'h0E6F0E700E720E730E740E750E760E770E780E790E790E7A0E7B0E7C0E7D0E7D),
    .INIT_21(256'h0E580E5A0E5B0E5D0E5F0E600E620E630E650E660E680E690E6A0E6C0E6D0E6E),
    .INIT_22(256'h0E380E3A0E3C0E3E0E410E430E450E470E490E4B0E4D0E4F0E510E520E540E56),
    .INIT_23(256'h0E0F0E120E150E170E1A0E1D0E1F0E220E240E270E290E2C0E2E0E310E330E35),
    .INIT_24(256'h0DDE0DE10DE40DE80DEB0DEE0DF10DF40DF70DFB0DFE0E010E030E060E090E0C),
    .INIT_25(256'h0DA40DA80DAC0DB00DB40DB70DBB0DBF0DC20DC60DC90DCD0DD00DD40DD70DDA),
    .INIT_26(256'h0D630D670D6C0D700D740D780D7C0D810D850D890D8D0D910D950D990D9D0DA1),
    .INIT_27(256'h0D1A0D1E0D230D280D2D0D310D360D3B0D3F0D440D480D4D0D510D560D5A0D5F),
    .INIT_28(256'h0CC80CCE0CD30CD80CDD0CE30CE80CED0CF20CF70CFC0D010D060D0B0D100D15),
    .INIT_29(256'h0C700C760C7B0C810C870C8C0C920C980C9D0CA30CA80CAE0CB30CB80CBE0CC3),
    .INIT_2A(256'h0C100C170C1D0C230C290C2F0C350C3B0C410C470C4D0C530C590C5F0C640C6A),
    .INIT_2B(256'h0BAA0BB00BB70BBE0BC40BCB0BD10BD80BDE0BE40BEB0BF10BF70BFE0C040C0A),
    .INIT_2C(256'h0B3D0B440B4B0B520B590B600B660B6D0B740B7B0B820B880B8F0B960B9D0BA3),
    .INIT_2D(256'h0AC90AD10AD80ADF0AE70AEE0AF50AFD0B040B0B0B120B190B200B280B2F0B36),
    .INIT_2E(256'h0A500A580A5F0A670A6F0A760A7E0A860A8D0A950A9C0AA40AAB0AB30ABA0AC2),
    .INIT_2F(256'h09D109D909E109E909F109F90A010A090A110A190A210A290A310A380A400A48),
    .INIT_30(256'h094C0955095D0966096E0976097F0987098F099709A009A809B009B809C109C9),
    .INIT_31(256'h08C308CC08D408DD08E608EE08F709000908091109190922092A0933093B0944),
    .INIT_32(256'h0835083E0847085008590862086B0874087D0885088E089708A008A908B108BA),
    .INIT_33(256'h07A307AC07B507BE07C807D107DA07E307EC07F507FF08080811081A0823082C),
    .INIT_34(256'h070D0716072007290732073C0745074F07580761076B0774077E078707900799),
    .INIT_35(256'h0673067D06860690069A06A306AD06B706C006CA06D306DD06E606F006FA0703),
    .INIT_36(256'h05D605E005EA05F405FE06080611061B0625062F06390642064C065606600669),
    .INIT_37(256'h05370541054B0555055F05690573057D05870591059B05A505AF05B905C205CC),
    .INIT_38(256'h0495049F04A904B404BE04C804D204DC04E604F004FA0504050F05190523052D),
    .INIT_39(256'h03F103FC04060410041B0425042F04390443044E04580462046C04770481048B),
    .INIT_3A(256'h034C03570361036B03760380038A0395039F03A903B403BE03C803D303DD03E7),
    .INIT_3B(256'h02A602B102BB02C502D002DA02E502EF02F90304030E03180323032D03380342),
    .INIT_3C(256'h01FF020A0214021F02290233023E02480253025D02680272027C02870291029C),
    .INIT_3D(256'h01580162016D01770182018C019701A101AC01B601C001CB01D501E001EA01F5),
    .INIT_3E(256'h00B100BB00C600D000DB00E500F000FA0104010F01190124012E01390143014E),
    .INIT_3F(256'h000A0015001F002A0034003E00490053005E00680072007D00870092009C00A6),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[36] 
       (.ADDRARDADDR({\index1_reg_rep[9]__9 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[36] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[36]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[36] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[36]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFF65FF6FFF79FF84FF8EFF98FFA3FFADFFB7FFC2FFCCFFD7FFE1FFEBFFF60000),
    .INIT_01(256'hFEC0FECBFED5FEDFFEE9FEF4FEFEFF08FF12FF1DFF27FF31FF3CFF46FF50FF5A),
    .INIT_02(256'hFE1EFE28FE32FE3CFE46FE50FE5BFE65FE6FFE79FE83FE8DFE98FEA2FEACFEB6),
    .INIT_03(256'hFD7DFD87FD91FD9BFDA5FDAFFDB9FDC3FDCDFDD7FDE1FDEBFDF6FE00FE0AFE14),
    .INIT_04(256'hFCDFFCE9FCF3FCFDFD07FD10FD1AFD24FD2EFD38FD42FD4CFD56FD60FD69FD73),
    .INIT_05(256'hFC44FC4EFC57FC61FC6BFC74FC7EFC88FC91FC9BFCA5FCAEFCB8FCC2FCCCFCD6),
    .INIT_06(256'hFBACFBB5FBBFFBC8FBD2FBDBFBE5FBEEFBF8FC01FC0BFC14FC1EFC27FC31FC3A),
    .INIT_07(256'hFB18FB21FB2AFB33FB3CFB46FB4FFB58FB61FB6BFB74FB7DFB87FB90FB99FBA3),
    .INIT_08(256'hFA87FA90FA99FAA2FAABFAB4FABDFAC6FACFFAD8FAE1FAEAFAF3FAFCFB05FB0E),
    .INIT_09(256'hF9FBFA03FA0CFA15FA1DFA26FA2FFA37FA40FA49FA52FA5BFA63FA6CFA75FA7E),
    .INIT_0A(256'hF973F97BF983F98CF994F99DF9A5F9ADF9B6F9BEF9C7F9D0F9D8F9E1F9E9F9F2),
    .INIT_0B(256'hF8EFF8F8F900F908F910F918F920F928F930F939F941F949F951F95AF962F96A),
    .INIT_0C(256'hF871F879F881F889F890F898F8A0F8A8F8B0F8B8F8C0F8C8F8CFF8D7F8DFF8E7),
    .INIT_0D(256'hF7F9F800F808F80FF816F81EF825F82DF834F83CF844F84BF853F85AF862F86A),
    .INIT_0E(256'hF786F78DF794F79BF7A2F7A9F7B0F7B7F7BFF7C6F7CDF7D4F7DCF7E3F7EAF7F1),
    .INIT_0F(256'hF719F71FF726F72DF733F73AF741F748F74FF755F75CF763F76AF771F778F77F),
    .INIT_10(256'hF6B2F6B8F6BEF6C5F6CBF6D1F6D8F6DEF6E4F6EBF6F1F6F8F6FEF705F70CF712),
    .INIT_11(256'hF651F657F65DF663F669F66FF675F67BF681F687F68DF693F699F69FF6A5F6AC),
    .INIT_12(256'hF5F7F5FCF602F607F60DF612F618F61EF623F629F62EF634F63AF640F645F64B),
    .INIT_13(256'hF5A3F5A8F5AEF5B3F5B8F5BDF5C2F5C7F5CCF5D2F5D7F5DCF5E1F5E7F5ECF5F2),
    .INIT_14(256'hF557F55BF560F565F569F56EF573F578F57CF581F586F58BF590F595F59AF59E),
    .INIT_15(256'hF511F515F51AF51EF522F526F52BF52FF533F538F53CF540F545F549F54EF552),
    .INIT_16(256'hF4D3F4D7F4DAF4DEF4E2F4E6F4E9F4EDF4F1F4F5F4F9F4FDF501F505F509F50D),
    .INIT_17(256'hF49CF49FF4A2F4A5F4A9F4ACF4B0F4B3F4B6F4BAF4BDF4C1F4C4F4C8F4CCF4CF),
    .INIT_18(256'hF46CF46FF471F474F477F47AF47DF480F483F486F489F48CF48FF492F495F498),
    .INIT_19(256'hF443F446F448F44AF44DF44FF452F454F457F459F45CF45EF461F464F466F469),
    .INIT_1A(256'hF422F424F426F428F42AF42CF42EF430F432F434F436F438F43AF43DF43FF441),
    .INIT_1B(256'hF409F40AF40CF40DF40FF410F412F413F415F416F418F41AF41BF41DF41FF421),
    .INIT_1C(256'hF3F7F3F8F3F9F3FAF3FBF3FCF3FDF3FEF3FFF400F401F403F404F405F406F408),
    .INIT_1D(256'hF3EDF3EDF3EDF3EEF3EEF3EFF3F0F3F0F3F1F3F2F3F2F3F3F3F4F3F4F3F5F3F6),
    .INIT_1E(256'hF3EAF3EAF3EAF3EAF3EAF3EAF3EAF3EAF3EAF3EAF3EBF3EBF3EBF3EBF3ECF3EC),
    .INIT_1F(256'hF3EEF3EEF3EDF3EDF3ECF3ECF3ECF3EBF3EBF3EBF3EBF3EAF3EAF3EAF3EAF3EA),
    .INIT_20(256'hF3FAF3F9F3F8F3F7F3F7F3F6F3F5F3F4F3F3F3F3F3F2F3F1F3F1F3F0F3EFF3EF),
    .INIT_21(256'hF40EF40CF40BF409F408F407F405F404F403F402F401F3FFF3FEF3FDF3FCF3FB),
    .INIT_22(256'hF428F426F424F423F421F41FF41DF41CF41AF418F417F415F414F412F410F40F),
    .INIT_23(256'hF44AF448F445F443F441F43FF43CF43AF438F436F434F432F430F42EF42CF42A),
    .INIT_24(256'hF473F470F46DF46BF468F465F463F460F45DF45BF458F456F453F451F44FF44C),
    .INIT_25(256'hF4A2F49FF49CF499F496F493F490F48DF48AF487F484F481F47EF47BF478F475),
    .INIT_26(256'hF4D9F4D5F4D2F4CEF4CBF4C7F4C4F4C0F4BDF4B9F4B6F4B3F4AFF4ACF4A9F4A6),
    .INIT_27(256'hF516F512F50EF50AF506F502F4FEF4FAF4F6F4F3F4EFF4EBF4E7F4E4F4E0F4DC),
    .INIT_28(256'hF559F555F550F54CF548F543F53FF53BF537F533F52EF52AF526F522F51EF51A),
    .INIT_29(256'hF5A3F59EF599F595F590F58BF586F582F57DF579F574F570F56BF567F562F55E),
    .INIT_2A(256'hF5F2F5EDF5E8F5E3F5DEF5D9F5D4F5CFF5CAF5C5F5C0F5BBF5B6F5B1F5ACF5A8),
    .INIT_2B(256'hF648F642F63DF637F632F62CF627F622F61CF617F612F60CF607F602F5FDF5F7),
    .INIT_2C(256'hF6A2F69DF697F691F68BF685F680F67AF674F66FF669F663F65EF658F653F64D),
    .INIT_2D(256'hF703F6FCF6F6F6F0F6EAF6E4F6DEF6D8F6D2F6CCF6C6F6C0F6BAF6B4F6AEF6A8),
    .INIT_2E(256'hF768F761F75BF754F74EF748F741F73BF734F72EF728F722F71BF715F70FF709),
    .INIT_2F(256'hF7D1F7CBF7C4F7BDF7B7F7B0F7A9F7A3F79CF795F78FF788F782F77BF775F76E),
    .INIT_30(256'hF840F839F832F82BF824F81DF816F80FF808F801F7FAF7F3F7EDF7E6F7DFF7D8),
    .INIT_31(256'hF8B2F8ABF8A4F89CF895F88EF887F880F878F871F86AF863F85CF855F84EF847),
    .INIT_32(256'hF928F921F91AF912F90BF903F8FCF8F4F8EDF8E5F8DEF8D7F8CFF8C8F8C1F8B9),
    .INIT_33(256'hF9A2F99BF993F98BF984F97CF974F96DF965F95DF956F94EF947F93FF938F930),
    .INIT_34(256'hFA1FFA18FA10FA08FA00F9F8F9F0F9E8F9E1F9D9F9D1F9C9F9C1F9BAF9B2F9AA),
    .INIT_35(256'hFA9FFA97FA8FFA87FA7FFA77FA6FFA67FA5FFA57FA4FFA47FA3FFA37FA2FFA27),
    .INIT_36(256'hFB22FB1AFB12FB09FB01FAF9FAF1FAE9FAE0FAD8FAD0FAC8FAC0FAB8FAB0FAA8),
    .INIT_37(256'hFBA7FB9FFB96FB8EFB86FB7DFB75FB6DFB64FB5CFB54FB4BFB43FB3BFB33FB2A),
    .INIT_38(256'hFC2EFC25FC1DFC14FC0CFC03FBFBFBF3FBEAFBE2FBD9FBD1FBC9FBC0FBB8FBAF),
    .INIT_39(256'hFCB6FCAEFCA5FC9DFC94FC8BFC83FC7AFC72FC69FC61FC58FC50FC47FC3FFC36),
    .INIT_3A(256'hFD40FD37FD2FFD26FD1DFD15FD0CFD04FCFBFCF2FCEAFCE1FCD9FCD0FCC7FCBF),
    .INIT_3B(256'hFDCAFDC2FDB9FDB0FDA8FD9FFD96FD8EFD85FD7CFD74FD6BFD62FD5AFD51FD49),
    .INIT_3C(256'hFE56FE4DFE44FE3CFE33FE2AFE21FE19FE10FE07FDFFFDF6FDEDFDE5FDDCFDD3),
    .INIT_3D(256'hFEE1FED8FED0FEC7FEBEFEB6FEADFEA4FE9BFE93FE8AFE81FE79FE70FE67FE5E),
    .INIT_3E(256'hFF6CFF64FF5BFF52FF4AFF41FF38FF30FF27FF1EFF15FF0DFF04FEFBFEF3FEEA),
    .INIT_3F(256'hFFF7FFEFFFE6FFDDFFD5FFCCFFC3FFBBFFB2FFA9FFA1FF98FF8FFF87FF7EFF75),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[37] 
       (.ADDRARDADDR({\index1_reg_rep[9]__32 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[37] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[37]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[37] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[37]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0081007900700068005F0056004E0045003D0034002B0023001A001100090000),
    .INIT_01(256'h010B010200F900F100E800E000D700CF00C600BE00B500AC00A4009B0093008A),
    .INIT_02(256'h0192018A018101790170016801600157014F0146013E0135012D0124011C0113),
    .INIT_03(256'h02180210020701FF01F701EE01E601DE01D501CD01C501BC01B401AB01A3019B),
    .INIT_04(256'h029C0294028C0283027B0273026B0263025A0252024A02420239023102290220),
    .INIT_05(256'h031D0315030D030502FD02F502ED02E502DD02D502CD02C502BD02B402AC02A4),
    .INIT_06(256'h039C0395038D0385037D0375036D0365035D0355034D0345033D0335032E0326),
    .INIT_07(256'h041804110409040103FA03F203EA03E203DB03D303CB03C303BC03B403AC03A4),
    .INIT_08(256'h0491048A0482047B0473046C0464045D0455044E0446043E0437042F04280420),
    .INIT_09(256'h050604FF04F804F104E904E204DB04D304CC04C504BD04B604AF04A704A00498),
    .INIT_0A(256'h05780571056A0563055C0555054E0547053F05380531052A0523051C0515050D),
    .INIT_0B(256'h05E505DE05D805D105CA05C305BD05B605AF05A805A1059A0593058C0586057F),
    .INIT_0C(256'h064E06480641063B0634062E06270621061A0614060D0606060005F905F205EC),
    .INIT_0D(256'h06B306AD06A706A0069A0694068E06880681067B0675066E06680662065B0655),
    .INIT_0E(256'h0713070D0707070106FB06F606F006EA06E406DE06D806D206CB06C506BF06B9),
    .INIT_0F(256'h076E07690763075D07580752074D07470741073B07360730072A0724071F0719),
    .INIT_10(256'h07C407BF07BA07B407AF07AA07A4079F079A0794078F078A0784077F07790774),
    .INIT_11(256'h08150810080B0806080107FC07F707F207ED07E807E307DE07D907D407CF07C9),
    .INIT_12(256'h0860085C08570852084E084908450840083B08360832082D08280823081F081A),
    .INIT_13(256'h08A608A2089D089908950891088C08880884087F087B08770872086E08690865),
    .INIT_14(256'h08E608E208DE08DA08D608D208CF08CB08C708C308BF08BA08B608B208AE08AA),
    .INIT_15(256'h0920091D091909160912090E090B09070904090008FC08F908F508F108ED08EA),
    .INIT_16(256'h09540951094E094B094809440941093E093B093809340931092E092A09270923),
    .INIT_17(256'h09820980097D097A097709750972096F096C0969096609630960095D095A0957),
    .INIT_18(256'h09AA09A809A609A309A1099E099C099A099709950992098F098D098A09880985),
    .INIT_19(256'h09CC09CA09C809C609C409C209C009BE09BC09BA09B809B609B309B109AF09AD),
    .INIT_1A(256'h09E809E609E509E309E109E009DE09DC09DB09D909D709D509D409D209D009CE),
    .INIT_1B(256'h09FD09FC09FB09F909F809F709F609F409F309F209F009EF09EE09EC09EB09E9),
    .INIT_1C(256'h0A0C0A0B0A0A0A0A0A090A080A070A060A050A040A030A020A010A0009FF09FE),
    .INIT_1D(256'h0A150A140A140A140A130A130A120A120A110A110A100A0F0A0F0A0E0A0D0A0D),
    .INIT_1E(256'h0A170A170A170A170A170A170A170A170A170A170A160A160A160A160A150A15),
    .INIT_1F(256'h0A130A140A140A150A150A150A160A160A160A160A170A170A170A170A170A17),
    .INIT_20(256'h0A090A0A0A0B0A0C0A0D0A0D0A0E0A0F0A0F0A100A100A110A120A120A130A13),
    .INIT_21(256'h09F909FB09FC09FD09FE09FF0A000A010A020A030A040A050A060A070A080A09),
    .INIT_22(256'h09E309E509E609E809E909EB09EC09EE09EF09F009F209F309F409F609F709F8),
    .INIT_23(256'h09C709C909CB09CD09CF09D109D209D409D609D809D909DB09DD09DE09E009E2),
    .INIT_24(256'h09A509A709AA09AC09AE09B009B309B509B709B909BB09BD09BF09C109C309C5),
    .INIT_25(256'h097D0980098309850988098A098D098F0992099409970999099C099E09A009A3),
    .INIT_26(256'h0950095309560959095C095F096209640967096A096D0970097209750978097B),
    .INIT_27(256'h091D092009240927092A092E093109340937093A093D094109440947094A094D),
    .INIT_28(256'h08E508E808EC08F008F308F708FA08FE090209050909090C090F09130916091A),
    .INIT_29(256'h08A708AB08AF08B308B708BB08BF08C308C708CB08CE08D208D608DA08DD08E1),
    .INIT_2A(256'h08650869086E08720876087A087E08830887088B088F08930897089B089F08A3),
    .INIT_2B(256'h081E08220827082B083008350839083E08420846084B084F08540858085C0861),
    .INIT_2C(256'h07D207D707DC07E107E507EA07EF07F407F807FD08020807080B081008150819),
    .INIT_2D(256'h07820787078C07910796079B07A007A507AA07AF07B407B907BE07C307C807CD),
    .INIT_2E(256'h072D07330738073D07430748074D07530758075D07630768076D07720777077D),
    .INIT_2F(256'h06D506DB06E006E606EB06F106F706FC07020707070D07120718071D07230728),
    .INIT_30(256'h0679067F0685068A06900696069C06A206A706AD06B306B906BE06C406CA06CF),
    .INIT_31(256'h0619061F0625062C06320638063E0644064A06500655065B06610667066D0673),
    .INIT_32(256'h05B705BD05C305C905D005D605DC05E205E805EF05F505FB06010607060D0613),
    .INIT_33(256'h05510557055E0564056B05710577057E0584058A05910597059D05A405AA05B0),
    .INIT_34(256'h04E804EF04F604FC0503050905100516051D0523052A05300537053D0544054A),
    .INIT_35(256'h047D0484048B04920498049F04A604AD04B304BA04C104C704CE04D504DB04E2),
    .INIT_36(256'h04100417041E0425042C0433043A04400447044E0455045C0462046904700477),
    .INIT_37(256'h03A103A803AF03B603BD03C403CB03D203D903E003E703EE03F503FC0403040A),
    .INIT_38(256'h03310338033F0346034D0354035B0362036903700377037E0385038C0393039A),
    .INIT_39(256'h02BF02C602CD02D402DC02E302EA02F102F802FF0306030D0315031C0323032A),
    .INIT_3A(256'h024C0253025A0262026902700277027E0286028D0294029B02A202A902B102B8),
    .INIT_3B(256'h01D801E001E701EE01F501FC0204020B0212021902210228022F0236023E0245),
    .INIT_3C(256'h0164016B0173017A0181018801900197019E01A501AD01B401BB01C201CA01D1),
    .INIT_3D(256'h00F000F700FE0105010D0114011B0123012A0131013801400147014E0155015D),
    .INIT_3E(256'h007B0082008A0091009800A000A700AE00B500BD00C400CB00D200DA00E100E8),
    .INIT_3F(256'h0007000E0016001D0024002B0033003A0041004800500057005E0065006D0074),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[38] 
       (.ADDRARDADDR({\index1_reg_rep[9]__17 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[38] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[38]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[38] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[38]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFF94FF9BFFA2FFA9FFB1FFB8FFBFFFC6FFCDFFD5FFDCFFE3FFEAFFF2FFF90000),
    .INIT_01(256'hFF21FF29FF30FF37FF3EFF45FF4CFF53FF5BFF62FF69FF70FF77FF7EFF86FF8D),
    .INIT_02(256'hFEB0FEB7FEBEFEC5FECCFED3FEDAFEE2FEE9FEF0FEF7FEFEFF05FF0CFF13FF1A),
    .INIT_03(256'hFE40FE47FE4EFE55FE5CFE63FE6AFE71FE78FE7FFE86FE8DFE94FE9BFEA2FEA9),
    .INIT_04(256'hFDD2FDD9FDE0FDE7FDEEFDF4FDFBFE02FE09FE10FE17FE1EFE25FE2CFE32FE39),
    .INIT_05(256'hFD66FD6DFD73FD7AFD81FD88FD8EFD95FD9CFDA3FDA9FDB0FDB7FDBEFDC5FDCB),
    .INIT_06(256'hFCFCFD03FD09FD10FD16FD1DFD24FD2AFD31FD37FD3EFD45FD4BFD52FD59FD5F),
    .INIT_07(256'hFC95FC9BFCA1FCA8FCAEFCB5FCBBFCC2FCC8FCCEFCD5FCDBFCE2FCE8FCEFFCF6),
    .INIT_08(256'hFC30FC36FC3CFC42FC49FC4FFC55FC5CFC62FC68FC6EFC75FC7BFC81FC88FC8E),
    .INIT_09(256'hFBCEFBD4FBDAFBE0FBE6FBECFBF2FBF8FBFEFC05FC0BFC11FC17FC1DFC23FC2A),
    .INIT_0A(256'hFB6FFB75FB7BFB81FB87FB8CFB92FB98FB9EFBA4FBAAFBB0FBB6FBBCFBC2FBC8),
    .INIT_0B(256'hFB14FB19FB1FFB25FB2AFB30FB36FB3BFB41FB47FB4CFB52FB58FB5EFB64FB69),
    .INIT_0C(256'hFABCFAC1FAC7FACCFAD2FAD7FADCFAE2FAE7FAEDFAF2FAF8FAFDFB03FB09FB0E),
    .INIT_0D(256'hFA68FA6DFA72FA77FA7CFA82FA87FA8CFA91FA97FA9CFAA1FAA7FAACFAB1FAB7),
    .INIT_0E(256'hFA18FA1DFA21FA26FA2BFA30FA35FA3AFA3FFA44FA49FA4EFA53FA58FA5EFA63),
    .INIT_0F(256'hF9CCF9D0F9D5F9DAF9DEF9E3F9E8F9ECF9F1F9F6F9FBF9FFFA04FA09FA0EFA13),
    .INIT_10(256'hF984F988F98DF991F995F99AF99EF9A3F9A7F9ACF9B0F9B5F9B9F9BEF9C2F9C7),
    .INIT_11(256'hF940F944F949F94DF951F955F959F95DF962F966F96AF96EF973F977F97BF97F),
    .INIT_12(256'hF901F905F909F90DF911F915F919F91CF920F924F928F92CF930F934F938F93C),
    .INIT_13(256'hF8C7F8CBF8CEF8D2F8D5F8D9F8DDF8E0F8E4F8E7F8EBF8EFF8F3F8F6F8FAF8FE),
    .INIT_14(256'hF892F895F898F89CF89FF8A2F8A5F8A9F8ACF8AFF8B3F8B6F8B9F8BDF8C0F8C4),
    .INIT_15(256'hF861F864F867F86AF86DF870F873F876F879F87CF87FF882F885F888F88CF88F),
    .INIT_16(256'hF836F838F83BF83EF840F843F846F848F84BF84EF850F853F856F859F85CF85E),
    .INIT_17(256'hF80FF812F814F816F818F81BF81DF820F822F824F827F829F82CF82EF831F833),
    .INIT_18(256'hF7EEF7F0F7F2F7F4F7F6F7F8F7FAF7FCF7FEF800F802F804F806F809F80BF80D),
    .INIT_19(256'hF7D2F7D3F7D5F7D7F7D8F7DAF7DCF7DDF7DFF7E1F7E3F7E5F7E6F7E8F7EAF7EC),
    .INIT_1A(256'hF7BBF7BCF7BDF7BFF7C0F7C1F7C3F7C4F7C6F7C7F7C8F7CAF7CBF7CDF7CFF7D0),
    .INIT_1B(256'hF7A9F7AAF7ABF7ACF7ADF7AEF7AFF7B0F7B1F7B2F7B3F7B5F7B6F7B7F7B8F7B9),
    .INIT_1C(256'hF79CF79DF79EF79EF79FF7A0F7A1F7A1F7A2F7A3F7A4F7A4F7A5F7A6F7A7F7A8),
    .INIT_1D(256'hF795F795F796F796F796F797F797F798F798F799F799F79AF79AF79BF79BF79C),
    .INIT_1E(256'hF793F793F793F793F793F793F793F793F793F794F794F794F794F794F795F795),
    .INIT_1F(256'hF796F796F796F795F795F795F794F794F794F794F794F794F793F793F793F793),
    .INIT_20(256'hF79FF79EF79DF79DF79CF79BF79BF79AF79AF799F799F798F798F797F797F797),
    .INIT_21(256'hF7ACF7ABF7AAF7A9F7A8F7A7F7A6F7A6F7A5F7A4F7A3F7A2F7A2F7A1F7A0F79F),
    .INIT_22(256'hF7BFF7BDF7BCF7BBF7BAF7B8F7B7F7B6F7B5F7B4F7B2F7B1F7B0F7AFF7AEF7AD),
    .INIT_23(256'hF7D6F7D5F7D3F7D1F7D0F7CEF7CDF7CBF7CAF7C8F7C7F7C5F7C4F7C3F7C1F7C0),
    .INIT_24(256'hF7F3F7F1F7EFF7EDF7EBF7E9F7E7F7E6F7E4F7E2F7E0F7DFF7DDF7DBF7D9F7D8),
    .INIT_25(256'hF814F812F80FF80DF80BF809F807F805F803F801F7FEF7FCF7FAF7F8F7F6F7F5),
    .INIT_26(256'hF83AF837F835F832F830F82DF82BF829F826F824F822F81FF81DF81BF818F816),
    .INIT_27(256'hF864F861F85FF85CF859F857F854F851F84EF84CF849F847F844F841F83FF83C),
    .INIT_28(256'hF893F890F88DF88AF887F884F881F87EF87BF878F875F872F870F86DF86AF867),
    .INIT_29(256'hF8C7F8C3F8C0F8BDF8B9F8B6F8B3F8B0F8ACF8A9F8A6F8A3F8A0F89DF899F896),
    .INIT_2A(256'hF8FEF8FAF8F7F8F3F8F0F8ECF8E9F8E5F8E2F8DEF8DBF8D7F8D4F8D1F8CDF8CA),
    .INIT_2B(256'hF939F936F932F92EF92AF926F923F91FF91BF918F914F910F90DF909F905F902),
    .INIT_2C(256'hF979F975F971F96DF969F965F961F95DF959F955F951F94DF949F945F941F93D),
    .INIT_2D(256'hF9BCF9B8F9B3F9AFF9ABF9A6F9A2F99EF99AF996F992F98DF989F985F981F97D),
    .INIT_2E(256'hFA02F9FEF9F9F9F5F9F0F9ECF9E7F9E3F9DFF9DAF9D6F9D1F9CDF9C9F9C4F9C0),
    .INIT_2F(256'hFA4CFA47FA43FA3EFA39FA35FA30FA2BFA27FA22FA1EFA19FA14FA10FA0BFA07),
    .INIT_30(256'hFA99FA94FA8FFA8AFA85FA81FA7CFA77FA72FA6DFA69FA64FA5FFA5AFA56FA51),
    .INIT_31(256'hFAE9FAE4FADFFADAFAD5FAD0FACAFAC5FAC0FABCFAB7FAB2FAADFAA8FAA3FA9E),
    .INIT_32(256'hFB3BFB36FB31FB2CFB26FB21FB1CFB17FB12FB0CFB07FB02FAFDFAF8FAF3FAEE),
    .INIT_33(256'hFB90FB8BFB85FB80FB7BFB75FB70FB6BFB65FB60FB5BFB55FB50FB4BFB46FB40),
    .INIT_34(256'hFBE7FBE2FBDCFBD7FBD1FBCCFBC6FBC1FBBBFBB6FBB1FBABFBA6FBA0FB9BFB96),
    .INIT_35(256'hFC41FC3BFC35FC30FC2AFC25FC1FFC19FC14FC0EFC09FC03FBFDFBF8FBF2FBED),
    .INIT_36(256'hFC9CFC96FC90FC8AFC85FC7FFC79FC74FC6EFC68FC63FC5DFC57FC52FC4CFC46),
    .INIT_37(256'hFCF8FCF2FCEDFCE7FCE1FCDBFCD5FCD0FCCAFCC4FCBEFCB8FCB3FCADFCA7FCA1),
    .INIT_38(256'hFD56FD50FD4AFD45FD3FFD39FD33FD2DFD27FD21FD1BFD16FD10FD0AFD04FCFE),
    .INIT_39(256'hFDB5FDAFFDA9FDA3FD9DFD98FD92FD8CFD86FD80FD7AFD74FD6EFD68FD62FD5C),
    .INIT_3A(256'hFE15FE0FFE09FE03FDFDFDF7FDF1FDEBFDE5FDDFFDD9FDD3FDCDFDC7FDC1FDBB),
    .INIT_3B(256'hFE76FE70FE6AFE64FE5EFE58FE52FE4CFE46FE3FFE39FE33FE2DFE27FE21FE1B),
    .INIT_3C(256'hFED7FED1FECBFEC5FEBFFEB9FEB2FEACFEA6FEA0FE9AFE94FE8EFE88FE82FE7C),
    .INIT_3D(256'hFF38FF32FF2CFF26FF20FF1AFF14FF0EFF07FF01FEFBFEF5FEEFFEE9FEE3FEDD),
    .INIT_3E(256'hFF99FF93FF8DFF87FF81FF7BFF75FF6FFF69FF63FF5DFF56FF50FF4AFF44FF3E),
    .INIT_3F(256'hFFFAFFF4FFEEFFE8FFE2FFDCFFD6FFD0FFCAFFC4FFBEFFB7FFB1FFABFFA5FF9F),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[39] 
       (.ADDRARDADDR({\index1_reg_rep[9]__40 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[39] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[39]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[39] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[39]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0004000400030003000300030002000200020002000100010001000100000000),
    .INIT_01(256'h0008000800080008000700070007000600060006000600050005000500050004),
    .INIT_02(256'h000D000C000C000C000C000B000B000B000B000A000A000A0009000900090009),
    .INIT_03(256'h001100110011001000100010000F000F000F000F000E000E000E000E000D000D),
    .INIT_04(256'h0015001500150015001400140014001400130013001300120012001200120011),
    .INIT_05(256'h001A001A00190019001900180018001800180017001700170017001600160016),
    .INIT_06(256'h001E001E001E001D001D001D001D001C001C001C001B001B001B001B001A001A),
    .INIT_07(256'h002300220022002200210021002100210020002000200020001F001F001F001E),
    .INIT_08(256'h0027002700260026002600250025002500250024002400240024002300230023),
    .INIT_09(256'h002B002B002A002A002A002A0029002900290029002800280028002800270027),
    .INIT_0A(256'h002F002F002F002E002E002E002E002D002D002D002D002C002C002C002C002B),
    .INIT_0B(256'h003300330033003300320032003200310031003100310030003000300030002F),
    .INIT_0C(256'h0037003700370037003600360036003600350035003500350034003400340034),
    .INIT_0D(256'h003B003B003B003A003A003A003A003900390039003900390038003800380038),
    .INIT_0E(256'h003F003F003F003E003E003E003E003D003D003D003D003C003C003C003C003B),
    .INIT_0F(256'h00430042004200420042004200410041004100410040004000400040003F003F),
    .INIT_10(256'h0046004600460046004500450045004500440044004400440044004300430043),
    .INIT_11(256'h004A004900490049004900490048004800480048004800470047004700470046),
    .INIT_12(256'h004D004D004D004C004C004C004C004B004B004B004B004B004A004A004A004A),
    .INIT_13(256'h005000500050004F004F004F004F004F004E004E004E004E004E004E004D004D),
    .INIT_14(256'h0053005300530052005200520052005200520051005100510051005100500050),
    .INIT_15(256'h0056005600550055005500550055005500540054005400540054005400530053),
    .INIT_16(256'h0058005800580058005800580057005700570057005700570056005600560056),
    .INIT_17(256'h005B005B005A005A005A005A005A005A005A0059005900590059005900590059),
    .INIT_18(256'h005D005D005D005D005C005C005C005C005C005C005C005B005B005B005B005B),
    .INIT_19(256'h005F005F005F005F005F005E005E005E005E005E005E005E005E005D005D005D),
    .INIT_1A(256'h006100610061006000600060006000600060006000600060005F005F005F005F),
    .INIT_1B(256'h0062006200620062006200620062006200620062006100610061006100610061),
    .INIT_1C(256'h0064006400640063006300630063006300630063006300630063006300630062),
    .INIT_1D(256'h0065006500650065006500650064006400640064006400640064006400640064),
    .INIT_1E(256'h0066006600660066006600650065006500650065006500650065006500650065),
    .INIT_1F(256'h0066006600660066006600660066006600660066006600660066006600660066),
    .INIT_20(256'h0067006700670067006700670067006700670067006700670066006600660066),
    .INIT_21(256'h0067006700670067006700670067006700670067006700670067006700670067),
    .INIT_22(256'h0067006700670067006700670067006700670067006700670067006700670067),
    .INIT_23(256'h0066006700670067006700670067006700670067006700670067006700670067),
    .INIT_24(256'h0066006600660066006600660066006600660066006600660066006600660066),
    .INIT_25(256'h0065006500650065006500650065006500650066006600660066006600660066),
    .INIT_26(256'h0064006400640064006400640064006400640065006500650065006500650065),
    .INIT_27(256'h0063006300630063006300630063006300630063006300640064006400640064),
    .INIT_28(256'h0061006100610061006100610062006200620062006200620062006200620062),
    .INIT_29(256'h005F005F005F005F006000600060006000600060006000600060006100610061),
    .INIT_2A(256'h005D005D005D005D005D005E005E005E005E005E005E005E005F005F005F005F),
    .INIT_2B(256'h005B005B005B005B005B005B005B005C005C005C005C005C005C005C005D005D),
    .INIT_2C(256'h0058005800580058005900590059005900590059005A005A005A005A005A005A),
    .INIT_2D(256'h0055005500550056005600560056005600570057005700570057005700580058),
    .INIT_2E(256'h0052005200520053005300530053005300540054005400540054005400550055),
    .INIT_2F(256'h004F004F004F004F004F00500050005000500051005100510051005100520052),
    .INIT_30(256'h004B004B004C004C004C004C004C004D004D004D004D004E004E004E004E004E),
    .INIT_31(256'h0047004800480048004800480049004900490049004A004A004A004A004B004B),
    .INIT_32(256'h0043004400440044004400450045004500450046004600460046004700470047),
    .INIT_33(256'h003F003F00400040004000400041004100410041004200420042004300430043),
    .INIT_34(256'h003B003B003B003C003C003C003C003D003D003D003D003E003E003E003F003F),
    .INIT_35(256'h003600360037003700370038003800380038003900390039003A003A003A003A),
    .INIT_36(256'h0031003200320032003300330033003300340034003400350035003500360036),
    .INIT_37(256'h002C002D002D002D002E002E002E002F002F002F003000300030003000310031),
    .INIT_38(256'h0027002800280028002900290029002A002A002A002B002B002B002C002C002C),
    .INIT_39(256'h0022002200230023002300240024002400250025002500260026002600270027),
    .INIT_3A(256'h001D001D001D001E001E001E001F001F001F0020002000200021002100210022),
    .INIT_3B(256'h0017001800180018001900190019001A001A001A001B001B001B001C001C001C),
    .INIT_3C(256'h0012001200120013001300130014001400150015001500160016001600170017),
    .INIT_3D(256'h000C000C000D000D000D000E000E000F000F000F001000100010001100110011),
    .INIT_3E(256'h0006000700070007000800080008000900090009000A000A000B000B000B000C),
    .INIT_3F(256'h0000000100010001000200020003000300030004000400040005000500050006),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[3] 
       (.ADDRARDADDR({\index1_reg_rep[9]__22 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[3] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[3]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[3] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[3]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h005A0054004E00480042003C00360030002A0024001E00180012000C00060000),
    .INIT_01(256'h00BA00B400AE00A800A2009C00960090008A0084007E00780072006C00660060),
    .INIT_02(256'h01180112010C0107010100FB00F500EF00E900E300DD00D700D100CC00C600C0),
    .INIT_03(256'h01760170016A0164015E01590153014D01470141013B01360130012A0124011E),
    .INIT_04(256'h01D101CC01C601C001BB01B501AF01A901A4019E01980192018D01870181017B),
    .INIT_05(256'h022C02260220021B02150210020A020401FF01F901F301EE01E801E201DD01D7),
    .INIT_06(256'h0284027F02790274026E02690263025E02580253024D02470242023C02370231),
    .INIT_07(256'h02DA02D502D002CA02C502C002BA02B502AF02AA02A5029F029A0294028F0289),
    .INIT_08(256'h032E03290324031F031A0314030F030A030502FF02FA02F502F002EA02E502E0),
    .INIT_09(256'h0380037B03760371036C03670362035D03580352034D03480343033E03390334),
    .INIT_0A(256'h03CF03CA03C503C003BC03B703B203AD03A803A3039E03990394038F038A0385),
    .INIT_0B(256'h041B04170412040D0408040403FF03FA03F503F103EC03E703E203DE03D903D4),
    .INIT_0C(256'h04640460045B04570452044E044904450440043C04370432042E042904250420),
    .INIT_0D(256'h04AB04A604A2049E049904950491048C04880484047F047B04760472046D0469),
    .INIT_0E(256'h04ED04E904E504E104DD04D904D504D104CC04C804C404C004BC04B704B304AF),
    .INIT_0F(256'h052D052905250521051D051905150511050E050A0506050204FE04FA04F504F1),
    .INIT_10(256'h056905650561055E055A05560553054F054B054705440540053C053805340531),
    .INIT_11(256'h05A1059D059A059705930590058C058905850582057E057B057705730570056C),
    .INIT_12(256'h05D505D205CF05CC05C805C505C205BF05BB05B805B505B205AE05AB05A805A4),
    .INIT_13(256'h06060603060005FD05FA05F705F405F105EE05EB05E805E505E205DF05DB05D8),
    .INIT_14(256'h0632062F062D062A062706250622061F061C061A061706140611060E060B0609),
    .INIT_15(256'h065B0658065606530651064E064C0649064706440642063F063D063A06370635),
    .INIT_16(256'h067F067D067A0678067606740672066F066D066B0669066606640662065F065D),
    .INIT_17(256'h069F069D069B06990697069506930691068F068D068B06890687068506830681),
    .INIT_18(256'h06BB06B906B706B606B406B206B106AF06AD06AC06AA06A806A606A406A306A1),
    .INIT_19(256'h06D206D106CF06CE06CD06CB06CA06C806C706C506C406C206C106BF06BE06BC),
    .INIT_1A(256'h06E506E406E306E206E106E006DF06DD06DC06DB06DA06D906D706D606D506D3),
    .INIT_1B(256'h06F406F306F206F106F106F006EF06EE06ED06EC06EB06EA06E906E806E706E6),
    .INIT_1C(256'h06FE06FE06FD06FD06FC06FC06FB06FA06FA06F906F806F806F706F606F506F5),
    .INIT_1D(256'h0704070407040704070307030703070207020701070107010700070006FF06FF),
    .INIT_1E(256'h0706070607060706070607060706070607060706070507050705070507050705),
    .INIT_1F(256'h0703070407040704070407050705070507050705070507060706070607060706),
    .INIT_20(256'h06FC06FD06FD06FE06FE06FF06FF070007000701070107010702070207030703),
    .INIT_21(256'h06F106F206F306F306F406F506F606F606F706F806F806F906FA06FA06FB06FC),
    .INIT_22(256'h06E106E206E406E506E606E706E806E906EA06EB06EC06EC06ED06EE06EF06F0),
    .INIT_23(256'h06CE06CF06D006D206D306D406D606D706D806D906DA06DC06DD06DE06DF06E0),
    .INIT_24(256'h06B606B806B906BB06BC06BE06BF06C106C206C406C506C706C806CA06CB06CC),
    .INIT_25(256'h069A069C069E06A006A106A306A506A706A906AA06AC06AE06AF06B106B306B4),
    .INIT_26(256'h067A067D067F06810683068506870689068B068D068F06910693069506960698),
    .INIT_27(256'h06570659065C065E06600662066506670669066B066E06700672067406760678),
    .INIT_28(256'h0630063206350637063A063C063F0641064406460649064B064E065006520655),
    .INIT_29(256'h06050608060B060D0610061306150618061B061D0620062306250628062B062D),
    .INIT_2A(256'h05D705DA05DD05E005E305E605E805EB05EE05F105F405F705FA05FD05FF0602),
    .INIT_2B(256'h05A505A805AB05AF05B205B505B805BB05BE05C105C405C805CB05CE05D105D4),
    .INIT_2C(256'h057005740577057A057E058105840588058B058E059205950598059B059F05A2),
    .INIT_2D(256'h0538053C054005430547054A054E055105550558055C055F056305660569056D),
    .INIT_2E(256'h04FE050105050509050D051005140518051B051F05230526052A052E05310535),
    .INIT_2F(256'h04C004C404C804CC04D004D404D704DB04DF04E304E704EB04EE04F204F604FA),
    .INIT_30(256'h048004840488048C049004940498049C04A004A404A804AC04B004B404B804BC),
    .INIT_31(256'h043E04420446044A044E04530457045B045F04630467046B047004740478047C),
    .INIT_32(256'h03F903FD04010406040A040E04130417041B042004240428042D043104350439),
    .INIT_33(256'h03B203B603BB03BF03C403C803CD03D103D603DA03DE03E303E703EC03F003F4),
    .INIT_34(256'h0369036E03720377037C038003850389038E03920397039B03A003A403A903AD),
    .INIT_35(256'h031F03240328032D03320336033B034003440349034E03520357035B03600365),
    .INIT_36(256'h02D302D802DD02E102E602EB02F002F402F902FE03030307030C03110316031A),
    .INIT_37(256'h0286028B029002940299029E02A302A802AD02B102B602BB02C002C502CA02CE),
    .INIT_38(256'h0238023D02410246024B02500255025A025F02640269026E02720277027C0281),
    .INIT_39(256'h01E801ED01F201F701FC02010206020B02100215021A021F02240229022E0233),
    .INIT_3A(256'h0199019E01A301A801AD01B201B701BC01C101C601CB01D001D501DA01DF01E3),
    .INIT_3B(256'h0148014D01520157015C01610166016B01700175017A017F01840189018F0194),
    .INIT_3C(256'h00F700FC01010106010C01110116011B01200125012A012F01340139013E0143),
    .INIT_3D(256'h00A600AB00B100B600BB00C000C500CA00CF00D400D900DE00E300E800ED00F2),
    .INIT_3E(256'h0056005B00600065006A006F00740079007E00830088008D00920097009C00A1),
    .INIT_3F(256'h0005000A000F00140019001E00230028002D00320037003C00410046004C0051),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[40] 
       (.ADDRARDADDR({\index1_reg_rep[9]__1 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[40] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[40]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[40] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[40]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFB5FFBAFFBFFFC4FFC9FFCEFFD3FFD8FFDDFFE2FFE7FFECFFF1FFF6FFFB0000),
    .INIT_01(256'hFF65FF6AFF6FFF74FF79FF7EFF83FF88FF8DFF92FF97FF9CFFA1FFA6FFABFFB0),
    .INIT_02(256'hFF17FF1CFF21FF25FF2AFF2FFF34FF39FF3EFF43FF48FF4DFF52FF57FF5CFF60),
    .INIT_03(256'hFEC9FECEFED3FED8FEDCFEE1FEE6FEEBFEF0FEF5FEFAFEFEFF03FF08FF0DFF12),
    .INIT_04(256'hFE7DFE81FE86FE8BFE90FE94FE99FE9EFEA3FEA8FEACFEB1FEB6FEBBFEC0FEC4),
    .INIT_05(256'hFE32FE36FE3BFE40FE44FE49FE4EFE52FE57FE5CFE60FE65FE6AFE6FFE73FE78),
    .INIT_06(256'hFDE8FDEDFDF1FDF6FDFAFDFFFE04FE08FE0DFE11FE16FE1BFE1FFE24FE28FE2D),
    .INIT_07(256'hFDA0FDA5FDA9FDAEFDB2FDB7FDBBFDC0FDC4FDC9FDCDFDD2FDD6FDDBFDDFFDE4),
    .INIT_08(256'hFD5AFD5FFD63FD67FD6CFD70FD74FD79FD7DFD82FD86FD8AFD8FFD93FD98FD9C),
    .INIT_09(256'hFD17FD1BFD1FFD23FD27FD2CFD30FD34FD38FD3DFD41FD45FD49FD4EFD52FD56),
    .INIT_0A(256'hFCD5FCD9FCDDFCE1FCE5FCE9FCEDFCF1FCF5FCFAFCFEFD02FD06FD0AFD0EFD12),
    .INIT_0B(256'hFC96FC99FC9DFCA1FCA5FCA9FCADFCB1FCB5FCB9FCBDFCC1FCC5FCC9FCCDFCD1),
    .INIT_0C(256'hFC59FC5CFC60FC64FC68FC6BFC6FFC73FC77FC7BFC7EFC82FC86FC8AFC8EFC92),
    .INIT_0D(256'hFC1EFC22FC26FC29FC2DFC30FC34FC38FC3BFC3FFC43FC46FC4AFC4EFC51FC55),
    .INIT_0E(256'hFBE7FBEAFBEEFBF1FBF5FBF8FBFBFBFFFC02FC06FC09FC0DFC10FC14FC17FC1B),
    .INIT_0F(256'hFBB2FBB5FBB9FBBCFBBFFBC2FBC6FBC9FBCCFBD0FBD3FBD6FBD9FBDDFBE0FBE4),
    .INIT_10(256'hFB81FB84FB87FB8AFB8DFB90FB93FB96FB99FB9CFB9FFBA2FBA6FBA9FBACFBAF),
    .INIT_11(256'hFB52FB55FB58FB5AFB5DFB60FB63FB66FB69FB6CFB6FFB72FB75FB78FB7BFB7E),
    .INIT_12(256'hFB26FB29FB2CFB2EFB31FB34FB36FB39FB3CFB3EFB41FB44FB47FB49FB4CFB4F),
    .INIT_13(256'hFAFEFB01FB03FB05FB08FB0AFB0DFB0FFB12FB14FB17FB19FB1CFB1FFB21FB24),
    .INIT_14(256'hFAD9FADBFADEFAE0FAE2FAE4FAE7FAE9FAEBFAEEFAF0FAF2FAF5FAF7FAF9FAFC),
    .INIT_15(256'hFAB8FABAFABCFABEFAC0FAC2FAC4FAC6FAC8FACAFACCFACEFAD1FAD3FAD5FAD7),
    .INIT_16(256'hFA9AFA9BFA9DFA9FFAA1FAA3FAA5FAA6FAA8FAAAFAACFAAEFAB0FAB2FAB4FAB6),
    .INIT_17(256'hFA7FFA81FA82FA84FA85FA87FA89FA8AFA8CFA8EFA8FFA91FA93FA94FA96FA98),
    .INIT_18(256'hFA68FA69FA6BFA6CFA6EFA6FFA70FA72FA73FA75FA76FA78FA79FA7BFA7CFA7E),
    .INIT_19(256'hFA55FA56FA57FA58FA59FA5AFA5CFA5DFA5EFA5FFA60FA62FA63FA64FA66FA67),
    .INIT_1A(256'hFA45FA46FA47FA48FA49FA49FA4AFA4BFA4CFA4DFA4EFA4FFA50FA51FA53FA54),
    .INIT_1B(256'hFA39FA39FA3AFA3BFA3BFA3CFA3DFA3EFA3EFA3FFA40FA41FA42FA42FA43FA44),
    .INIT_1C(256'hFA30FA31FA31FA32FA32FA32FA33FA33FA34FA35FA35FA36FA36FA37FA37FA38),
    .INIT_1D(256'hFA2BFA2CFA2CFA2CFA2CFA2CFA2DFA2DFA2DFA2EFA2EFA2EFA2FFA2FFA2FFA30),
    .INIT_1E(256'hFA2AFA2AFA2AFA2AFA2AFA2AFA2AFA2AFA2AFA2AFA2AFA2BFA2BFA2BFA2BFA2B),
    .INIT_1F(256'hFA2CFA2CFA2CFA2CFA2BFA2BFA2BFA2BFA2BFA2BFA2BFA2AFA2AFA2AFA2AFA2A),
    .INIT_20(256'hFA32FA32FA31FA31FA31FA30FA30FA2FFA2FFA2FFA2EFA2EFA2EFA2DFA2DFA2D),
    .INIT_21(256'hFA3CFA3BFA3AFA3AFA39FA38FA38FA37FA37FA36FA35FA35FA34FA34FA33FA33),
    .INIT_22(256'hFA49FA48FA47FA46FA45FA44FA44FA43FA42FA41FA40FA3FFA3FFA3EFA3DFA3D),
    .INIT_23(256'hFA59FA58FA57FA56FA55FA54FA53FA52FA51FA50FA4FFA4EFA4DFA4CFA4BFA4A),
    .INIT_24(256'hFA6DFA6CFA6AFA69FA68FA66FA65FA64FA63FA61FA60FA5FFA5EFA5DFA5CFA5A),
    .INIT_25(256'hFA84FA83FA81FA80FA7EFA7DFA7BFA7AFA78FA77FA75FA74FA73FA71FA70FA6E),
    .INIT_26(256'hFA9FFA9DFA9BFA99FA98FA96FA94FA93FA91FA8FFA8EFA8CFA8AFA89FA87FA86),
    .INIT_27(256'hFABCFABAFAB8FAB6FAB4FAB3FAB1FAAFFAADFAABFAA9FAA8FAA6FAA4FAA2FAA0),
    .INIT_28(256'hFADDFADBFAD9FAD6FAD4FAD2FAD0FACEFACCFACAFAC8FAC6FAC4FAC2FAC0FABE),
    .INIT_29(256'hFB00FAFEFAFCFAFAFAF7FAF5FAF3FAF1FAEEFAECFAEAFAE8FAE5FAE3FAE1FADF),
    .INIT_2A(256'hFB27FB24FB22FB20FB1DFB1BFB18FB16FB13FB11FB0FFB0CFB0AFB07FB05FB03),
    .INIT_2B(256'hFB50FB4EFB4BFB48FB46FB43FB40FB3EFB3BFB39FB36FB34FB31FB2EFB2CFB29),
    .INIT_2C(256'hFB7CFB79FB77FB74FB71FB6EFB6BFB69FB66FB63FB60FB5EFB5BFB58FB56FB53),
    .INIT_2D(256'hFBABFBA8FBA5FBA2FB9FFB9CFB99FB96FB93FB90FB8DFB8AFB88FB85FB82FB7F),
    .INIT_2E(256'hFBDBFBD8FBD5FBD2FBCFFBCCFBC9FBC6FBC3FBC0FBBDFBBAFBB7FBB4FBB1FBAE),
    .INIT_2F(256'hFC0FFC0BFC08FC05FC02FBFEFBFBFBF8FBF5FBF2FBEEFBEBFBE8FBE5FBE2FBDF),
    .INIT_30(256'hFC44FC40FC3DFC3AFC36FC33FC30FC2CFC29FC26FC22FC1FFC1CFC18FC15FC12),
    .INIT_31(256'hFC7BFC78FC74FC71FC6DFC6AFC66FC63FC5FFC5CFC58FC55FC51FC4EFC4BFC47),
    .INIT_32(256'hFCB4FCB1FCADFCA9FCA6FCA2FC9FFC9BFC97FC94FC90FC8DFC89FC86FC82FC7F),
    .INIT_33(256'hFCEFFCEBFCE8FCE4FCE0FCDCFCD9FCD5FCD1FCCEFCCAFCC6FCC3FCBFFCBBFCB8),
    .INIT_34(256'hFD2BFD28FD24FD20FD1CFD18FD15FD11FD0DFD09FD05FD02FCFEFCFAFCF6FCF3),
    .INIT_35(256'hFD69FD65FD61FD5DFD5AFD56FD52FD4EFD4AFD46FD42FD3FFD3BFD37FD33FD2F),
    .INIT_36(256'hFDA8FDA4FDA0FD9CFD98FD94FD90FD8CFD88FD85FD81FD7DFD79FD75FD71FD6D),
    .INIT_37(256'hFDE8FDE4FDE0FDDCFDD8FDD4FDD0FDCCFDC8FDC4FDC0FDBCFDB8FDB4FDB0FDAC),
    .INIT_38(256'hFE29FE25FE21FE1DFE19FE15FE11FE0DFE09FE04FE00FDFCFDF8FDF4FDF0FDEC),
    .INIT_39(256'hFE6BFE67FE63FE5EFE5AFE56FE52FE4EFE4AFE46FE42FE3EFE39FE35FE31FE2D),
    .INIT_3A(256'hFEADFEA9FEA5FEA1FE9DFE98FE94FE90FE8CFE88FE84FE80FE7BFE77FE73FE6F),
    .INIT_3B(256'hFEF0FEECFEE8FEE3FEDFFEDBFED7FED3FECEFECAFEC6FEC2FEBEFEBAFEB5FEB1),
    .INIT_3C(256'hFF33FF2FFF2BFF26FF22FF1EFF1AFF16FF11FF0DFF09FF05FF01FEFCFEF8FEF4),
    .INIT_3D(256'hFF76FF72FF6EFF69FF65FF61FF5DFF59FF54FF50FF4CFF48FF44FF3FFF3BFF37),
    .INIT_3E(256'hFFB9FFB5FFB1FFACFFA8FFA4FFA0FF9CFF98FF93FF8FFF8BFF87FF83FF7EFF7A),
    .INIT_3F(256'hFFFCFFF8FFF4FFEFFFEBFFE7FFE3FFDFFFDAFFD6FFD2FFCEFFCAFFC6FFC1FFBD),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[41] 
       (.ADDRARDADDR({\index1_reg_rep[9]__24 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[41] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[41]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[41] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[41]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h003E003A00360032002E002A00250021001D001900150011000C000800040000),
    .INIT_01(256'h0080007C007800740070006C00680063005F005B00570053004F004B00470042),
    .INIT_02(256'h00C100BD00B900B500B100AD00A900A500A1009D009900950091008C00880084),
    .INIT_03(256'h010200FE00FA00F600F200EE00EA00E600E200DE00DA00D600D100CD00C900C5),
    .INIT_04(256'h0141013D013901350131012D012901250121011D011A01160112010E010A0106),
    .INIT_05(256'h017F017B017701740170016C016801640160015C015801550151014D01490145),
    .INIT_06(256'h01BC01B801B501B101AD01A901A501A2019E019A01960192018F018B01870183),
    .INIT_07(256'h01F701F401F001EC01E901E501E101DE01DA01D601D301CF01CB01C701C401C0),
    .INIT_08(256'h0231022E022A02270223021F021C021802150211020D020A0206020201FF01FB),
    .INIT_09(256'h026A02660263025F025C025802550251024E024A024702430240023C02390235),
    .INIT_0A(256'h02A0029D029902960293028F028C028802850282027E027B027702740270026D),
    .INIT_0B(256'h02D402D102CE02CB02C702C402C102BE02BA02B702B402B102AD02AA02A702A3),
    .INIT_0C(256'h03070304030102FD02FA02F702F402F102EE02EB02E702E402E102DE02DB02D8),
    .INIT_0D(256'h033703340331032E032B032803250322031F031C0319031603130310030D030A),
    .INIT_0E(256'h03650362035F035C035A035703540351034E034B0348034603430340033D033A),
    .INIT_0F(256'h0390038E038B0388038603830380037E037B0378037503730370036D036A0368),
    .INIT_10(256'h03B903B703B403B203AF03AD03AA03A803A503A303A0039D039B039803960393),
    .INIT_11(256'h03E003DE03DB03D903D703D403D203CF03CD03CB03C803C603C303C103BE03BC),
    .INIT_12(256'h04040402040003FD03FB03F903F703F503F203F003EE03EC03E903E703E503E2),
    .INIT_13(256'h042504230421041F041D041B04190417041504130411040F040D040A04080406),
    .INIT_14(256'h044404420440043E043C043A04390437043504330431042F042D042B04290427),
    .INIT_15(256'h045F045E045C045A045904570455045404520450044E044D044B044904470445),
    .INIT_16(256'h047804770475047404720471046F046E046C046B046904670466046404630461),
    .INIT_17(256'h048E048D048B048A0489048704860485048304820481047F047E047C047B047A),
    .INIT_18(256'h04A104A0049F049E049C049B049A04990498049704950494049304920491048F),
    .INIT_19(256'h04B104B004AF04AE04AD04AC04AB04AA04A904A804A704A604A504A404A304A2),
    .INIT_1A(256'h04BE04BD04BC04BC04BB04BA04B904B904B804B704B604B504B404B404B304B2),
    .INIT_1B(256'h04C804C704C704C604C604C504C404C404C304C304C204C104C104C004BF04BF),
    .INIT_1C(256'h04CF04CE04CE04CE04CD04CD04CD04CC04CC04CB04CB04CA04CA04C904C904C8),
    .INIT_1D(256'h04D304D304D204D204D204D204D204D104D104D104D104D004D004D004CF04CF),
    .INIT_1E(256'h04D404D404D404D404D404D404D404D404D404D404D304D304D304D304D304D3),
    .INIT_1F(256'h04D204D204D204D204D204D304D304D304D304D304D304D304D304D404D404D4),
    .INIT_20(256'h04CD04CD04CD04CE04CE04CF04CF04CF04D004D004D004D004D104D104D104D1),
    .INIT_21(256'h04C504C504C604C604C704C804C804C904C904CA04CA04CA04CB04CB04CC04CC),
    .INIT_22(256'h04BA04BB04BB04BC04BD04BE04BE04BF04C004C004C104C204C204C304C404C4),
    .INIT_23(256'h04AC04AD04AE04AF04B004B104B204B304B304B404B504B604B704B804B804B9),
    .INIT_24(256'h049C049D049E049F04A004A104A204A304A404A504A604A704A804A904AA04AB),
    .INIT_25(256'h0488048A048B048C048E048F049004910492049404950496049704980499049B),
    .INIT_26(256'h04730474047504770478047A047B047C047E047F048104820483048504860487),
    .INIT_27(256'h045A045C045D045F046004620464046504670468046A046B046D046E04700471),
    .INIT_28(256'h043F044104420444044604480449044B044D044E045004520453045504570458),
    .INIT_29(256'h04210423042504270429042B042D042F04300432043404360438043A043B043D),
    .INIT_2A(256'h0401040404060408040A040C040E04100412041404160418041A041C041E041F),
    .INIT_2B(256'h03DF03E103E403E603E803EA03EC03EF03F103F303F503F703F903FB03FD03FF),
    .INIT_2C(256'h03BB03BD03C003C203C403C703C903CB03CD03D003D203D403D603D903DB03DD),
    .INIT_2D(256'h039403970399039C039E03A103A303A603A803AA03AD03AF03B103B403B603B9),
    .INIT_2E(256'h036C036F0371037403760379037B037E0380038303860388038B038D03900392),
    .INIT_2F(256'h034203440347034A034C034F035203540357035A035C035F0362036403670369),
    .INIT_30(256'h03160318031B031E0321032403260329032C032F033103340337033A033C033F),
    .INIT_31(256'h02E802EB02EE02F102F402F602F902FC02FF030203050308030A030D03100313),
    .INIT_32(256'h02B902BC02BF02C202C502C802CB02CE02D102D302D602D902DC02DF02E202E5),
    .INIT_33(256'h0288028B028E029102940297029B029E02A102A402A702AA02AD02B002B302B6),
    .INIT_34(256'h02560259025D0260026302660269026C026F027202760279027C027F02820285),
    .INIT_35(256'h02230226022A022D023002330236023A023D024002430246024A024D02500253),
    .INIT_36(256'h01EF01F201F601F901FC0200020302060209020D021002130216021A021D0220),
    .INIT_37(256'h01BA01BE01C101C401C801CB01CE01D201D501D801DB01DF01E201E501E901EC),
    .INIT_38(256'h01850188018B018F019201950199019C01A001A301A601AA01AD01B001B401B7),
    .INIT_39(256'h014E015201550159015C015F01630166016A016D017001740177017A017E0181),
    .INIT_3A(256'h0118011B011E012201250129012C013001330136013A013D014101440148014B),
    .INIT_3B(256'h00E100E400E700EB00EE00F200F500F900FC010001030106010A010D01110114),
    .INIT_3C(256'h00A900AD00B000B400B700BB00BE00C100C500C800CC00CF00D300D600DA00DD),
    .INIT_3D(256'h007200750079007C008000830087008A008E009100940098009B009F00A200A6),
    .INIT_3E(256'h003B003E004100450048004C004F00530056005A005D006100640067006B006E),
    .INIT_3F(256'h00030007000A000E001100150018001C001F002200260029002D003000340037),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[42] 
       (.ADDRARDADDR({\index1_reg_rep[9]__50 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[42] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[42]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[42] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[42]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFCDFFD0FFD3FFD7FFDAFFDEFFE1FFE5FFE8FFEBFFEFFFF2FFF6FFF9FFFD0000),
    .INIT_01(256'hFF96FF9AFF9DFFA0FFA4FFA7FFABFFAEFFB1FFB5FFB8FFBCFFBFFFC2FFC6FFC9),
    .INIT_02(256'hFF61FF64FF67FF6BFF6EFF71FF75FF78FF7BFF7FFF82FF85FF89FF8CFF90FF93),
    .INIT_03(256'hFF2CFF2FFF32FF35FF39FF3CFF3FFF43FF46FF49FF4DFF50FF53FF57FF5AFF5D),
    .INIT_04(256'hFEF7FEFBFEFEFF01FF04FF08FF0BFF0EFF11FF15FF18FF1BFF1EFF22FF25FF28),
    .INIT_05(256'hFEC4FEC7FECBFECEFED1FED4FED7FEDAFEDEFEE1FEE4FEE7FEEAFEEEFEF1FEF4),
    .INIT_06(256'hFE92FE95FE98FE9BFE9EFEA2FEA5FEA8FEABFEAEFEB1FEB4FEB8FEBBFEBEFEC1),
    .INIT_07(256'hFE61FE64FE67FE6AFE6DFE70FE73FE76FE79FE7CFE80FE83FE86FE89FE8CFE8F),
    .INIT_08(256'hFE31FE34FE37FE3AFE3DFE40FE43FE46FE49FE4CFE4FFE52FE55FE58FE5BFE5E),
    .INIT_09(256'hFE03FE06FE09FE0CFE0FFE11FE14FE17FE1AFE1DFE20FE23FE26FE29FE2CFE2E),
    .INIT_0A(256'hFDD6FDD9FDDCFDDFFDE1FDE4FDE7FDEAFDEDFDEFFDF2FDF5FDF8FDFBFDFDFE00),
    .INIT_0B(256'hFDABFDAEFDB1FDB3FDB6FDB9FDBBFDBEFDC1FDC3FDC6FDC9FDCBFDCEFDD1FDD4),
    .INIT_0C(256'hFD82FD84FD87FD89FD8CFD8FFD91FD94FD96FD99FD9CFD9EFDA1FDA3FDA6FDA9),
    .INIT_0D(256'hFD5AFD5DFD5FFD61FD64FD66FD69FD6BFD6EFD70FD73FD75FD78FD7AFD7DFD7F),
    .INIT_0E(256'hFD34FD37FD39FD3BFD3EFD40FD42FD45FD47FD49FD4CFD4EFD51FD53FD55FD58),
    .INIT_0F(256'hFD11FD13FD15FD17FD19FD1CFD1EFD20FD22FD25FD27FD29FD2BFD2EFD30FD32),
    .INIT_10(256'hFCEFFCF1FCF3FCF5FCF7FCF9FCFBFCFDFD00FD02FD04FD06FD08FD0AFD0CFD0E),
    .INIT_11(256'hFCCFFCD1FCD3FCD5FCD7FCD9FCDBFCDDFCDFFCE1FCE3FCE5FCE7FCE9FCEBFCED),
    .INIT_12(256'hFCB2FCB4FCB5FCB7FCB9FCBBFCBDFCBEFCC0FCC2FCC4FCC6FCC8FCCAFCCBFCCD),
    .INIT_13(256'hFC96FC98FC9AFC9BFC9DFC9FFCA0FCA2FCA4FCA6FCA7FCA9FCABFCACFCAEFCB0),
    .INIT_14(256'hFC7DFC7FFC80FC82FC84FC85FC87FC88FC8AFC8BFC8DFC8EFC90FC92FC93FC95),
    .INIT_15(256'hFC67FC68FC6AFC6BFC6CFC6EFC6FFC70FC72FC73FC75FC76FC78FC79FC7BFC7C),
    .INIT_16(256'hFC52FC54FC55FC56FC57FC59FC5AFC5BFC5CFC5EFC5FFC60FC61FC63FC64FC65),
    .INIT_17(256'hFC41FC42FC43FC44FC45FC46FC47FC48FC49FC4AFC4BFC4DFC4EFC4FFC50FC51),
    .INIT_18(256'hFC31FC32FC33FC34FC35FC36FC37FC38FC39FC39FC3AFC3BFC3CFC3DFC3FFC40),
    .INIT_19(256'hFC24FC25FC26FC26FC27FC28FC29FC29FC2AFC2BFC2CFC2DFC2EFC2EFC2FFC30),
    .INIT_1A(256'hFC19FC1AFC1BFC1BFC1CFC1DFC1DFC1EFC1EFC1FFC20FC20FC21FC22FC23FC23),
    .INIT_1B(256'hFC11FC12FC12FC13FC13FC14FC14FC15FC15FC16FC16FC17FC17FC18FC18FC19),
    .INIT_1C(256'hFC0CFC0CFC0CFC0DFC0DFC0DFC0EFC0EFC0EFC0FFC0FFC0FFC10FC10FC11FC11),
    .INIT_1D(256'hFC09FC09FC09FC09FC09FC09FC0AFC0AFC0AFC0AFC0AFC0BFC0BFC0BFC0BFC0B),
    .INIT_1E(256'hFC08FC08FC08FC08FC08FC08FC08FC08FC08FC08FC08FC08FC08FC08FC08FC08),
    .INIT_1F(256'hFC0AFC0AFC09FC09FC09FC09FC09FC09FC09FC08FC08FC08FC08FC08FC08FC08),
    .INIT_20(256'hFC0EFC0EFC0DFC0DFC0DFC0CFC0CFC0CFC0CFC0BFC0BFC0BFC0BFC0AFC0AFC0A),
    .INIT_21(256'hFC15FC14FC14FC13FC13FC12FC12FC11FC11FC11FC10FC10FC0FFC0FFC0FFC0E),
    .INIT_22(256'hFC1EFC1DFC1CFC1CFC1BFC1BFC1AFC19FC19FC18FC18FC17FC17FC16FC16FC15),
    .INIT_23(256'hFC29FC28FC27FC27FC26FC25FC24FC24FC23FC22FC22FC21FC20FC20FC1FFC1E),
    .INIT_24(256'hFC37FC36FC35FC34FC33FC32FC31FC30FC2FFC2FFC2EFC2DFC2CFC2BFC2BFC2A),
    .INIT_25(256'hFC47FC45FC44FC43FC42FC41FC40FC3FFC3EFC3DFC3CFC3BFC3AFC39FC38FC38),
    .INIT_26(256'hFC59FC57FC56FC55FC54FC53FC52FC50FC4FFC4EFC4DFC4CFC4BFC4AFC49FC48),
    .INIT_27(256'hFC6DFC6CFC6AFC69FC68FC66FC65FC64FC62FC61FC60FC5FFC5DFC5CFC5BFC5A),
    .INIT_28(256'hFC83FC82FC80FC7FFC7DFC7CFC7BFC79FC78FC76FC75FC74FC72FC71FC70FC6E),
    .INIT_29(256'hFC9CFC9AFC98FC97FC95FC94FC92FC91FC8FFC8EFC8CFC8BFC89FC88FC86FC85),
    .INIT_2A(256'hFCB6FCB4FCB2FCB1FCAFFCADFCACFCAAFCA8FCA7FCA5FCA4FCA2FCA0FC9FFC9D),
    .INIT_2B(256'hFCD2FCD0FCCEFCCDFCCBFCC9FCC7FCC5FCC4FCC2FCC0FCBEFCBDFCBBFCB9FCB8),
    .INIT_2C(256'hFCF0FCEEFCECFCEAFCE8FCE6FCE5FCE3FCE1FCDFFCDDFCDBFCD9FCD8FCD6FCD4),
    .INIT_2D(256'hFD10FD0EFD0CFD0AFD08FD06FD04FD02FD00FCFEFCFCFCFAFCF8FCF6FCF4FCF2),
    .INIT_2E(256'hFD31FD2FFD2DFD2BFD28FD26FD24FD22FD20FD1EFD1CFD1AFD18FD16FD14FD12),
    .INIT_2F(256'hFD54FD51FD4FFD4DFD4BFD49FD46FD44FD42FD40FD3EFD3CFD39FD37FD35FD33),
    .INIT_30(256'hFD78FD76FD73FD71FD6FFD6CFD6AFD68FD66FD63FD61FD5FFD5DFD5AFD58FD56),
    .INIT_31(256'hFD9EFD9BFD99FD96FD94FD92FD8FFD8DFD8BFD88FD86FD84FD81FD7FFD7DFD7A),
    .INIT_32(256'hFDC4FDC2FDBFFDBDFDBBFDB8FDB6FDB3FDB1FDAEFDACFDAAFDA7FDA5FDA2FDA0),
    .INIT_33(256'hFDECFDEAFDE7FDE5FDE2FDE0FDDDFDDBFDD8FDD6FDD3FDD1FDCEFDCCFDC9FDC7),
    .INIT_34(256'hFE15FE13FE10FE0DFE0BFE08FE06FE03FE01FDFEFDFCFDF9FDF6FDF4FDF1FDEF),
    .INIT_35(256'hFE3FFE3DFE3AFE37FE35FE32FE2FFE2DFE2AFE27FE25FE22FE20FE1DFE1AFE18),
    .INIT_36(256'hFE6AFE67FE65FE62FE5FFE5CFE5AFE57FE54FE52FE4FFE4CFE4AFE47FE44FE42),
    .INIT_37(256'hFE95FE93FE90FE8DFE8AFE88FE85FE82FE80FE7DFE7AFE77FE75FE72FE6FFE6D),
    .INIT_38(256'hFEC1FEBFFEBCFEB9FEB6FEB4FEB1FEAEFEABFEA9FEA6FEA3FEA0FE9EFE9BFE98),
    .INIT_39(256'hFEEEFEEBFEE8FEE6FEE3FEE0FEDDFEDAFED8FED5FED2FECFFECCFECAFEC7FEC4),
    .INIT_3A(256'hFF1BFF18FF15FF12FF10FF0DFF0AFF07FF04FF01FEFFFEFCFEF9FEF6FEF3FEF1),
    .INIT_3B(256'hFF48FF45FF42FF3FFF3DFF3AFF37FF34FF31FF2FFF2CFF29FF26FF23FF20FF1E),
    .INIT_3C(256'hFF75FF72FF70FF6DFF6AFF67FF64FF61FF5FFF5CFF59FF56FF53FF50FF4EFF4B),
    .INIT_3D(256'hFFA3FFA0FF9DFF9AFF97FF95FF92FF8FFF8CFF89FF86FF84FF81FF7EFF7BFF78),
    .INIT_3E(256'hFFD0FFCDFFCAFFC8FFC5FFC2FFBFFFBCFFB9FFB7FFB4FFB1FFAEFFABFFA8FFA6),
    .INIT_3F(256'hFFFDFFFAFFF8FFF5FFF2FFEFFFECFFE9FFE7FFE4FFE1FFDEFFDBFFD9FFD6FFD3),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[43] 
       (.ADDRARDADDR({\index1_reg_rep[9]__11 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[43] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[43]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[43] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[43]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h002A002700240022001F001C0019001600140011000E000B0008000600030000),
    .INIT_01(256'h005700540051004E004B0049004600430040003E003B0038003500320030002D),
    .INIT_02(256'h00830080007D007A007800750072006F006D006A006700640062005F005C0059),
    .INIT_03(256'h00AE00AB00A900A600A300A0009E009B0098009600930090008D008B00880085),
    .INIT_04(256'h00D900D600D300D100CE00CB00C900C600C300C100BE00BB00B900B600B300B1),
    .INIT_05(256'h0103010000FD00FB00F800F600F300F000EE00EB00E800E600E300E100DE00DB),
    .INIT_06(256'h012C0129012701240121011F011C011A0117011501120110010D010A01080105),
    .INIT_07(256'h01540151014F014C014A0147014501420140013D013B0138013601330131012E),
    .INIT_08(256'h017B0178017601730171016F016C016A0167016501620160015E015B01590156),
    .INIT_09(256'h01A0019E019C01990197019501920190018E018B0189018701840182017F017D),
    .INIT_0A(256'h01C501C301C001BE01BC01BA01B701B501B301B101AE01AC01AA01A701A501A3),
    .INIT_0B(256'h01E801E601E401E201E001DD01DB01D901D701D501D201D001CE01CC01C901C7),
    .INIT_0C(256'h020A0208020602040202020001FE01FB01F901F701F501F301F101EF01ED01EA),
    .INIT_0D(256'h022A02280226022402220220021E021C021A02180216021402120210020E020C),
    .INIT_0E(256'h024902470245024402420240023E023C023A02380236023402320230022E022C),
    .INIT_0F(256'h0266026502630261025F025D025C025A02580256025402530251024F024D024B),
    .INIT_10(256'h02820280027F027D027B027A02780276027402730271026F026D026C026A0268),
    .INIT_11(256'h029C029A029902970295029402920291028F028D028C028A0289028702850284),
    .INIT_12(256'h02B402B202B102AF02AE02AC02AB02AA02A802A602A502A302A202A0029F029D),
    .INIT_13(256'h02CA02C902C702C602C502C302C202C102BF02BE02BC02BB02BA02B802B702B5),
    .INIT_14(256'h02DE02DD02DC02DB02D902D802D702D602D402D302D202D102CF02CE02CD02CB),
    .INIT_15(256'h02F102F002EF02ED02EC02EB02EA02E902E802E702E502E402E302E202E102E0),
    .INIT_16(256'h0301030002FF02FE02FD02FC02FB02FA02F902F802F702F602F502F402F302F2),
    .INIT_17(256'h0310030F030E030D030C030B030B030A03090308030703060305030403030302),
    .INIT_18(256'h031C031C031B031A031903190318031703160316031503140313031203110311),
    .INIT_19(256'h032703260326032503240324032303230322032103210320031F031F031E031D),
    .INIT_1A(256'h032F032F032F032E032E032D032C032C032B032B032A032A0329032903280328),
    .INIT_1B(256'h0336033603350335033503340334033303330333033203320331033103300330),
    .INIT_1C(256'h033A033A033A033A033A03390339033903380338033803380337033703370336),
    .INIT_1D(256'h033D033D033D033D033C033C033C033C033C033C033C033B033B033B033B033B),
    .INIT_1E(256'h033D033D033D033D033D033D033D033D033D033D033D033D033D033D033D033D),
    .INIT_1F(256'h033C033C033C033C033C033D033D033D033D033D033D033D033D033D033D033D),
    .INIT_20(256'h03380339033903390339033A033A033A033A033A033B033B033B033B033B033C),
    .INIT_21(256'h0333033303340334033403350335033503360336033603370337033703380338),
    .INIT_22(256'h032B032C032C032D032D032E032E032F032F0330033003310331033103320332),
    .INIT_23(256'h0322032303230324032403250326032603270327032803290329032A032A032B),
    .INIT_24(256'h0317031703180319031A031A031B031C031D031D031E031F031F032003210321),
    .INIT_25(256'h030A030A030B030C030D030E030F031003100311031203130314031403150316),
    .INIT_26(256'h02FB02FC02FD02FE02FF03000301030103020303030403050306030703080309),
    .INIT_27(256'h02EA02EB02EC02ED02EE02EF02F102F202F302F402F502F602F702F802F902FA),
    .INIT_28(256'h02D802D902DA02DB02DD02DE02DF02E002E102E202E302E502E602E702E802E9),
    .INIT_29(256'h02C402C502C602C802C902CA02CC02CD02CE02CF02D102D202D302D402D502D7),
    .INIT_2A(256'h02AE02B002B102B202B402B502B702B802B902BB02BC02BD02BF02C002C102C3),
    .INIT_2B(256'h02970299029A029C029D029F02A002A202A302A402A602A702A902AA02AC02AD),
    .INIT_2C(256'h027F028002820284028502870288028A028B028D028E02900291029302940296),
    .INIT_2D(256'h026502670268026A026C026D026F027002720274027502770278027A027C027D),
    .INIT_2E(256'h024A024B024D024F025102520254025602580259025B025D025E026002620263),
    .INIT_2F(256'h022D022F02310233023502360238023A023C023D023F02410243024502460248),
    .INIT_30(256'h021002120214021502170219021B021D021F02210222022402260228022A022C),
    .INIT_31(256'h01F101F301F501F701F901FB01FD01FF02010202020402060208020A020C020E),
    .INIT_32(256'h01D101D301D501D701D901DB01DD01DF01E101E301E501E701E901EB01ED01EF),
    .INIT_33(256'h01B101B301B501B701B901BB01BD01BF01C101C301C501C701C901CB01CD01CF),
    .INIT_34(256'h018F0192019401960198019A019C019E01A001A201A401A601A901AB01AD01AF),
    .INIT_35(256'h016D016F0172017401760178017A017C017E01810183018501870189018B018D),
    .INIT_36(256'h014A014D014F0151015301550158015A015C015E01600162016501670169016B),
    .INIT_37(256'h01270129012C012E01300132013401370139013B013D013F0142014401460148),
    .INIT_38(256'h010301050108010A010C010E0111011301150117011A011C011E012001230125),
    .INIT_39(256'h00DF00E100E400E600E800EA00ED00EF00F100F300F600F800FA00FC00FF0101),
    .INIT_3A(256'h00BA00BD00BF00C100C400C600C800CA00CD00CF00D100D400D600D800DA00DD),
    .INIT_3B(256'h00960098009A009D009F00A100A300A600A800AA00AD00AF00B100B400B600B8),
    .INIT_3C(256'h0071007300750078007A007C007F0081008300860088008A008C008F00910093),
    .INIT_3D(256'h004C004E0050005300550057005A005C005E0061006300650068006A006C006E),
    .INIT_3E(256'h00270029002C002E00300032003500370039003C003E0040004300450047004A),
    .INIT_3F(256'h0002000500070009000B000E00100012001500170019001C001E002000220025),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[44] 
       (.ADDRARDADDR({\index1_reg_rep[9]__34 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[44] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[44]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[44] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[44]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFDEFFE0FFE2FFE5FFE7FFE9FFEBFFEEFFF0FFF2FFF5FFF7FFF9FFFBFFFE0000),
    .INIT_01(256'hFFBAFFBCFFBEFFC0FFC3FFC5FFC7FFC9FFCCFFCEFFD0FFD2FFD5FFD7FFD9FFDC),
    .INIT_02(256'hFF96FF98FF9AFF9DFF9FFFA1FFA3FFA6FFA8FFAAFFACFFAEFFB1FFB3FFB5FFB7),
    .INIT_03(256'hFF73FF75FF77FF79FF7BFF7EFF80FF82FF84FF86FF89FF8BFF8DFF8FFF92FF94),
    .INIT_04(256'hFF50FF52FF54FF56FF59FF5BFF5DFF5FFF61FF63FF66FF68FF6AFF6CFF6EFF71),
    .INIT_05(256'hFF2EFF30FF32FF34FF36FF39FF3BFF3DFF3FFF41FF43FF45FF47FF4AFF4CFF4E),
    .INIT_06(256'hFF0DFF0FFF11FF13FF15FF17FF19FF1BFF1DFF1FFF21FF24FF26FF28FF2AFF2C),
    .INIT_07(256'hFEECFEEEFEF0FEF2FEF4FEF6FEF8FEFAFEFCFEFEFF00FF03FF05FF07FF09FF0B),
    .INIT_08(256'hFECDFECFFED1FED3FED4FED6FED8FEDAFEDCFEDEFEE0FEE2FEE4FEE6FEE8FEEA),
    .INIT_09(256'hFEAEFEB0FEB2FEB4FEB6FEB8FEB9FEBBFEBDFEBFFEC1FEC3FEC5FEC7FEC9FECB),
    .INIT_0A(256'hFE90FE92FE94FE96FE98FE9AFE9BFE9DFE9FFEA1FEA3FEA5FEA7FEA8FEAAFEAC),
    .INIT_0B(256'hFE74FE76FE77FE79FE7BFE7DFE7EFE80FE82FE84FE86FE87FE89FE8BFE8DFE8F),
    .INIT_0C(256'hFE59FE5AFE5CFE5EFE5FFE61FE63FE64FE66FE68FE69FE6BFE6DFE6FFE70FE72),
    .INIT_0D(256'hFE3EFE40FE42FE43FE45FE46FE48FE4AFE4BFE4DFE4FFE50FE52FE54FE55FE57),
    .INIT_0E(256'hFE25FE27FE28FE2AFE2CFE2DFE2FFE30FE32FE33FE35FE36FE38FE3AFE3BFE3D),
    .INIT_0F(256'hFE0EFE0FFE11FE12FE14FE15FE16FE18FE19FE1BFE1CFE1EFE1FFE21FE22FE24),
    .INIT_10(256'hFDF8FDF9FDFAFDFCFDFDFDFEFE00FE01FE02FE04FE05FE07FE08FE0AFE0BFE0C),
    .INIT_11(256'hFDE3FDE4FDE5FDE6FDE8FDE9FDEAFDECFDEDFDEEFDF0FDF1FDF2FDF4FDF5FDF6),
    .INIT_12(256'hFDCFFDD0FDD2FDD3FDD4FDD5FDD6FDD8FDD9FDDAFDDBFDDCFDDEFDDFFDE0FDE1),
    .INIT_13(256'hFDBDFDBEFDC0FDC1FDC2FDC3FDC4FDC5FDC6FDC7FDC8FDCAFDCBFDCCFDCDFDCE),
    .INIT_14(256'hFDADFDAEFDAFFDB0FDB1FDB2FDB3FDB4FDB5FDB6FDB7FDB8FDB9FDBAFDBBFDBC),
    .INIT_15(256'hFD9EFD9FFDA0FDA1FDA2FDA3FDA4FDA4FDA5FDA6FDA7FDA8FDA9FDAAFDABFDAC),
    .INIT_16(256'hFD91FD92FD92FD93FD94FD95FD96FD96FD97FD98FD99FD9AFD9BFD9CFD9CFD9D),
    .INIT_17(256'hFD85FD86FD87FD87FD88FD89FD89FD8AFD8BFD8CFD8CFD8DFD8EFD8FFD8FFD90),
    .INIT_18(256'hFD7BFD7CFD7CFD7DFD7DFD7EFD7FFD7FFD80FD81FD81FD82FD83FD83FD84FD85),
    .INIT_19(256'hFD73FD73FD74FD74FD75FD75FD76FD76FD77FD77FD78FD78FD79FD79FD7AFD7B),
    .INIT_1A(256'hFD6CFD6CFD6DFD6DFD6DFD6EFD6EFD6FFD6FFD6FFD70FD70FD71FD71FD72FD72),
    .INIT_1B(256'hFD67FD67FD67FD68FD68FD68FD68FD69FD69FD69FD6AFD6AFD6AFD6BFD6BFD6B),
    .INIT_1C(256'hFD63FD63FD64FD64FD64FD64FD64FD64FD65FD65FD65FD65FD66FD66FD66FD66),
    .INIT_1D(256'hFD61FD61FD61FD61FD62FD62FD62FD62FD62FD62FD62FD62FD63FD63FD63FD63),
    .INIT_1E(256'hFD61FD61FD61FD61FD61FD61FD61FD61FD61FD61FD61FD61FD61FD61FD61FD61),
    .INIT_1F(256'hFD62FD62FD62FD62FD62FD62FD62FD62FD61FD61FD61FD61FD61FD61FD61FD61),
    .INIT_20(256'hFD65FD65FD65FD65FD64FD64FD64FD64FD64FD63FD63FD63FD63FD63FD63FD63),
    .INIT_21(256'hFD6AFD6AFD69FD69FD69FD68FD68FD68FD67FD67FD67FD67FD66FD66FD66FD66),
    .INIT_22(256'hFD70FD70FD6FFD6FFD6EFD6EFD6EFD6DFD6DFD6CFD6CFD6CFD6BFD6BFD6BFD6A),
    .INIT_23(256'hFD78FD77FD77FD76FD76FD75FD75FD74FD74FD73FD73FD72FD72FD71FD71FD70),
    .INIT_24(256'hFD81FD80FD80FD7FFD7EFD7EFD7DFD7DFD7CFD7CFD7BFD7AFD7AFD79FD79FD78),
    .INIT_25(256'hFD8CFD8BFD8AFD89FD89FD88FD87FD87FD86FD85FD85FD84FD83FD83FD82FD82),
    .INIT_26(256'hFD98FD97FD96FD95FD95FD94FD93FD92FD91FD91FD90FD8FFD8EFD8EFD8DFD8C),
    .INIT_27(256'hFDA5FDA4FDA3FDA3FDA2FDA1FDA0FD9FFD9EFD9DFD9DFD9CFD9BFD9AFD99FD98),
    .INIT_28(256'hFDB4FDB3FDB2FDB1FDB0FDAFFDAEFDADFDACFDACFDABFDAAFDA9FDA8FDA7FDA6),
    .INIT_29(256'hFDC4FDC3FDC2FDC1FDC0FDBFFDBEFDBDFDBCFDBBFDBAFDB9FDB8FDB7FDB6FDB5),
    .INIT_2A(256'hFDD6FDD5FDD3FDD2FDD1FDD0FDCFFDCEFDCDFDCCFDCBFDCAFDC9FDC7FDC6FDC5),
    .INIT_2B(256'hFDE8FDE7FDE6FDE5FDE4FDE2FDE1FDE0FDDFFDDEFDDDFDDBFDDAFDD9FDD8FDD7),
    .INIT_2C(256'hFDFCFDFBFDFAFDF8FDF7FDF6FDF5FDF3FDF2FDF1FDF0FDEFFDEDFDECFDEBFDEA),
    .INIT_2D(256'hFE11FE10FE0FFE0DFE0CFE0BFE09FE08FE07FE05FE04FE03FE01FE00FDFFFDFE),
    .INIT_2E(256'hFE27FE26FE24FE23FE22FE20FE1FFE1EFE1CFE1BFE19FE18FE17FE15FE14FE13),
    .INIT_2F(256'hFE3EFE3DFE3BFE3AFE38FE37FE36FE34FE33FE31FE30FE2EFE2DFE2CFE2AFE29),
    .INIT_30(256'hFE56FE55FE53FE52FE50FE4FFE4DFE4CFE4AFE49FE47FE46FE44FE43FE41FE40),
    .INIT_31(256'hFE6FFE6DFE6CFE6AFE69FE67FE66FE64FE63FE61FE5FFE5EFE5CFE5BFE59FE58),
    .INIT_32(256'hFE89FE87FE85FE84FE82FE81FE7FFE7DFE7CFE7AFE79FE77FE75FE74FE72FE71),
    .INIT_33(256'hFEA3FEA1FEA0FE9EFE9CFE9BFE99FE97FE96FE94FE92FE91FE8FFE8EFE8CFE8A),
    .INIT_34(256'hFEBEFEBCFEBBFEB9FEB7FEB5FEB4FEB2FEB0FEAFFEADFEABFEAAFEA8FEA6FEA5),
    .INIT_35(256'hFEDAFED8FED6FED4FED3FED1FECFFECDFECCFECAFEC8FEC7FEC5FEC3FEC1FEC0),
    .INIT_36(256'hFEF6FEF4FEF2FEF0FEEFFEEDFEEBFEE9FEE8FEE6FEE4FEE2FEE1FEDFFEDDFEDB),
    .INIT_37(256'hFF12FF10FF0FFF0DFF0BFF09FF07FF06FF04FF02FF00FEFFFEFDFEFBFEF9FEF7),
    .INIT_38(256'hFF2FFF2DFF2CFF2AFF28FF26FF24FF22FF21FF1FFF1DFF1BFF19FF18FF16FF14),
    .INIT_39(256'hFF4CFF4BFF49FF47FF45FF43FF41FF40FF3EFF3CFF3AFF38FF36FF35FF33FF31),
    .INIT_3A(256'hFF6AFF68FF66FF64FF62FF61FF5FFF5DFF5BFF59FF57FF56FF54FF52FF50FF4E),
    .INIT_3B(256'hFF87FF86FF84FF82FF80FF7EFF7CFF7BFF79FF77FF75FF73FF71FF6FFF6EFF6C),
    .INIT_3C(256'hFFA5FFA3FFA1FFA0FF9EFF9CFF9AFF98FF96FF94FF93FF91FF8FFF8DFF8BFF89),
    .INIT_3D(256'hFFC3FFC1FFBFFFBDFFBCFFBAFFB8FFB6FFB4FFB2FFB0FFAEFFADFFABFFA9FFA7),
    .INIT_3E(256'hFFE1FFDFFFDDFFDBFFD9FFD7FFD5FFD4FFD2FFD0FFCEFFCCFFCAFFC9FFC7FFC5),
    .INIT_3F(256'hFFFEFFFCFFFAFFF9FFF7FFF5FFF3FFF1FFEFFFEEFFECFFEAFFE8FFE6FFE4FFE2),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[45] 
       (.ADDRARDADDR({\index1_reg_rep[9]__19 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[45] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[45]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[45] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[45]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h001C001A00180016001400120011000F000D000B000900070006000400020000),
    .INIT_01(256'h003900370035003300310030002E002C002A00280026002500230021001F001D),
    .INIT_02(256'h0055005400520050004E004C004B004900470045004300420040003E003C003A),
    .INIT_03(256'h00720070006E006C006B006900670065006400620060005E005C005B00590057),
    .INIT_04(256'h008E008C008A008800870085008300810080007E007C007A0079007700750073),
    .INIT_05(256'h00A900A700A500A400A200A0009F009D009B009A00980096009400930091008F),
    .INIT_06(256'h00C400C200C000BF00BD00BB00BA00B800B600B500B300B100B000AE00AC00AB),
    .INIT_07(256'h00DE00DC00DA00D900D700D600D400D200D100CF00CD00CC00CA00C800C700C5),
    .INIT_08(256'h00F700F500F400F200F100EF00EE00EC00EA00E900E700E600E400E200E100DF),
    .INIT_09(256'h0110010E010D010B010901080106010501030102010000FF00FD00FC00FA00F9),
    .INIT_0A(256'h012701260124012301210120011E011D011C011A011901170116011401130111),
    .INIT_0B(256'h013E013D013B013A0139013701360134013301310130012F012D012C012A0129),
    .INIT_0C(256'h0154015301510150014F014D014C014B01490148014601450144014201410140),
    .INIT_0D(256'h01690168016601650164016301610160015F015D015C015B0159015801570155),
    .INIT_0E(256'h017D017C017B01790178017701760174017301720171016F016E016D016C016A),
    .INIT_0F(256'h0190018F018E018C018B018A01890188018701850184018301820181017F017E),
    .INIT_10(256'h01A201A101A0019E019D019C019B019A01990198019701960194019301920191),
    .INIT_11(256'h01B201B101B001AF01AE01AD01AC01AB01AA01A901A801A701A601A501A401A3),
    .INIT_12(256'h01C201C101C001BF01BE01BD01BC01BB01BA01B901B801B701B601B501B401B3),
    .INIT_13(256'h01D001CF01CE01CE01CD01CC01CB01CA01C901C801C701C601C601C501C401C3),
    .INIT_14(256'h01DD01DC01DC01DB01DA01D901D801D801D701D601D501D401D301D301D201D1),
    .INIT_15(256'h01E901E801E801E701E601E501E501E401E301E301E201E101E001DF01DF01DE),
    .INIT_16(256'h01F401F301F201F201F101F001F001EF01EE01EE01ED01EC01EC01EB01EA01EA),
    .INIT_17(256'h01FD01FC01FC01FB01FB01FA01FA01F901F801F801F701F701F601F501F501F4),
    .INIT_18(256'h0205020402040203020302020202020102010200020001FF01FF01FE01FE01FD),
    .INIT_19(256'h020B020B020B020A020A020A0209020902080208020702070207020602060205),
    .INIT_1A(256'h02110211021002100210020F020F020F020E020E020E020D020D020D020C020C),
    .INIT_1B(256'h0215021502140214021402140214021302130213021302120212021202110211),
    .INIT_1C(256'h0218021802170217021702170217021702160216021602160216021602150215),
    .INIT_1D(256'h0219021902190219021902190219021902190218021802180218021802180218),
    .INIT_1E(256'h0219021902190219021902190219021902190219021902190219021902190219),
    .INIT_1F(256'h0218021802180218021802180219021902190219021902190219021902190219),
    .INIT_20(256'h0216021602160216021602160217021702170217021702170217021802180218),
    .INIT_21(256'h0212021202120213021302130213021402140214021402140215021502150215),
    .INIT_22(256'h020D020D020D020E020E020E020F020F020F0210021002100211021102110211),
    .INIT_23(256'h02070207020702080208020902090209020A020A020B020B020B020C020C020C),
    .INIT_24(256'h01FF020002000201020102020202020202030203020402040205020502060206),
    .INIT_25(256'h01F601F701F801F801F901F901FA01FA01FB01FB01FC01FD01FD01FE01FE01FF),
    .INIT_26(256'h01ED01ED01EE01EF01EF01F001F001F101F201F201F301F401F401F501F501F6),
    .INIT_27(256'h01E201E301E301E401E501E501E601E701E701E801E901E901EA01EB01EB01EC),
    .INIT_28(256'h01D601D701D701D801D901DA01DA01DB01DC01DD01DD01DE01DF01E001E001E1),
    .INIT_29(256'h01C901CA01CA01CB01CC01CD01CE01CF01CF01D001D101D201D301D301D401D5),
    .INIT_2A(256'h01BB01BC01BD01BD01BE01BF01C001C101C201C301C401C501C501C601C701C8),
    .INIT_2B(256'h01AC01AD01AE01AF01B001B101B101B201B301B401B501B601B701B801B901BA),
    .INIT_2C(256'h019C019D019E019F01A001A101A201A301A401A501A601A701A801A901AA01AB),
    .INIT_2D(256'h018B018C018D018E018F019001910192019301950196019701980199019A019B),
    .INIT_2E(256'h0179017A017C017D017E017F018001810182018301840186018701880189018A),
    .INIT_2F(256'h016701680169016A016C016D016E016F01700171017301740175017601770178),
    .INIT_30(256'h01540155015601570159015A015B015C015D015F016001610162016301650166),
    .INIT_31(256'h01400141014201440145014601470149014A014B014C014E014F015001510153),
    .INIT_32(256'h012B012D012E012F0131013201330134013601370138013A013B013C013D013F),
    .INIT_33(256'h011601180119011A011C011D011E01200121012201240125012601270129012A),
    .INIT_34(256'h0101010201030105010601080109010A010C010D010E01100111011201140115),
    .INIT_35(256'h00EB00EC00EE00EF00F000F200F300F400F600F700F900FA00FB00FD00FE00FF),
    .INIT_36(256'h00D400D600D700D900DA00DB00DD00DE00E000E100E200E400E500E700E800E9),
    .INIT_37(256'h00BD00BF00C000C200C300C500C600C700C900CA00CC00CD00CF00D000D100D3),
    .INIT_38(256'h00A600A800A900AB00AC00AE00AF00B100B200B300B500B600B800B900BB00BC),
    .INIT_39(256'h008F0091009200930095009600980099009B009C009E009F00A100A200A300A5),
    .INIT_3A(256'h00780079007B007C007D007F0080008200830085008600880089008B008C008E),
    .INIT_3B(256'h0060006100630064006600670069006A006C006D006F00700072007300750076),
    .INIT_3C(256'h0048004A004B004D004E0050005100530054005600570059005A005C005D005E),
    .INIT_3D(256'h0031003200340035003700380039003B003C003E003F00410042004400450047),
    .INIT_3E(256'h0019001A001C001D001F0020002200230025002600280029002B002C002E002F),
    .INIT_3F(256'h000100030004000600070009000A000C000D000F001000120013001500160018),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[46] 
       (.ADDRARDADDR({\index1_reg_rep[9]__42 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[46] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[46]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[46] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[46]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFEAFFECFFEDFFEEFFF0FFF1FFF3FFF4FFF6FFF7FFF9FFFAFFFCFFFDFFFF0000),
    .INIT_01(256'hFFD3FFD4FFD6FFD7FFD9FFDAFFDCFFDDFFDFFFE0FFE1FFE3FFE4FFE6FFE7FFE9),
    .INIT_02(256'hFFBCFFBEFFBFFFC0FFC2FFC3FFC5FFC6FFC8FFC9FFCAFFCCFFCDFFCFFFD0FFD2),
    .INIT_03(256'hFFA6FFA7FFA8FFAAFFABFFADFFAEFFAFFFB1FFB2FFB4FFB5FFB7FFB8FFB9FFBB),
    .INIT_04(256'hFF90FF91FF92FF94FF95FF96FF98FF99FF9BFF9CFF9DFF9FFFA0FFA1FFA3FFA4),
    .INIT_05(256'hFF7AFF7BFF7DFF7EFF7FFF81FF82FF83FF85FF86FF87FF89FF8AFF8BFF8DFF8E),
    .INIT_06(256'hFF65FF66FF67FF69FF6AFF6BFF6DFF6EFF6FFF71FF72FF73FF74FF76FF77FF79),
    .INIT_07(256'hFF50FF51FF53FF54FF55FF56FF58FF59FF5AFF5CFF5DFF5EFF5FFF61FF62FF63),
    .INIT_08(256'hFF3CFF3DFF3EFF40FF41FF42FF43FF45FF46FF47FF48FF4AFF4BFF4CFF4DFF4F),
    .INIT_09(256'hFF28FF2AFF2BFF2CFF2DFF2EFF30FF31FF32FF33FF34FF36FF37FF38FF39FF3B),
    .INIT_0A(256'hFF16FF17FF18FF19FF1AFF1BFF1DFF1EFF1FFF20FF21FF22FF24FF25FF26FF27),
    .INIT_0B(256'hFF03FF05FF06FF07FF08FF09FF0AFF0BFF0CFF0EFF0FFF10FF11FF12FF13FF14),
    .INIT_0C(256'hFEF2FEF3FEF4FEF5FEF6FEF7FEF9FEFAFEFBFEFCFEFDFEFEFEFFFF00FF01FF02),
    .INIT_0D(256'hFEE2FEE3FEE4FEE5FEE6FEE7FEE8FEE9FEEAFEEBFEECFEEDFEEEFEEFFEF0FEF1),
    .INIT_0E(256'hFED2FED3FED4FED5FED6FED7FED8FED9FEDAFEDBFEDCFEDDFEDEFEDFFEE0FEE1),
    .INIT_0F(256'hFEC3FEC4FEC5FEC6FEC7FEC7FEC8FEC9FECAFECBFECCFECDFECEFECFFED0FED1),
    .INIT_10(256'hFEB5FEB6FEB7FEB7FEB8FEB9FEBAFEBBFEBCFEBDFEBDFEBEFEBFFEC0FEC1FEC2),
    .INIT_11(256'hFEA8FEA8FEA9FEAAFEABFEACFEADFEADFEAEFEAFFEB0FEB1FEB1FEB2FEB3FEB4),
    .INIT_12(256'hFE9BFE9CFE9DFE9EFE9EFE9FFEA0FEA1FEA1FEA2FEA3FEA4FEA5FEA5FEA6FEA7),
    .INIT_13(256'hFE90FE91FE92FE92FE93FE94FE94FE95FE96FE96FE97FE98FE99FE99FE9AFE9B),
    .INIT_14(256'hFE86FE87FE87FE88FE88FE89FE8AFE8AFE8BFE8CFE8CFE8DFE8EFE8EFE8FFE90),
    .INIT_15(256'hFE7DFE7DFE7EFE7EFE7FFE7FFE80FE81FE81FE82FE82FE83FE84FE84FE85FE85),
    .INIT_16(256'hFE74FE75FE75FE76FE76FE77FE77FE78FE78FE79FE79FE7AFE7BFE7BFE7CFE7C),
    .INIT_17(256'hFE6DFE6EFE6EFE6EFE6FFE6FFE70FE70FE71FE71FE72FE72FE72FE73FE73FE74),
    .INIT_18(256'hFE67FE67FE68FE68FE68FE69FE69FE6AFE6AFE6AFE6BFE6BFE6BFE6CFE6CFE6D),
    .INIT_19(256'hFE62FE62FE62FE63FE63FE63FE64FE64FE64FE64FE65FE65FE66FE66FE66FE67),
    .INIT_1A(256'hFE5EFE5EFE5EFE5EFE5EFE5FFE5FFE5FFE5FFE60FE60FE60FE61FE61FE61FE61),
    .INIT_1B(256'hFE5AFE5BFE5BFE5BFE5BFE5BFE5BFE5CFE5CFE5CFE5CFE5CFE5DFE5DFE5DFE5D),
    .INIT_1C(256'hFE58FE58FE59FE59FE59FE59FE59FE59FE59FE59FE5AFE5AFE5AFE5AFE5AFE5A),
    .INIT_1D(256'hFE57FE57FE57FE57FE57FE58FE58FE58FE58FE58FE58FE58FE58FE58FE58FE58),
    .INIT_1E(256'hFE57FE57FE57FE57FE57FE57FE57FE57FE57FE57FE57FE57FE57FE57FE57FE57),
    .INIT_1F(256'hFE58FE58FE58FE58FE58FE58FE58FE58FE58FE58FE58FE58FE57FE57FE57FE57),
    .INIT_20(256'hFE5AFE5AFE5AFE5AFE5AFE5AFE5AFE59FE59FE59FE59FE59FE59FE59FE59FE58),
    .INIT_21(256'hFE5DFE5DFE5DFE5DFE5DFE5CFE5CFE5CFE5CFE5CFE5BFE5BFE5BFE5BFE5BFE5B),
    .INIT_22(256'hFE61FE61FE61FE61FE60FE60FE60FE60FE5FFE5FFE5FFE5FFE5EFE5EFE5EFE5E),
    .INIT_23(256'hFE66FE66FE66FE65FE65FE65FE65FE64FE64FE64FE63FE63FE63FE62FE62FE62),
    .INIT_24(256'hFE6CFE6CFE6CFE6BFE6BFE6AFE6AFE6AFE69FE69FE69FE68FE68FE68FE67FE67),
    .INIT_25(256'hFE73FE73FE72FE72FE72FE71FE71FE70FE70FE6FFE6FFE6FFE6EFE6EFE6DFE6D),
    .INIT_26(256'hFE7BFE7BFE7AFE7AFE79FE79FE78FE78FE77FE77FE76FE76FE75FE75FE74FE74),
    .INIT_27(256'hFE84FE83FE83FE82FE82FE81FE80FE80FE7FFE7FFE7EFE7EFE7DFE7DFE7CFE7C),
    .INIT_28(256'hFE8DFE8DFE8CFE8CFE8BFE8AFE8AFE89FE88FE88FE87FE87FE86FE86FE85FE84),
    .INIT_29(256'hFE98FE97FE96FE96FE95FE94FE94FE93FE92FE92FE91FE91FE90FE8FFE8FFE8E),
    .INIT_2A(256'hFEA3FEA2FEA1FEA1FEA0FE9FFE9FFE9EFE9DFE9DFE9CFE9BFE9AFE9AFE99FE98),
    .INIT_2B(256'hFEAFFEAEFEADFEACFEACFEABFEAAFEA9FEA9FEA8FEA7FEA7FEA6FEA5FEA4FEA4),
    .INIT_2C(256'hFEBBFEBBFEBAFEB9FEB8FEB7FEB7FEB6FEB5FEB4FEB3FEB3FEB2FEB1FEB0FEB0),
    .INIT_2D(256'hFEC9FEC8FEC7FEC6FEC5FEC5FEC4FEC3FEC2FEC1FEC0FEC0FEBFFEBEFEBDFEBC),
    .INIT_2E(256'hFED7FED6FED5FED4FED3FED2FED1FED1FED0FECFFECEFECDFECCFECBFECAFECA),
    .INIT_2F(256'hFEE5FEE4FEE3FEE3FEE2FEE1FEE0FEDFFEDEFEDDFEDCFEDBFEDAFED9FED9FED8),
    .INIT_30(256'hFEF4FEF3FEF3FEF2FEF1FEF0FEEFFEEEFEEDFEECFEEBFEEAFEE9FEE8FEE7FEE6),
    .INIT_31(256'hFF04FF03FF02FF01FF00FEFFFEFEFEFDFEFCFEFBFEFAFEF9FEF8FEF7FEF6FEF5),
    .INIT_32(256'hFF14FF13FF12FF11FF10FF0FFF0EFF0DFF0CFF0BFF0AFF09FF08FF07FF06FF05),
    .INIT_33(256'hFF25FF24FF23FF22FF21FF20FF1FFF1EFF1DFF1CFF1BFF19FF18FF17FF16FF15),
    .INIT_34(256'hFF36FF35FF34FF33FF32FF31FF30FF2EFF2DFF2CFF2BFF2AFF29FF28FF27FF26),
    .INIT_35(256'hFF47FF46FF45FF44FF43FF42FF41FF40FF3FFF3EFF3CFF3BFF3AFF39FF38FF37),
    .INIT_36(256'hFF59FF58FF57FF56FF55FF53FF52FF51FF50FF4FFF4EFF4DFF4CFF4BFF4AFF48),
    .INIT_37(256'hFF6BFF6AFF69FF68FF66FF65FF64FF63FF62FF61FF60FF5FFF5EFF5CFF5BFF5A),
    .INIT_38(256'hFF7DFF7CFF7BFF7AFF79FF77FF76FF75FF74FF73FF72FF71FF70FF6EFF6DFF6C),
    .INIT_39(256'hFF90FF8EFF8DFF8CFF8BFF8AFF89FF88FF86FF85FF84FF83FF82FF81FF7FFF7E),
    .INIT_3A(256'hFFA2FFA1FFA0FF9FFF9DFF9CFF9BFF9AFF99FF98FF96FF95FF94FF93FF92FF91),
    .INIT_3B(256'hFFB5FFB3FFB2FFB1FFB0FFAFFFAEFFACFFABFFAAFFA9FFA8FFA7FFA6FFA4FFA3),
    .INIT_3C(256'hFFC7FFC6FFC5FFC4FFC3FFC1FFC0FFBFFFBEFFBDFFBCFFBAFFB9FFB8FFB7FFB6),
    .INIT_3D(256'hFFDAFFD9FFD8FFD6FFD5FFD4FFD3FFD2FFD1FFCFFFCEFFCDFFCCFFCBFFCAFFC8),
    .INIT_3E(256'hFFECFFEBFFEAFFE9FFE8FFE7FFE5FFE4FFE3FFE2FFE1FFE0FFDEFFDDFFDCFFDB),
    .INIT_3F(256'hFFFFFFFEFFFDFFFBFFFAFFF9FFF8FFF7FFF6FFF4FFF3FFF2FFF1FFF0FFEFFFEE),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[47] 
       (.ADDRARDADDR({\index1_reg_rep[9]__3 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[47] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[47]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[47] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[47]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00110010000F000E000D000B000A000900080007000600050003000200010000),
    .INIT_01(256'h0023002200210020001F001E001D001B001A0019001800170016001500130012),
    .INIT_02(256'h003500340033003200310030002F002D002C002B002A00290028002700260024),
    .INIT_03(256'h0047004600450044004200410040003F003E003D003C003B003A003900370036),
    .INIT_04(256'h005800570056005500540053005200510050004E004D004C004B004A00490048),
    .INIT_05(256'h0069006800670066006500640063006200610060005F005E005C005B005A0059),
    .INIT_06(256'h007A007900780077007600750074007300710070006F006E006D006C006B006A),
    .INIT_07(256'h008A0089008800870086008500840083008200810080007F007E007D007C007B),
    .INIT_08(256'h009A0099009800970096009500940093009200910090008F008E008D008C008B),
    .INIT_09(256'h00A900A800A700A600A500A400A300A200A100A0009F009E009D009D009C009B),
    .INIT_0A(256'h00B800B700B600B500B400B300B200B100B000AF00AE00AD00AD00AC00AB00AA),
    .INIT_0B(256'h00C600C500C400C300C200C100C000C000BF00BE00BD00BC00BB00BA00B900B8),
    .INIT_0C(256'h00D300D200D200D100D000CF00CE00CD00CC00CC00CB00CA00C900C800C700C7),
    .INIT_0D(256'h00E000DF00DF00DE00DD00DC00DB00DB00DA00D900D800D700D600D600D500D4),
    .INIT_0E(256'h00EC00EC00EB00EA00E900E900E800E700E600E600E500E400E300E200E200E1),
    .INIT_0F(256'h00F800F700F700F600F500F400F400F300F200F200F100F000EF00EF00EE00ED),
    .INIT_10(256'h01030102010201010100010000FF00FE00FE00FD00FC00FB00FB00FA00F900F9),
    .INIT_11(256'h010D010C010C010B010B010A0109010901080107010701060106010501040104),
    .INIT_12(256'h0117011601150115011401140113011301120111011101100110010F010E010E),
    .INIT_13(256'h011F011F011E011E011D011D011C011C011B011A011A01190119011801180117),
    .INIT_14(256'h0127012701260126012501250124012401230123012201220121012101200120),
    .INIT_15(256'h012E012E012E012D012D012C012C012B012B012A012A012A0129012901280128),
    .INIT_16(256'h01350134013401340133013301330132013201310131013101300130012F012F),
    .INIT_17(256'h013A013A013A0139013901390138013801380137013701370136013601360135),
    .INIT_18(256'h013F013F013F013E013E013E013D013D013D013D013C013C013C013B013B013B),
    .INIT_19(256'h014301430143014201420142014201420141014101410141014001400140013F),
    .INIT_1A(256'h0146014601460146014601450145014501450145014401440144014401440143),
    .INIT_1B(256'h0149014901480148014801480148014801480147014701470147014701470147),
    .INIT_1C(256'h014A014A014A014A014A014A014A014A014A0149014901490149014901490149),
    .INIT_1D(256'h014B014B014B014B014B014B014B014B014B014B014B014B014A014A014A014A),
    .INIT_1E(256'h014B014B014B014B014B014B014B014B014B014B014B014B014B014B014B014B),
    .INIT_1F(256'h014A014A014A014A014A014A014A014A014B014B014B014B014B014B014B014B),
    .INIT_20(256'h01480148014901490149014901490149014901490149014A014A014A014A014A),
    .INIT_21(256'h0146014601460146014701470147014701470147014701480148014801480148),
    .INIT_22(256'h0143014301430143014401440144014401440145014501450145014501450146),
    .INIT_23(256'h013F013F013F013F014001400140014001410141014101410142014201420142),
    .INIT_24(256'h013A013A013B013B013B013B013C013C013C013D013D013D013E013E013E013E),
    .INIT_25(256'h013401350135013601360136013701370137013801380138013901390139013A),
    .INIT_26(256'h012E012F012F0130013001300131013101320132013201330133013301340134),
    .INIT_27(256'h01280128012801290129012A012A012B012B012B012C012C012D012D012E012E),
    .INIT_28(256'h0120012101210121012201220123012301240124012501250126012601270127),
    .INIT_29(256'h0118011801190119011A011B011B011C011C011D011D011E011E011F011F0120),
    .INIT_2A(256'h010F011001100111011101120113011301140114011501150116011601170117),
    .INIT_2B(256'h0106010601070108010801090109010A010B010B010C010C010D010D010E010F),
    .INIT_2C(256'h00FC00FD00FD00FE00FF00FF0100010001010102010201030103010401050105),
    .INIT_2D(256'h00F200F200F300F400F400F500F600F600F700F800F800F900F900FA00FB00FB),
    .INIT_2E(256'h00E700E700E800E900E900EA00EB00EC00EC00ED00EE00EE00EF00F000F000F1),
    .INIT_2F(256'h00DB00DC00DD00DD00DE00DF00E000E000E100E200E200E300E400E500E500E6),
    .INIT_30(256'h00D000D000D100D200D200D300D400D500D500D600D700D800D800D900DA00DB),
    .INIT_31(256'h00C300C400C500C600C600C700C800C900C900CA00CB00CC00CC00CD00CE00CF),
    .INIT_32(256'h00B700B700B800B900BA00BB00BB00BC00BD00BE00BF00BF00C000C100C200C3),
    .INIT_33(256'h00AA00AB00AB00AC00AD00AE00AF00AF00B000B100B200B300B300B400B500B6),
    .INIT_34(256'h009D009D009E009F00A000A100A200A200A300A400A500A600A600A700A800A9),
    .INIT_35(256'h008F009000910092009200930094009500960097009700980099009A009B009C),
    .INIT_36(256'h0081008200830084008500860086008700880089008A008B008C008C008D008E),
    .INIT_37(256'h00730074007500760077007800790079007A007B007C007D007E007F00800080),
    .INIT_38(256'h00650066006700680069006A006B006B006C006D006E006F0070007100720072),
    .INIT_39(256'h005700580059005A005B005B005C005D005E005F006000610062006300630064),
    .INIT_3A(256'h0049004A004A004B004C004D004E004F00500051005200530053005400550056),
    .INIT_3B(256'h003A003B003C003D003E003F0040004100410042004300440045004600470048),
    .INIT_3C(256'h002C002D002E002F002F00300031003200330034003500360037003800380039),
    .INIT_3D(256'h001D001E001F00200021002200230024002500260026002700280029002A002B),
    .INIT_3E(256'h000F00100011001200130014001500150016001700180019001A001B001C001D),
    .INIT_3F(256'h0001000200030004000400050006000700080009000A000B000C000C000D000E),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[48] 
       (.ADDRARDADDR({\index1_reg_rep[9]__26 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[48] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[48]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[48] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[48]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFF3FFF4FFF5FFF5FFF6FFF7FFF8FFF9FFFAFFFBFFFCFFFCFFFDFFFEFFFF0000),
    .INIT_01(256'hFFE5FFE6FFE6FFE7FFE8FFE9FFEAFFEBFFECFFEDFFEDFFEEFFEFFFF0FFF1FFF2),
    .INIT_02(256'hFFD7FFD8FFD9FFDAFFDAFFDBFFDCFFDDFFDEFFDFFFE0FFE0FFE1FFE2FFE3FFE4),
    .INIT_03(256'hFFC9FFCAFFCBFFCCFFCDFFCEFFCEFFCFFFD0FFD1FFD2FFD3FFD4FFD4FFD5FFD6),
    .INIT_04(256'hFFBCFFBDFFBEFFBEFFBFFFC0FFC1FFC2FFC3FFC3FFC4FFC5FFC6FFC7FFC8FFC8),
    .INIT_05(256'hFFAFFFB0FFB1FFB1FFB2FFB3FFB4FFB5FFB5FFB6FFB7FFB8FFB9FFB9FFBAFFBB),
    .INIT_06(256'hFFA2FFA3FFA4FFA4FFA5FFA6FFA7FFA8FFA8FFA9FFAAFFABFFACFFACFFADFFAE),
    .INIT_07(256'hFF96FF96FF97FF98FF99FF9AFF9AFF9BFF9CFF9DFF9DFF9EFF9FFFA0FFA1FFA1),
    .INIT_08(256'hFF8AFF8AFF8BFF8CFF8DFF8DFF8EFF8FFF90FF90FF91FF92FF93FF93FF94FF95),
    .INIT_09(256'hFF7EFF7FFF7FFF80FF81FF82FF82FF83FF84FF84FF85FF86FF87FF87FF88FF89),
    .INIT_0A(256'hFF73FF73FF74FF75FF75FF76FF77FF78FF78FF79FF7AFF7AFF7BFF7CFF7CFF7D),
    .INIT_0B(256'hFF68FF68FF69FF6AFF6AFF6BFF6CFF6CFF6DFF6EFF6FFF6FFF70FF71FF71FF72),
    .INIT_0C(256'hFF5DFF5EFF5FFF5FFF60FF61FF61FF62FF63FF63FF64FF64FF65FF66FF66FF67),
    .INIT_0D(256'hFF54FF54FF55FF55FF56FF57FF57FF58FF58FF59FF5AFF5AFF5BFF5CFF5CFF5D),
    .INIT_0E(256'hFF4AFF4BFF4BFF4CFF4CFF4DFF4EFF4EFF4FFF4FFF50FF51FF51FF52FF52FF53),
    .INIT_0F(256'hFF41FF42FF42FF43FF43FF44FF44FF45FF46FF46FF47FF47FF48FF48FF49FF4A),
    .INIT_10(256'hFF39FF39FF3AFF3AFF3BFF3BFF3CFF3CFF3DFF3EFF3EFF3FFF3FFF40FF40FF41),
    .INIT_11(256'hFF31FF32FF32FF33FF33FF33FF34FF34FF35FF35FF36FF36FF37FF37FF38FF38),
    .INIT_12(256'hFF2AFF2AFF2BFF2BFF2CFF2CFF2DFF2DFF2DFF2EFF2EFF2FFF2FFF30FF30FF31),
    .INIT_13(256'hFF23FF24FF24FF24FF25FF25FF26FF26FF26FF27FF27FF28FF28FF29FF29FF29),
    .INIT_14(256'hFF1DFF1EFF1EFF1EFF1FFF1FFF1FFF20FF20FF20FF21FF21FF22FF22FF22FF23),
    .INIT_15(256'hFF18FF18FF18FF19FF19FF19FF1AFF1AFF1AFF1BFF1BFF1BFF1CFF1CFF1CFF1D),
    .INIT_16(256'hFF13FF13FF13FF14FF14FF14FF15FF15FF15FF16FF16FF16FF16FF17FF17FF17),
    .INIT_17(256'hFF0FFF0FFF0FFF0FFF10FF10FF10FF10FF11FF11FF11FF11FF12FF12FF12FF13),
    .INIT_18(256'hFF0BFF0BFF0BFF0CFF0CFF0CFF0CFF0DFF0DFF0DFF0DFF0DFF0EFF0EFF0EFF0E),
    .INIT_19(256'hFF08FF08FF08FF09FF09FF09FF09FF09FF09FF0AFF0AFF0AFF0AFF0AFF0BFF0B),
    .INIT_1A(256'hFF06FF06FF06FF06FF06FF06FF06FF07FF07FF07FF07FF07FF07FF08FF08FF08),
    .INIT_1B(256'hFF04FF04FF04FF04FF04FF04FF05FF05FF05FF05FF05FF05FF05FF05FF05FF06),
    .INIT_1C(256'hFF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF04FF04FF04FF04FF04),
    .INIT_1D(256'hFF02FF02FF02FF02FF02FF02FF02FF02FF03FF03FF03FF03FF03FF03FF03FF03),
    .INIT_1E(256'hFF02FF02FF02FF02FF02FF02FF02FF02FF02FF02FF02FF02FF02FF02FF02FF02),
    .INIT_1F(256'hFF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03),
    .INIT_20(256'hFF05FF04FF04FF04FF04FF04FF04FF04FF04FF04FF04FF04FF04FF03FF03FF03),
    .INIT_21(256'hFF07FF06FF06FF06FF06FF06FF06FF06FF05FF05FF05FF05FF05FF05FF05FF05),
    .INIT_22(256'hFF09FF09FF09FF09FF08FF08FF08FF08FF08FF08FF07FF07FF07FF07FF07FF07),
    .INIT_23(256'hFF0CFF0CFF0CFF0CFF0BFF0BFF0BFF0BFF0BFF0AFF0AFF0AFF0AFF0AFF09FF09),
    .INIT_24(256'hFF10FF10FF0FFF0FFF0FFF0FFF0EFF0EFF0EFF0EFF0EFF0DFF0DFF0DFF0DFF0C),
    .INIT_25(256'hFF14FF14FF14FF13FF13FF13FF12FF12FF12FF12FF11FF11FF11FF11FF10FF10),
    .INIT_26(256'hFF19FF19FF18FF18FF18FF17FF17FF17FF16FF16FF16FF16FF15FF15FF15FF14),
    .INIT_27(256'hFF1EFF1EFF1DFF1DFF1DFF1CFF1CFF1CFF1BFF1BFF1BFF1AFF1AFF1AFF19FF19),
    .INIT_28(256'hFF24FF24FF23FF23FF22FF22FF22FF21FF21FF21FF20FF20FF20FF1FFF1FFF1E),
    .INIT_29(256'hFF2AFF2AFF29FF29FF29FF28FF28FF27FF27FF27FF26FF26FF25FF25FF25FF24),
    .INIT_2A(256'hFF31FF30FF30FF30FF2FFF2FFF2EFF2EFF2DFF2DFF2DFF2CFF2CFF2BFF2BFF2B),
    .INIT_2B(256'hFF38FF38FF37FF37FF36FF36FF35FF35FF34FF34FF34FF33FF33FF32FF32FF31),
    .INIT_2C(256'hFF40FF3FFF3FFF3EFF3EFF3DFF3DFF3CFF3CFF3BFF3BFF3AFF3AFF39FF39FF39),
    .INIT_2D(256'hFF48FF47FF47FF46FF46FF45FF45FF44FF44FF43FF43FF42FF42FF41FF41FF40),
    .INIT_2E(256'hFF50FF4FFF4FFF4EFF4EFF4DFF4DFF4CFF4CFF4BFF4BFF4AFF4AFF49FF49FF48),
    .INIT_2F(256'hFF59FF58FF58FF57FF57FF56FF55FF55FF54FF54FF53FF53FF52FF52FF51FF51),
    .INIT_30(256'hFF62FF61FF61FF60FF60FF5FFF5EFF5EFF5DFF5DFF5CFF5CFF5BFF5AFF5AFF59),
    .INIT_31(256'hFF6BFF6BFF6AFF69FF69FF68FF68FF67FF66FF66FF65FF65FF64FF64FF63FF62),
    .INIT_32(256'hFF75FF74FF74FF73FF72FF72FF71FF71FF70FF6FFF6FFF6EFF6EFF6DFF6CFF6C),
    .INIT_33(256'hFF7FFF7EFF7DFF7DFF7CFF7CFF7BFF7AFF7AFF79FF78FF78FF77FF77FF76FF75),
    .INIT_34(256'hFF89FF88FF88FF87FF86FF86FF85FF84FF84FF83FF82FF82FF81FF81FF80FF7F),
    .INIT_35(256'hFF93FF92FF92FF91FF91FF90FF8FFF8FFF8EFF8DFF8DFF8CFF8BFF8BFF8AFF89),
    .INIT_36(256'hFF9EFF9DFF9CFF9CFF9BFF9AFF9AFF99FF98FF98FF97FF96FF96FF95FF94FF94),
    .INIT_37(256'hFFA8FFA8FFA7FFA6FFA6FFA5FFA4FFA4FFA3FFA2FFA2FFA1FFA0FFA0FF9FFF9E),
    .INIT_38(256'hFFB3FFB2FFB2FFB1FFB0FFB0FFAFFFAEFFAEFFADFFACFFACFFABFFAAFFAAFFA9),
    .INIT_39(256'hFFBEFFBDFFBCFFBCFFBBFFBAFFBAFFB9FFB8FFB8FFB7FFB6FFB6FFB5FFB4FFB4),
    .INIT_3A(256'hFFC9FFC8FFC7FFC7FFC6FFC5FFC5FFC4FFC3FFC3FFC2FFC1FFC1FFC0FFBFFFBF),
    .INIT_3B(256'hFFD4FFD3FFD2FFD2FFD1FFD0FFD0FFCFFFCEFFCEFFCDFFCCFFCBFFCBFFCAFFC9),
    .INIT_3C(256'hFFDFFFDEFFDDFFDDFFDCFFDBFFDBFFDAFFD9FFD8FFD8FFD7FFD6FFD6FFD5FFD4),
    .INIT_3D(256'hFFEAFFE9FFE8FFE8FFE7FFE6FFE5FFE5FFE4FFE3FFE3FFE2FFE1FFE1FFE0FFDF),
    .INIT_3E(256'hFFF4FFF4FFF3FFF2FFF2FFF1FFF0FFF0FFEFFFEEFFEEFFEDFFECFFECFFEBFFEA),
    .INIT_3F(256'hFFFFFFFFFFFEFFFDFFFDFFFCFFFBFFFBFFFAFFF9FFF9FFF8FFF7FFF7FFF6FFF5),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[49] 
       (.ADDRARDADDR({\index1_reg_rep[9]__46 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[49] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[49]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[49] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[49]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFFAFFFBFFFBFFFCFFFCFFFCFFFDFFFDFFFDFFFEFFFEFFFFFFFFFFFF00000000),
    .INIT_01(256'hFFF4FFF5FFF5FFF6FFF6FFF6FFF7FFF7FFF7FFF8FFF8FFF9FFF9FFF9FFFAFFFA),
    .INIT_02(256'hFFEFFFEFFFEFFFF0FFF0FFF0FFF1FFF1FFF2FFF2FFF2FFF3FFF3FFF3FFF4FFF4),
    .INIT_03(256'hFFE8FFE9FFE9FFEAFFEAFFEAFFEBFFEBFFEBFFECFFECFFEDFFEDFFEDFFEEFFEE),
    .INIT_04(256'hFFE2FFE3FFE3FFE4FFE4FFE4FFE5FFE5FFE5FFE6FFE6FFE7FFE7FFE7FFE8FFE8),
    .INIT_05(256'hFFDCFFDDFFDDFFDEFFDEFFDEFFDFFFDFFFDFFFE0FFE0FFE1FFE1FFE1FFE2FFE2),
    .INIT_06(256'hFFD7FFD7FFD7FFD8FFD8FFD8FFD9FFD9FFD9FFDAFFDAFFDBFFDBFFDBFFDCFFDC),
    .INIT_07(256'hFFD1FFD1FFD1FFD2FFD2FFD2FFD3FFD3FFD4FFD4FFD4FFD5FFD5FFD5FFD6FFD6),
    .INIT_08(256'hFFCBFFCBFFCBFFCCFFCCFFCDFFCDFFCDFFCEFFCEFFCEFFCFFFCFFFCFFFD0FFD0),
    .INIT_09(256'hFFC5FFC5FFC6FFC6FFC6FFC7FFC7FFC7FFC8FFC8FFC9FFC9FFC9FFCAFFCAFFCA),
    .INIT_0A(256'hFFBFFFC0FFC0FFC0FFC1FFC1FFC1FFC2FFC2FFC2FFC3FFC3FFC3FFC4FFC4FFC5),
    .INIT_0B(256'hFFBAFFBAFFBAFFBBFFBBFFBBFFBCFFBCFFBCFFBDFFBDFFBDFFBEFFBEFFBFFFBF),
    .INIT_0C(256'hFFB4FFB4FFB5FFB5FFB5FFB6FFB6FFB7FFB7FFB7FFB8FFB8FFB8FFB9FFB9FFB9),
    .INIT_0D(256'hFFAFFFAFFFAFFFB0FFB0FFB0FFB1FFB1FFB1FFB2FFB2FFB2FFB3FFB3FFB3FFB4),
    .INIT_0E(256'hFFAAFFAAFFAAFFABFFABFFABFFABFFACFFACFFACFFADFFADFFADFFAEFFAEFFAE),
    .INIT_0F(256'hFFA4FFA5FFA5FFA5FFA6FFA6FFA6FFA7FFA7FFA7FFA8FFA8FFA8FFA9FFA9FFA9),
    .INIT_10(256'hFFA0FFA0FFA0FFA1FFA1FFA1FFA1FFA2FFA2FFA2FFA3FFA3FFA3FFA4FFA4FFA4),
    .INIT_11(256'hFF9BFF9BFF9BFF9CFF9CFF9CFF9DFF9DFF9DFF9EFF9EFF9EFF9EFF9FFF9FFF9F),
    .INIT_12(256'hFF96FF97FF97FF97FF98FF98FF98FF98FF99FF99FF99FF99FF9AFF9AFF9AFF9B),
    .INIT_13(256'hFF92FF92FF93FF93FF93FF93FF94FF94FF94FF95FF95FF95FF95FF96FF96FF96),
    .INIT_14(256'hFF8EFF8EFF8FFF8FFF8FFF8FFF90FF90FF90FF90FF91FF91FF91FF91FF92FF92),
    .INIT_15(256'hFF8AFF8BFF8BFF8BFF8BFF8BFF8CFF8CFF8CFF8CFF8DFF8DFF8DFF8DFF8EFF8E),
    .INIT_16(256'hFF87FF87FF87FF87FF88FF88FF88FF88FF88FF89FF89FF89FF89FF8AFF8AFF8A),
    .INIT_17(256'hFF83FF84FF84FF84FF84FF84FF85FF85FF85FF85FF85FF86FF86FF86FF86FF87),
    .INIT_18(256'hFF80FF81FF81FF81FF81FF81FF82FF82FF82FF82FF82FF82FF83FF83FF83FF83),
    .INIT_19(256'hFF7EFF7EFF7EFF7EFF7EFF7EFF7FFF7FFF7FFF7FFF7FFF80FF80FF80FF80FF80),
    .INIT_1A(256'hFF7BFF7BFF7CFF7CFF7CFF7CFF7CFF7CFF7CFF7DFF7DFF7DFF7DFF7DFF7DFF7E),
    .INIT_1B(256'hFF79FF79FF79FF79FF7AFF7AFF7AFF7AFF7AFF7AFF7AFF7BFF7BFF7BFF7BFF7B),
    .INIT_1C(256'hFF77FF77FF77FF78FF78FF78FF78FF78FF78FF78FF78FF78FF79FF79FF79FF79),
    .INIT_1D(256'hFF76FF76FF76FF76FF76FF76FF76FF76FF76FF77FF77FF77FF77FF77FF77FF77),
    .INIT_1E(256'hFF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF76FF76),
    .INIT_1F(256'hFF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74),
    .INIT_20(256'hFF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF74FF74FF74),
    .INIT_21(256'hFF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73),
    .INIT_22(256'hFF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73),
    .INIT_23(256'hFF74FF74FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73),
    .INIT_24(256'hFF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74),
    .INIT_25(256'hFF76FF76FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF74),
    .INIT_26(256'hFF77FF77FF77FF77FF77FF77FF77FF76FF76FF76FF76FF76FF76FF76FF76FF76),
    .INIT_27(256'hFF79FF79FF79FF79FF79FF78FF78FF78FF78FF78FF78FF78FF78FF77FF77FF77),
    .INIT_28(256'hFF7BFF7BFF7BFF7BFF7BFF7BFF7AFF7AFF7AFF7AFF7AFF7AFF7AFF79FF79FF79),
    .INIT_29(256'hFF7EFF7EFF7EFF7DFF7DFF7DFF7DFF7DFF7DFF7CFF7CFF7CFF7CFF7CFF7CFF7B),
    .INIT_2A(256'hFF81FF81FF80FF80FF80FF80FF80FF7FFF7FFF7FFF7FFF7FFF7FFF7EFF7EFF7E),
    .INIT_2B(256'hFF84FF84FF84FF83FF83FF83FF83FF83FF82FF82FF82FF82FF82FF81FF81FF81),
    .INIT_2C(256'hFF88FF87FF87FF87FF87FF87FF86FF86FF86FF86FF85FF85FF85FF85FF85FF84),
    .INIT_2D(256'hFF8CFF8BFF8BFF8BFF8BFF8AFF8AFF8AFF8AFF89FF89FF89FF89FF88FF88FF88),
    .INIT_2E(256'hFF90FF90FF8FFF8FFF8FFF8FFF8EFF8EFF8EFF8DFF8DFF8DFF8DFF8CFF8CFF8C),
    .INIT_2F(256'hFF94FF94FF94FF94FF93FF93FF93FF92FF92FF92FF92FF91FF91FF91FF90FF90),
    .INIT_30(256'hFF99FF99FF99FF98FF98FF98FF97FF97FF97FF97FF96FF96FF96FF95FF95FF95),
    .INIT_31(256'hFF9FFF9EFF9EFF9EFF9DFF9DFF9DFF9CFF9CFF9CFF9BFF9BFF9BFF9AFF9AFF9A),
    .INIT_32(256'hFFA4FFA4FFA3FFA3FFA3FFA2FFA2FFA2FFA1FFA1FFA1FFA0FFA0FFA0FF9FFF9F),
    .INIT_33(256'hFFAAFFA9FFA9FFA9FFA8FFA8FFA8FFA7FFA7FFA6FFA6FFA6FFA5FFA5FFA5FFA4),
    .INIT_34(256'hFFB0FFAFFFAFFFAFFFAEFFAEFFADFFADFFADFFACFFACFFACFFABFFABFFAAFFAA),
    .INIT_35(256'hFFB6FFB6FFB5FFB5FFB4FFB4FFB4FFB3FFB3FFB2FFB2FFB2FFB1FFB1FFB1FFB0),
    .INIT_36(256'hFFBDFFBCFFBCFFBBFFBBFFBAFFBAFFBAFFB9FFB9FFB8FFB8FFB8FFB7FFB7FFB6),
    .INIT_37(256'hFFC3FFC3FFC2FFC2FFC2FFC1FFC1FFC0FFC0FFBFFFBFFFBFFFBEFFBEFFBDFFBD),
    .INIT_38(256'hFFCAFFCAFFC9FFC9FFC8FFC8FFC8FFC7FFC7FFC6FFC6FFC5FFC5FFC5FFC4FFC4),
    .INIT_39(256'hFFD1FFD1FFD0FFD0FFD0FFCFFFCFFFCEFFCEFFCDFFCDFFCCFFCCFFCCFFCBFFCB),
    .INIT_3A(256'hFFD9FFD8FFD8FFD7FFD7FFD6FFD6FFD5FFD5FFD5FFD4FFD4FFD3FFD3FFD2FFD2),
    .INIT_3B(256'hFFE0FFE0FFDFFFDFFFDEFFDEFFDDFFDDFFDCFFDCFFDBFFDBFFDBFFDAFFDAFFD9),
    .INIT_3C(256'hFFE8FFE7FFE7FFE6FFE6FFE5FFE5FFE4FFE4FFE4FFE3FFE3FFE2FFE2FFE1FFE1),
    .INIT_3D(256'hFFF0FFEFFFEFFFEEFFEEFFEDFFEDFFECFFECFFEBFFEBFFEAFFEAFFE9FFE9FFE8),
    .INIT_3E(256'hFFF8FFF7FFF7FFF6FFF6FFF5FFF5FFF4FFF4FFF3FFF3FFF2FFF2FFF1FFF1FFF0),
    .INIT_3F(256'hFFFFFFFFFFFEFFFEFFFDFFFDFFFCFFFCFFFBFFFBFFFAFFFAFFF9FFF9FFF9FFF8),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[4] 
       (.ADDRARDADDR({\index1_reg_rep[9]__45 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[4] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[4]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[4] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[4]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000A000900090008000700070006000500050004000300030002000100010000),
    .INIT_01(256'h00150014001300130012001100110010000F000F000E000D000D000C000B000B),
    .INIT_02(256'h001F001F001E001D001D001C001B001B001A0019001900180017001700160015),
    .INIT_03(256'h0029002900280028002700260026002500240024002300220022002100200020),
    .INIT_04(256'h0034003300320032003100300030002F002F002E002D002D002C002B002B002A),
    .INIT_05(256'h003D003D003C003C003B003A003A003900390038003700370036003500350034),
    .INIT_06(256'h0047004700460045004500440044004300420042004100410040003F003F003E),
    .INIT_07(256'h00510050004F004F004E004E004D004C004C004B004B004A004A004900480048),
    .INIT_08(256'h005A005900590058005700570056005600550055005400530053005200520051),
    .INIT_09(256'h006200620061006100600060005F005F005E005E005D005C005C005B005B005A),
    .INIT_0A(256'h006B006A006A0069006900680068006700670066006600650065006400640063),
    .INIT_0B(256'h00730073007200720071007100700070006F006F006E006E006D006D006C006B),
    .INIT_0C(256'h007B007A007A007A007900790078007800770077007600760075007500740074),
    .INIT_0D(256'h0082008200820081008100800080007F007F007E007E007D007D007C007C007B),
    .INIT_0E(256'h0089008900890088008800870087008600860086008500850084008400830083),
    .INIT_0F(256'h00900090008F008F008F008E008E008D008D008C008C008C008B008B008A008A),
    .INIT_10(256'h0096009600960095009500950094009400930093009300920092009100910091),
    .INIT_11(256'h009C009C009C009B009B009A009A009A00990099009900980098009800970097),
    .INIT_12(256'h00A200A100A100A100A000A000A0009F009F009F009E009E009E009D009D009D),
    .INIT_13(256'h00A700A600A600A600A500A500A500A500A400A400A400A300A300A300A200A2),
    .INIT_14(256'h00AB00AB00AB00AA00AA00AA00AA00A900A900A900A800A800A800A800A700A7),
    .INIT_15(256'h00AF00AF00AF00AE00AE00AE00AE00AD00AD00AD00AD00AC00AC00AC00AC00AB),
    .INIT_16(256'h00B300B300B200B200B200B200B200B100B100B100B100B000B000B000B000AF),
    .INIT_17(256'h00B600B600B600B500B500B500B500B500B400B400B400B400B400B300B300B3),
    .INIT_18(256'h00B900B800B800B800B800B800B800B800B700B700B700B700B700B600B600B6),
    .INIT_19(256'h00BB00BB00BB00BA00BA00BA00BA00BA00BA00BA00B900B900B900B900B900B9),
    .INIT_1A(256'h00BD00BC00BC00BC00BC00BC00BC00BC00BC00BC00BC00BB00BB00BB00BB00BB),
    .INIT_1B(256'h00BE00BE00BE00BE00BE00BD00BD00BD00BD00BD00BD00BD00BD00BD00BD00BD),
    .INIT_1C(256'h00BF00BF00BE00BE00BE00BE00BE00BE00BE00BE00BE00BE00BE00BE00BE00BE),
    .INIT_1D(256'h00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF),
    .INIT_1E(256'h00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF),
    .INIT_1F(256'h00BE00BE00BE00BE00BE00BE00BE00BE00BE00BF00BF00BF00BF00BF00BF00BF),
    .INIT_20(256'h00BD00BD00BD00BD00BD00BD00BD00BE00BE00BE00BE00BE00BE00BE00BE00BE),
    .INIT_21(256'h00BC00BC00BC00BC00BC00BC00BC00BC00BC00BC00BD00BD00BD00BD00BD00BD),
    .INIT_22(256'h00BA00BA00BA00BA00BA00BA00BA00BA00BB00BB00BB00BB00BB00BB00BB00BB),
    .INIT_23(256'h00B700B700B700B800B800B800B800B800B800B900B900B900B900B900B900B9),
    .INIT_24(256'h00B400B500B500B500B500B500B500B600B600B600B600B600B600B700B700B7),
    .INIT_25(256'h00B100B100B200B200B200B200B200B300B300B300B300B300B400B400B400B4),
    .INIT_26(256'h00AD00AE00AE00AE00AE00AF00AF00AF00AF00B000B000B000B000B000B100B1),
    .INIT_27(256'h00A900AA00AA00AA00AB00AB00AB00AB00AC00AC00AC00AC00AD00AD00AD00AD),
    .INIT_28(256'h00A500A500A600A600A600A700A700A700A700A800A800A800A800A900A900A9),
    .INIT_29(256'h00A000A100A100A100A200A200A200A200A300A300A300A400A400A400A500A5),
    .INIT_2A(256'h009B009C009C009C009D009D009D009E009E009E009E009F009F009F00A000A0),
    .INIT_2B(256'h00960096009700970097009800980098009900990099009A009A009A009B009B),
    .INIT_2C(256'h0090009000910091009200920092009300930093009400940094009500950095),
    .INIT_2D(256'h008A008A008B008B008C008C008C008D008D008E008E008E008F008F008F0090),
    .INIT_2E(256'h008400840085008500850086008600870087008700880088008900890089008A),
    .INIT_2F(256'h007D007E007E007E007F007F0080008000810081008100820082008300830083),
    .INIT_30(256'h00760077007700780078007900790079007A007A007B007B007C007C007C007D),
    .INIT_31(256'h006F007000700071007100720072007200730073007400740075007500760076),
    .INIT_32(256'h0068006900690069006A006A006B006B006C006C006D006D006E006E006E006F),
    .INIT_33(256'h0061006100620062006300630064006400640065006500660066006700670068),
    .INIT_34(256'h0059005A005A005B005B005B005C005C005D005D005E005E005F005F00600060),
    .INIT_35(256'h0051005200520053005300540054005500550056005600570057005800580059),
    .INIT_36(256'h004A004A004B004B004B004C004C004D004D004E004E004F004F005000500051),
    .INIT_37(256'h0042004200430043004400440045004500460046004700470048004800490049),
    .INIT_38(256'h003A003A003B003B003C003C003D003D003E003E003F003F0040004000410041),
    .INIT_39(256'h0031003200320033003300340034003500350036003600370037003800380039),
    .INIT_3A(256'h0029002A002A002B002B002C002C002D002D002E002E002F002F003000300031),
    .INIT_3B(256'h0021002200220023002300240024002500250026002600270027002800280029),
    .INIT_3C(256'h00190019001A001A001B001B001C001C001D001D001E001E001F002000200021),
    .INIT_3D(256'h0011001100120012001300130014001400150015001600160017001700180018),
    .INIT_3E(256'h00090009000A000A000B000B000C000C000D000D000E000E000F000F00100010),
    .INIT_3F(256'h0001000100020002000300030004000400050005000600060007000700080008),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[50] 
       (.ADDRARDADDR({\index1_reg_rep[9]__7 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[50] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[50]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[50] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[50]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFF9FFF9FFF9FFFAFFFAFFFBFFFBFFFCFFFCFFFDFFFDFFFEFFFEFFFFFFFF0000),
    .INIT_01(256'hFFF1FFF1FFF2FFF2FFF3FFF3FFF4FFF4FFF5FFF5FFF6FFF6FFF7FFF7FFF8FFF8),
    .INIT_02(256'hFFE9FFE9FFEAFFEAFFEBFFEBFFECFFECFFEDFFEDFFEEFFEEFFEFFFEFFFF0FFF0),
    .INIT_03(256'hFFE1FFE2FFE2FFE3FFE3FFE4FFE4FFE4FFE5FFE5FFE6FFE6FFE7FFE7FFE8FFE8),
    .INIT_04(256'hFFDAFFDAFFDBFFDBFFDBFFDCFFDCFFDDFFDDFFDEFFDEFFDFFFDFFFE0FFE0FFE1),
    .INIT_05(256'hFFD2FFD3FFD3FFD4FFD4FFD5FFD5FFD5FFD6FFD6FFD7FFD7FFD8FFD8FFD9FFD9),
    .INIT_06(256'hFFCBFFCCFFCCFFCCFFCDFFCDFFCEFFCEFFCFFFCFFFD0FFD0FFD0FFD1FFD1FFD2),
    .INIT_07(256'hFFC4FFC5FFC5FFC5FFC6FFC6FFC7FFC7FFC8FFC8FFC8FFC9FFC9FFCAFFCAFFCB),
    .INIT_08(256'hFFBDFFBEFFBEFFBFFFBFFFBFFFC0FFC0FFC1FFC1FFC2FFC2FFC2FFC3FFC3FFC4),
    .INIT_09(256'hFFB7FFB7FFB8FFB8FFB8FFB9FFB9FFBAFFBAFFBAFFBBFFBBFFBCFFBCFFBDFFBD),
    .INIT_0A(256'hFFB1FFB1FFB1FFB2FFB2FFB2FFB3FFB3FFB4FFB4FFB4FFB5FFB5FFB6FFB6FFB6),
    .INIT_0B(256'hFFAAFFABFFABFFACFFACFFACFFADFFADFFADFFAEFFAEFFAFFFAFFFAFFFB0FFB0),
    .INIT_0C(256'hFFA5FFA5FFA5FFA6FFA6FFA6FFA7FFA7FFA8FFA8FFA8FFA9FFA9FFA9FFAAFFAA),
    .INIT_0D(256'hFF9FFFA0FFA0FFA0FFA1FFA1FFA1FFA2FFA2FFA2FFA3FFA3FFA3FFA4FFA4FFA4),
    .INIT_0E(256'hFF9AFF9AFF9BFF9BFF9BFF9CFF9CFF9CFF9DFF9DFF9DFF9EFF9EFF9EFF9FFF9F),
    .INIT_0F(256'hFF95FF95FF96FF96FF96FF97FF97FF97FF97FF98FF98FF98FF99FF99FF99FF9A),
    .INIT_10(256'hFF90FF91FF91FF91FF92FF92FF92FF92FF93FF93FF93FF94FF94FF94FF94FF95),
    .INIT_11(256'hFF8CFF8CFF8DFF8DFF8DFF8DFF8EFF8EFF8EFF8FFF8FFF8FFF8FFF90FF90FF90),
    .INIT_12(256'hFF88FF88FF89FF89FF89FF89FF8AFF8AFF8AFF8AFF8BFF8BFF8BFF8BFF8CFF8C),
    .INIT_13(256'hFF85FF85FF85FF85FF85FF86FF86FF86FF86FF87FF87FF87FF87FF87FF88FF88),
    .INIT_14(256'hFF81FF81FF82FF82FF82FF82FF82FF83FF83FF83FF83FF83FF84FF84FF84FF84),
    .INIT_15(256'hFF7EFF7EFF7FFF7FFF7FFF7FFF7FFF7FFF80FF80FF80FF80FF80FF81FF81FF81),
    .INIT_16(256'hFF7CFF7CFF7CFF7CFF7CFF7CFF7DFF7DFF7DFF7DFF7DFF7DFF7EFF7EFF7EFF7E),
    .INIT_17(256'hFF79FF79FF7AFF7AFF7AFF7AFF7AFF7AFF7AFF7BFF7BFF7BFF7BFF7BFF7BFF7B),
    .INIT_18(256'hFF77FF77FF78FF78FF78FF78FF78FF78FF78FF78FF79FF79FF79FF79FF79FF79),
    .INIT_19(256'hFF76FF76FF76FF76FF76FF76FF76FF76FF77FF77FF77FF77FF77FF77FF77FF77),
    .INIT_1A(256'hFF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF76FF76FF76),
    .INIT_1B(256'hFF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74),
    .INIT_1C(256'hFF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF74FF74FF74),
    .INIT_1D(256'hFF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73),
    .INIT_1E(256'hFF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73),
    .INIT_1F(256'hFF74FF74FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73FF73),
    .INIT_20(256'hFF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74FF74),
    .INIT_21(256'hFF76FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF75FF74),
    .INIT_22(256'hFF77FF77FF77FF77FF77FF77FF76FF76FF76FF76FF76FF76FF76FF76FF76FF76),
    .INIT_23(256'hFF79FF79FF79FF78FF78FF78FF78FF78FF78FF78FF78FF78FF77FF77FF77FF77),
    .INIT_24(256'hFF7BFF7BFF7BFF7BFF7AFF7AFF7AFF7AFF7AFF7AFF7AFF79FF79FF79FF79FF79),
    .INIT_25(256'hFF7DFF7DFF7DFF7DFF7DFF7DFF7CFF7CFF7CFF7CFF7CFF7CFF7CFF7BFF7BFF7B),
    .INIT_26(256'hFF80FF80FF80FF80FF7FFF7FFF7FFF7FFF7FFF7EFF7EFF7EFF7EFF7EFF7EFF7E),
    .INIT_27(256'hFF83FF83FF83FF82FF82FF82FF82FF82FF82FF81FF81FF81FF81FF81FF80FF80),
    .INIT_28(256'hFF86FF86FF86FF86FF85FF85FF85FF85FF85FF84FF84FF84FF84FF84FF83FF83),
    .INIT_29(256'hFF8AFF8AFF89FF89FF89FF89FF88FF88FF88FF88FF88FF87FF87FF87FF87FF87),
    .INIT_2A(256'hFF8EFF8DFF8DFF8DFF8DFF8CFF8CFF8CFF8CFF8BFF8BFF8BFF8BFF8BFF8AFF8A),
    .INIT_2B(256'hFF92FF91FF91FF91FF91FF90FF90FF90FF90FF8FFF8FFF8FFF8FFF8EFF8EFF8E),
    .INIT_2C(256'hFF96FF96FF95FF95FF95FF95FF94FF94FF94FF93FF93FF93FF93FF92FF92FF92),
    .INIT_2D(256'hFF9AFF9AFF9AFF99FF99FF99FF99FF98FF98FF98FF98FF97FF97FF97FF96FF96),
    .INIT_2E(256'hFF9FFF9FFF9EFF9EFF9EFF9EFF9DFF9DFF9DFF9CFF9CFF9CFF9BFF9BFF9BFF9B),
    .INIT_2F(256'hFFA4FFA4FFA3FFA3FFA3FFA2FFA2FFA2FFA1FFA1FFA1FFA1FFA0FFA0FFA0FF9F),
    .INIT_30(256'hFFA9FFA9FFA8FFA8FFA8FFA7FFA7FFA7FFA6FFA6FFA6FFA5FFA5FFA5FFA4FFA4),
    .INIT_31(256'hFFAEFFAEFFADFFADFFADFFACFFACFFACFFABFFABFFABFFABFFAAFFAAFFAAFFA9),
    .INIT_32(256'hFFB3FFB3FFB3FFB2FFB2FFB2FFB1FFB1FFB1FFB0FFB0FFB0FFAFFFAFFFAFFFAE),
    .INIT_33(256'hFFB9FFB9FFB8FFB8FFB8FFB7FFB7FFB7FFB6FFB6FFB5FFB5FFB5FFB4FFB4FFB4),
    .INIT_34(256'hFFBFFFBEFFBEFFBDFFBDFFBDFFBCFFBCFFBCFFBBFFBBFFBBFFBAFFBAFFBAFFB9),
    .INIT_35(256'hFFC4FFC4FFC3FFC3FFC3FFC2FFC2FFC2FFC1FFC1FFC1FFC0FFC0FFC0FFBFFFBF),
    .INIT_36(256'hFFCAFFCAFFC9FFC9FFC9FFC8FFC8FFC7FFC7FFC7FFC6FFC6FFC6FFC5FFC5FFC5),
    .INIT_37(256'hFFD0FFCFFFCFFFCFFFCEFFCEFFCEFFCDFFCDFFCDFFCCFFCCFFCBFFCBFFCBFFCA),
    .INIT_38(256'hFFD6FFD5FFD5FFD5FFD4FFD4FFD4FFD3FFD3FFD2FFD2FFD2FFD1FFD1FFD1FFD0),
    .INIT_39(256'hFFDCFFDBFFDBFFDBFFDAFFDAFFD9FFD9FFD9FFD8FFD8FFD8FFD7FFD7FFD7FFD6),
    .INIT_3A(256'hFFE2FFE1FFE1FFE1FFE0FFE0FFDFFFDFFFDFFFDEFFDEFFDEFFDDFFDDFFDCFFDC),
    .INIT_3B(256'hFFE8FFE7FFE7FFE7FFE6FFE6FFE5FFE5FFE5FFE4FFE4FFE4FFE3FFE3FFE2FFE2),
    .INIT_3C(256'hFFEEFFEDFFEDFFEDFFECFFECFFEBFFEBFFEBFFEAFFEAFFEAFFE9FFE9FFE8FFE8),
    .INIT_3D(256'hFFF4FFF3FFF3FFF3FFF2FFF2FFF2FFF1FFF1FFF0FFF0FFF0FFEFFFEFFFEFFFEE),
    .INIT_3E(256'hFFFAFFF9FFF9FFF9FFF8FFF8FFF7FFF7FFF7FFF6FFF6FFF6FFF5FFF5FFF4FFF4),
    .INIT_3F(256'h0000FFFFFFFFFFFFFFFEFFFEFFFDFFFDFFFDFFFCFFFCFFFCFFFBFFFBFFFAFFFA),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[51] 
       (.ADDRARDADDR({\index1_reg_rep[9]__30 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[51] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[51]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[51] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[51]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0005000500050004000400040003000300030002000200010001000100000000),
    .INIT_01(256'h000B000B000B000A000A00090009000900080008000800070007000700060006),
    .INIT_02(256'h00110011001000100010000F000F000F000E000E000D000D000D000C000C000C),
    .INIT_03(256'h0017001600160016001500150015001400140013001300130012001200120011),
    .INIT_04(256'h001C001C001B001B001B001A001A001A00190019001900180018001800170017),
    .INIT_05(256'h002100210021002000200020001F001F001F001E001E001E001D001D001D001C),
    .INIT_06(256'h0027002600260026002500250025002400240024002300230023002200220022),
    .INIT_07(256'h002C002C002B002B002B002A002A002A00290029002900280028002800270027),
    .INIT_08(256'h00310030003000300030002F002F002F002E002E002E002D002D002D002C002C),
    .INIT_09(256'h0036003500350035003400340034003300330033003300320032003200310031),
    .INIT_0A(256'h003A003A003A0039003900390038003800380038003700370037003600360036),
    .INIT_0B(256'h003F003E003E003E003D003D003D003D003C003C003C003C003B003B003B003A),
    .INIT_0C(256'h0043004300420042004200410041004100410040004000400040003F003F003F),
    .INIT_0D(256'h0047004700460046004600460045004500450045004400440044004400430043),
    .INIT_0E(256'h004B004A004A004A004A00490049004900490048004800480048004800470047),
    .INIT_0F(256'h004E004E004E004E004D004D004D004D004C004C004C004C004C004B004B004B),
    .INIT_10(256'h0052005100510051005100510050005000500050004F004F004F004F004F004E),
    .INIT_11(256'h0055005400540054005400540054005300530053005300530052005200520052),
    .INIT_12(256'h0058005700570057005700570057005600560056005600560055005500550055),
    .INIT_13(256'h005A005A005A005A005A00590059005900590059005900580058005800580058),
    .INIT_14(256'h005D005C005C005C005C005C005C005C005B005B005B005B005B005B005B005A),
    .INIT_15(256'h005F005F005F005E005E005E005E005E005E005E005D005D005D005D005D005D),
    .INIT_16(256'h00610061006000600060006000600060006000600060005F005F005F005F005F),
    .INIT_17(256'h0062006200620062006200620062006200620061006100610061006100610061),
    .INIT_18(256'h0064006400640064006300630063006300630063006300630063006300630062),
    .INIT_19(256'h0065006500650065006500650064006400640064006400640064006400640064),
    .INIT_1A(256'h0066006600660066006600660065006500650065006500650065006500650065),
    .INIT_1B(256'h0066006600660066006600660066006600660066006600660066006600660066),
    .INIT_1C(256'h0067006700670067006700670067006700670067006700670067006700660066),
    .INIT_1D(256'h0067006700670067006700670067006700670067006700670067006700670067),
    .INIT_1E(256'h0067006700670067006700670067006700670067006700670067006700670067),
    .INIT_1F(256'h0066006600660067006700670067006700670067006700670067006700670067),
    .INIT_20(256'h0066006600660066006600660066006600660066006600660066006600660066),
    .INIT_21(256'h0065006500650065006500650065006500650065006600660066006600660066),
    .INIT_22(256'h0064006400640064006400640064006400640065006500650065006500650065),
    .INIT_23(256'h0063006300630063006300630063006300630063006300630064006400640064),
    .INIT_24(256'h0061006100610061006100620062006200620062006200620062006200620062),
    .INIT_25(256'h005F005F005F0060006000600060006000600060006000600061006100610061),
    .INIT_26(256'h005D005D005E005E005E005E005E005E005E005E005F005F005F005F005F005F),
    .INIT_27(256'h005B005B005B005B005C005C005C005C005C005C005C005D005D005D005D005D),
    .INIT_28(256'h005900590059005900590059005A005A005A005A005A005A005A005B005B005B),
    .INIT_29(256'h0056005600560057005700570057005700570058005800580058005800580059),
    .INIT_2A(256'h0053005400540054005400540054005500550055005500550055005600560056),
    .INIT_2B(256'h0050005100510051005100510052005200520052005200520053005300530053),
    .INIT_2C(256'h004D004E004E004E004E004E004E004F004F004F004F004F0050005000500050),
    .INIT_2D(256'h004A004A004A004B004B004B004B004B004C004C004C004C004D004D004D004D),
    .INIT_2E(256'h00470047004700470048004800480048004800490049004900490049004A004A),
    .INIT_2F(256'h0043004300440044004400440044004500450045004500460046004600460046),
    .INIT_30(256'h003F004000400040004000410041004100410042004200420042004200430043),
    .INIT_31(256'h003C003C003C003C003D003D003D003D003E003E003E003E003F003F003F003F),
    .INIT_32(256'h00380038003800390039003900390039003A003A003A003A003B003B003B003B),
    .INIT_33(256'h0034003400340035003500350035003600360036003600370037003700370038),
    .INIT_34(256'h0030003000300030003100310031003100320032003200330033003300330034),
    .INIT_35(256'h002C002C002C002C002D002D002D002D002E002E002E002E002F002F002F002F),
    .INIT_36(256'h002700280028002800280029002900290029002A002A002A002A002B002B002B),
    .INIT_37(256'h0023002300240024002400240025002500250025002600260026002700270027),
    .INIT_38(256'h001F001F001F0020002000200020002100210021002100220022002200230023),
    .INIT_39(256'h001A001B001B001B001B001C001C001C001D001D001D001D001E001E001E001E),
    .INIT_3A(256'h0016001600170017001700170018001800180018001900190019001A001A001A),
    .INIT_3B(256'h0012001200120012001300130013001400140014001400150015001500150016),
    .INIT_3C(256'h000D000E000E000E000E000F000F000F000F0010001000100011001100110011),
    .INIT_3D(256'h000900090009000A000A000A000B000B000B000B000C000C000C000C000D000D),
    .INIT_3E(256'h0005000500050005000600060006000600070007000700080008000800080009),
    .INIT_3F(256'h0000000100010001000100020002000200020003000300030003000400040004),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[52] 
       (.ADDRARDADDR({\index1_reg_rep[9]__15 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[52] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[52]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[52] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[52]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'h0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFFCFFFCFFFDFFFDFFFDFFFDFFFEFFFEFFFEFFFEFFFFFFFFFFFFFFFF00000000),
    .INIT_01(256'hFFF8FFF8FFF8FFF9FFF9FFF9FFF9FFFAFFFAFFFAFFFAFFFBFFFBFFFBFFFBFFFC),
    .INIT_02(256'hFFF4FFF4FFF4FFF4FFF5FFF5FFF5FFF5FFF6FFF6FFF6FFF6FFF7FFF7FFF7FFF8),
    .INIT_03(256'hFFF0FFF0FFF0FFF0FFF1FFF1FFF1FFF1FFF2FFF2FFF2FFF2FFF3FFF3FFF3FFF3),
    .INIT_04(256'hFFECFFECFFECFFECFFEDFFEDFFEDFFEDFFEEFFEEFFEEFFEEFFEFFFEFFFEFFFEF),
    .INIT_05(256'hFFE8FFE8FFE8FFE8FFE9FFE9FFE9FFE9FFEAFFEAFFEAFFEAFFEBFFEBFFEBFFEB),
    .INIT_06(256'hFFE4FFE4FFE4FFE4FFE5FFE5FFE5FFE5FFE6FFE6FFE6FFE6FFE7FFE7FFE7FFE7),
    .INIT_07(256'hFFE0FFE0FFE1FFE1FFE1FFE1FFE1FFE2FFE2FFE2FFE2FFE3FFE3FFE3FFE3FFE4),
    .INIT_08(256'hFFDCFFDDFFDDFFDDFFDDFFDEFFDEFFDEFFDEFFDEFFDFFFDFFFDFFFDFFFE0FFE0),
    .INIT_09(256'hFFD9FFD9FFD9FFDAFFDAFFDAFFDAFFDAFFDBFFDBFFDBFFDBFFDCFFDCFFDCFFDC),
    .INIT_0A(256'hFFD6FFD6FFD6FFD6FFD6FFD7FFD7FFD7FFD7FFD7FFD8FFD8FFD8FFD8FFD9FFD9),
    .INIT_0B(256'hFFD2FFD3FFD3FFD3FFD3FFD3FFD4FFD4FFD4FFD4FFD4FFD5FFD5FFD5FFD5FFD5),
    .INIT_0C(256'hFFCFFFD0FFD0FFD0FFD0FFD0FFD0FFD1FFD1FFD1FFD1FFD1FFD2FFD2FFD2FFD2),
    .INIT_0D(256'hFFCCFFCDFFCDFFCDFFCDFFCDFFCDFFCEFFCEFFCEFFCEFFCEFFCFFFCFFFCFFFCF),
    .INIT_0E(256'hFFCAFFCAFFCAFFCAFFCAFFCAFFCBFFCBFFCBFFCBFFCBFFCBFFCCFFCCFFCCFFCC),
    .INIT_0F(256'hFFC7FFC7FFC7FFC7FFC8FFC8FFC8FFC8FFC8FFC8FFC9FFC9FFC9FFC9FFC9FFC9),
    .INIT_10(256'hFFC5FFC5FFC5FFC5FFC5FFC5FFC5FFC6FFC6FFC6FFC6FFC6FFC6FFC7FFC7FFC7),
    .INIT_11(256'hFFC2FFC2FFC3FFC3FFC3FFC3FFC3FFC3FFC3FFC3FFC4FFC4FFC4FFC4FFC4FFC4),
    .INIT_12(256'hFFC0FFC0FFC0FFC0FFC1FFC1FFC1FFC1FFC1FFC1FFC1FFC2FFC2FFC2FFC2FFC2),
    .INIT_13(256'hFFBEFFBEFFBEFFBFFFBFFFBFFFBFFFBFFFBFFFBFFFBFFFBFFFC0FFC0FFC0FFC0),
    .INIT_14(256'hFFBCFFBDFFBDFFBDFFBDFFBDFFBDFFBDFFBDFFBDFFBDFFBEFFBEFFBEFFBEFFBE),
    .INIT_15(256'hFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBCFFBCFFBCFFBCFFBCFFBCFFBCFFBC),
    .INIT_16(256'hFFB9FFB9FFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBBFFBBFFBB),
    .INIT_17(256'hFFB8FFB8FFB8FFB8FFB8FFB9FFB9FFB9FFB9FFB9FFB9FFB9FFB9FFB9FFB9FFB9),
    .INIT_18(256'hFFB7FFB7FFB7FFB7FFB7FFB7FFB8FFB8FFB8FFB8FFB8FFB8FFB8FFB8FFB8FFB8),
    .INIT_19(256'hFFB6FFB6FFB6FFB6FFB6FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7),
    .INIT_1A(256'hFFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6),
    .INIT_1B(256'hFFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB6FFB6FFB6),
    .INIT_1C(256'hFFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5),
    .INIT_1D(256'hFFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5),
    .INIT_1E(256'hFFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5),
    .INIT_1F(256'hFFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5),
    .INIT_20(256'hFFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5FFB5),
    .INIT_21(256'hFFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6),
    .INIT_22(256'hFFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB6FFB6FFB6FFB6FFB6FFB6FFB6FFB6),
    .INIT_23(256'hFFB8FFB8FFB8FFB8FFB8FFB8FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7FFB7),
    .INIT_24(256'hFFB9FFB9FFB9FFB9FFB9FFB9FFB9FFB8FFB8FFB8FFB8FFB8FFB8FFB8FFB8FFB8),
    .INIT_25(256'hFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFBAFFB9FFB9FFB9FFB9FFB9FFB9FFB9),
    .INIT_26(256'hFFBCFFBCFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBBFFBAFFBAFFBA),
    .INIT_27(256'hFFBDFFBDFFBDFFBDFFBDFFBDFFBDFFBDFFBCFFBCFFBCFFBCFFBCFFBCFFBCFFBC),
    .INIT_28(256'hFFBFFFBFFFBFFFBFFFBFFFBEFFBEFFBEFFBEFFBEFFBEFFBEFFBEFFBEFFBDFFBD),
    .INIT_29(256'hFFC1FFC1FFC1FFC0FFC0FFC0FFC0FFC0FFC0FFC0FFC0FFC0FFBFFFBFFFBFFFBF),
    .INIT_2A(256'hFFC3FFC3FFC3FFC2FFC2FFC2FFC2FFC2FFC2FFC2FFC2FFC1FFC1FFC1FFC1FFC1),
    .INIT_2B(256'hFFC5FFC5FFC5FFC5FFC4FFC4FFC4FFC4FFC4FFC4FFC4FFC3FFC3FFC3FFC3FFC3),
    .INIT_2C(256'hFFC7FFC7FFC7FFC7FFC7FFC6FFC6FFC6FFC6FFC6FFC6FFC6FFC6FFC5FFC5FFC5),
    .INIT_2D(256'hFFCAFFC9FFC9FFC9FFC9FFC9FFC9FFC9FFC8FFC8FFC8FFC8FFC8FFC8FFC8FFC7),
    .INIT_2E(256'hFFCCFFCCFFCCFFCCFFCBFFCBFFCBFFCBFFCBFFCBFFCAFFCAFFCAFFCAFFCAFFCA),
    .INIT_2F(256'hFFCFFFCEFFCEFFCEFFCEFFCEFFCEFFCEFFCDFFCDFFCDFFCDFFCDFFCDFFCCFFCC),
    .INIT_30(256'hFFD1FFD1FFD1FFD1FFD1FFD0FFD0FFD0FFD0FFD0FFD0FFCFFFCFFFCFFFCFFFCF),
    .INIT_31(256'hFFD4FFD4FFD4FFD4FFD3FFD3FFD3FFD3FFD3FFD3FFD2FFD2FFD2FFD2FFD2FFD1),
    .INIT_32(256'hFFD7FFD7FFD7FFD6FFD6FFD6FFD6FFD6FFD6FFD5FFD5FFD5FFD5FFD5FFD4FFD4),
    .INIT_33(256'hFFDAFFDAFFD9FFD9FFD9FFD9FFD9FFD9FFD8FFD8FFD8FFD8FFD8FFD7FFD7FFD7),
    .INIT_34(256'hFFDDFFDDFFDCFFDCFFDCFFDCFFDCFFDCFFDBFFDBFFDBFFDBFFDBFFDAFFDAFFDA),
    .INIT_35(256'hFFE0FFE0FFE0FFDFFFDFFFDFFFDFFFDFFFDEFFDEFFDEFFDEFFDEFFDDFFDDFFDD),
    .INIT_36(256'hFFE3FFE3FFE3FFE2FFE2FFE2FFE2FFE2FFE1FFE1FFE1FFE1FFE1FFE0FFE0FFE0),
    .INIT_37(256'hFFE6FFE6FFE6FFE6FFE5FFE5FFE5FFE5FFE5FFE4FFE4FFE4FFE4FFE4FFE3FFE3),
    .INIT_38(256'hFFE9FFE9FFE9FFE9FFE8FFE8FFE8FFE8FFE8FFE8FFE7FFE7FFE7FFE7FFE7FFE6),
    .INIT_39(256'hFFECFFECFFECFFECFFECFFEBFFEBFFEBFFEBFFEBFFEAFFEAFFEAFFEAFFEAFFE9),
    .INIT_3A(256'hFFF0FFF0FFEFFFEFFFEFFFEFFFEEFFEEFFEEFFEEFFEEFFEDFFEDFFEDFFEDFFED),
    .INIT_3B(256'hFFF3FFF3FFF3FFF2FFF2FFF2FFF2FFF2FFF1FFF1FFF1FFF1FFF1FFF0FFF0FFF0),
    .INIT_3C(256'hFFF6FFF6FFF6FFF6FFF5FFF5FFF5FFF5FFF5FFF4FFF4FFF4FFF4FFF4FFF3FFF3),
    .INIT_3D(256'hFFF9FFF9FFF9FFF9FFF9FFF8FFF8FFF8FFF8FFF8FFF7FFF7FFF7FFF7FFF7FFF6),
    .INIT_3E(256'hFFFDFFFCFFFCFFFCFFFCFFFCFFFBFFFBFFFBFFFBFFFBFFFAFFFAFFFAFFFAFFFA),
    .INIT_3F(256'h00000000FFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFEFFFEFFFEFFFDFFFDFFFDFFFD),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[53] 
       (.ADDRARDADDR({\index1_reg_rep[9]__38 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[53] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[53]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[53] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[53]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0003000300030002000200020002000200010001000100010001000000000000),
    .INIT_01(256'h0006000600060006000500050005000500050004000400040004000400030003),
    .INIT_02(256'h0009000900090009000800080008000800080007000700070007000700060006),
    .INIT_03(256'h000C000C000C000C000B000B000B000B000B000B000A000A000A000A000A0009),
    .INIT_04(256'h000F000F000F000F000E000E000E000E000E000E000D000D000D000D000D000C),
    .INIT_05(256'h001200120012001200110011001100110011001100100010001000100010000F),
    .INIT_06(256'h0015001500150014001400140014001400140013001300130013001300130012),
    .INIT_07(256'h0018001800170017001700170017001700160016001600160016001600150015),
    .INIT_08(256'h001A001A001A001A001A001A0019001900190019001900190018001800180018),
    .INIT_09(256'h001D001D001D001D001C001C001C001C001C001C001B001B001B001B001B001B),
    .INIT_0A(256'h0020001F001F001F001F001F001F001F001E001E001E001E001E001E001D001D),
    .INIT_0B(256'h0022002200220022002100210021002100210021002100200020002000200020),
    .INIT_0C(256'h0024002400240024002400240024002300230023002300230023002300220022),
    .INIT_0D(256'h0027002600260026002600260026002600260025002500250025002500250025),
    .INIT_0E(256'h0029002900280028002800280028002800280028002700270027002700270027),
    .INIT_0F(256'h002B002B002A002A002A002A002A002A002A002A002900290029002900290029),
    .INIT_10(256'h002D002C002C002C002C002C002C002C002C002C002B002B002B002B002B002B),
    .INIT_11(256'h002E002E002E002E002E002E002E002E002D002D002D002D002D002D002D002D),
    .INIT_12(256'h00300030003000300030002F002F002F002F002F002F002F002F002F002F002E),
    .INIT_13(256'h0031003100310031003100310031003100310031003100300030003000300030),
    .INIT_14(256'h0033003300330033003300320032003200320032003200320032003200320032),
    .INIT_15(256'h0034003400340034003400340034003400330033003300330033003300330033),
    .INIT_16(256'h0035003500350035003500350035003500350035003500340034003400340034),
    .INIT_17(256'h0036003600360036003600360036003600360036003600360035003500350035),
    .INIT_18(256'h0037003700370037003700370037003700370037003600360036003600360036),
    .INIT_19(256'h0038003800380038003800370037003700370037003700370037003700370037),
    .INIT_1A(256'h0038003800380038003800380038003800380038003800380038003800380038),
    .INIT_1B(256'h0039003900390039003900390039003800380038003800380038003800380038),
    .INIT_1C(256'h0039003900390039003900390039003900390039003900390039003900390039),
    .INIT_1D(256'h0039003900390039003900390039003900390039003900390039003900390039),
    .INIT_1E(256'h0039003900390039003900390039003900390039003900390039003900390039),
    .INIT_1F(256'h0039003900390039003900390039003900390039003900390039003900390039),
    .INIT_20(256'h0039003900390039003900390039003900390039003900390039003900390039),
    .INIT_21(256'h0038003800380038003800380038003800380039003900390039003900390039),
    .INIT_22(256'h0038003800380038003800380038003800380038003800380038003800380038),
    .INIT_23(256'h0037003700370037003700370037003700370037003700380038003800380038),
    .INIT_24(256'h0036003600360036003600370037003700370037003700370037003700370037),
    .INIT_25(256'h0035003500350036003600360036003600360036003600360036003600360036),
    .INIT_26(256'h0034003400340035003500350035003500350035003500350035003500350035),
    .INIT_27(256'h0033003300330033003300340034003400340034003400340034003400340034),
    .INIT_28(256'h0032003200320032003200320032003200330033003300330033003300330033),
    .INIT_29(256'h0031003100310031003100310031003100310031003100310032003200320032),
    .INIT_2A(256'h002F002F002F002F002F00300030003000300030003000300030003000300030),
    .INIT_2B(256'h002D002E002E002E002E002E002E002E002E002E002E002F002F002F002F002F),
    .INIT_2C(256'h002C002C002C002C002C002C002C002D002D002D002D002D002D002D002D002D),
    .INIT_2D(256'h002A002A002A002A002A002B002B002B002B002B002B002B002B002B002C002C),
    .INIT_2E(256'h002800280028002800290029002900290029002900290029002A002A002A002A),
    .INIT_2F(256'h0026002600260027002700270027002700270027002700280028002800280028),
    .INIT_30(256'h0024002400240025002500250025002500250025002500260026002600260026),
    .INIT_31(256'h0022002200220022002300230023002300230023002300230024002400240024),
    .INIT_32(256'h0020002000200020002000210021002100210021002100210022002200220022),
    .INIT_33(256'h001E001E001E001E001E001E001E001F001F001F001F001F001F001F00200020),
    .INIT_34(256'h001B001C001C001C001C001C001C001C001D001D001D001D001D001D001D001E),
    .INIT_35(256'h0019001900190019001A001A001A001A001A001A001A001B001B001B001B001B),
    .INIT_36(256'h0017001700170017001700170018001800180018001800180018001900190019),
    .INIT_37(256'h0014001400150015001500150015001500150016001600160016001600160016),
    .INIT_38(256'h0012001200120012001200130013001300130013001300130014001400140014),
    .INIT_39(256'h000F000F00100010001000100010001000110011001100110011001100110012),
    .INIT_3A(256'h000D000D000D000D000D000E000E000E000E000E000E000F000F000F000F000F),
    .INIT_3B(256'h000A000A000B000B000B000B000B000B000C000C000C000C000C000C000C000D),
    .INIT_3C(256'h000800080008000800080009000900090009000900090009000A000A000A000A),
    .INIT_3D(256'h0005000500060006000600060006000600060007000700070007000700070008),
    .INIT_3E(256'h0003000300030003000300030004000400040004000400040005000500050005),
    .INIT_3F(256'h0000000000000001000100010001000100010002000200020002000200020003),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[54] 
       (.ADDRARDADDR({Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(A[15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[54]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(A[17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[54]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'h03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFFEFFFEFFFEFFFEFFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000),
    .INIT_01(256'hFFFBFFFBFFFBFFFCFFFCFFFCFFFCFFFCFFFCFFFDFFFDFFFDFFFDFFFDFFFDFFFD),
    .INIT_02(256'hFFF9FFF9FFF9FFF9FFF9FFF9FFFAFFFAFFFAFFFAFFFAFFFAFFFBFFFBFFFBFFFB),
    .INIT_03(256'hFFF6FFF6FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF8FFF8FFF8FFF8FFF8FFF8FFF9),
    .INIT_04(256'hFFF4FFF4FFF4FFF4FFF4FFF5FFF5FFF5FFF5FFF5FFF5FFF6FFF6FFF6FFF6FFF6),
    .INIT_05(256'hFFF2FFF2FFF2FFF2FFF2FFF2FFF2FFF3FFF3FFF3FFF3FFF3FFF3FFF3FFF4FFF4),
    .INIT_06(256'hFFEFFFEFFFF0FFF0FFF0FFF0FFF0FFF0FFF0FFF1FFF1FFF1FFF1FFF1FFF1FFF1),
    .INIT_07(256'hFFEDFFEDFFEDFFEDFFEEFFEEFFEEFFEEFFEEFFEEFFEEFFEFFFEFFFEFFFEFFFEF),
    .INIT_08(256'hFFEBFFEBFFEBFFEBFFEBFFEBFFECFFECFFECFFECFFECFFECFFECFFEDFFEDFFED),
    .INIT_09(256'hFFE9FFE9FFE9FFE9FFE9FFE9FFE9FFEAFFEAFFEAFFEAFFEAFFEAFFEAFFEBFFEB),
    .INIT_0A(256'hFFE7FFE7FFE7FFE7FFE7FFE7FFE7FFE7FFE8FFE8FFE8FFE8FFE8FFE8FFE8FFE9),
    .INIT_0B(256'hFFE5FFE5FFE5FFE5FFE5FFE5FFE5FFE5FFE6FFE6FFE6FFE6FFE6FFE6FFE6FFE6),
    .INIT_0C(256'hFFE3FFE3FFE3FFE3FFE3FFE3FFE3FFE3FFE4FFE4FFE4FFE4FFE4FFE4FFE4FFE4),
    .INIT_0D(256'hFFE1FFE1FFE1FFE1FFE1FFE1FFE1FFE2FFE2FFE2FFE2FFE2FFE2FFE2FFE2FFE3),
    .INIT_0E(256'hFFDFFFDFFFDFFFDFFFDFFFE0FFE0FFE0FFE0FFE0FFE0FFE0FFE0FFE0FFE1FFE1),
    .INIT_0F(256'hFFDDFFDDFFDEFFDEFFDEFFDEFFDEFFDEFFDEFFDEFFDEFFDFFFDFFFDFFFDFFFDF),
    .INIT_10(256'hFFDCFFDCFFDCFFDCFFDCFFDCFFDCFFDCFFDDFFDDFFDDFFDDFFDDFFDDFFDDFFDD),
    .INIT_11(256'hFFDAFFDAFFDAFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDCFFDCFFDC),
    .INIT_12(256'hFFD9FFD9FFD9FFD9FFD9FFD9FFD9FFDAFFDAFFDAFFDAFFDAFFDAFFDAFFDAFFDA),
    .INIT_13(256'hFFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD9FFD9FFD9FFD9),
    .INIT_14(256'hFFD6FFD6FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD8),
    .INIT_15(256'hFFD5FFD5FFD5FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6),
    .INIT_16(256'hFFD4FFD4FFD4FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5),
    .INIT_17(256'hFFD3FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4),
    .INIT_18(256'hFFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3),
    .INIT_19(256'hFFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD3FFD3FFD3FFD3),
    .INIT_1A(256'hFFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2),
    .INIT_1B(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_1C(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_1D(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_1E(256'hFFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_1F(256'hFFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0FFD0),
    .INIT_20(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD0FFD0),
    .INIT_21(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_22(256'hFFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_23(256'hFFD2FFD2FFD2FFD2FFD2FFD2FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1FFD1),
    .INIT_24(256'hFFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2FFD2),
    .INIT_25(256'hFFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD2FFD2FFD2FFD2FFD2),
    .INIT_26(256'hFFD4FFD4FFD4FFD4FFD4FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3FFD3),
    .INIT_27(256'hFFD5FFD5FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4FFD4),
    .INIT_28(256'hFFD6FFD6FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5FFD5),
    .INIT_29(256'hFFD7FFD7FFD7FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6FFD6),
    .INIT_2A(256'hFFD8FFD8FFD8FFD8FFD8FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7FFD7),
    .INIT_2B(256'hFFD9FFD9FFD9FFD9FFD9FFD9FFD9FFD9FFD8FFD8FFD8FFD8FFD8FFD8FFD8FFD8),
    .INIT_2C(256'hFFDBFFDAFFDAFFDAFFDAFFDAFFDAFFDAFFDAFFDAFFDAFFDAFFD9FFD9FFD9FFD9),
    .INIT_2D(256'hFFDCFFDCFFDCFFDCFFDCFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDBFFDB),
    .INIT_2E(256'hFFDDFFDDFFDDFFDDFFDDFFDDFFDDFFDDFFDDFFDDFFDDFFDCFFDCFFDCFFDCFFDC),
    .INIT_2F(256'hFFDFFFDFFFDFFFDFFFDFFFDFFFDEFFDEFFDEFFDEFFDEFFDEFFDEFFDEFFDEFFDE),
    .INIT_30(256'hFFE1FFE1FFE1FFE0FFE0FFE0FFE0FFE0FFE0FFE0FFE0FFE0FFE0FFDFFFDFFFDF),
    .INIT_31(256'hFFE3FFE2FFE2FFE2FFE2FFE2FFE2FFE2FFE2FFE2FFE1FFE1FFE1FFE1FFE1FFE1),
    .INIT_32(256'hFFE4FFE4FFE4FFE4FFE4FFE4FFE4FFE4FFE3FFE3FFE3FFE3FFE3FFE3FFE3FFE3),
    .INIT_33(256'hFFE6FFE6FFE6FFE6FFE6FFE6FFE6FFE5FFE5FFE5FFE5FFE5FFE5FFE5FFE5FFE4),
    .INIT_34(256'hFFE8FFE8FFE8FFE8FFE8FFE8FFE7FFE7FFE7FFE7FFE7FFE7FFE7FFE7FFE6FFE6),
    .INIT_35(256'hFFEAFFEAFFEAFFEAFFEAFFEAFFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE8FFE8),
    .INIT_36(256'hFFECFFECFFECFFECFFECFFECFFEBFFEBFFEBFFEBFFEBFFEBFFEBFFEBFFEAFFEA),
    .INIT_37(256'hFFEEFFEEFFEEFFEEFFEEFFEEFFEDFFEDFFEDFFEDFFEDFFEDFFEDFFEDFFECFFEC),
    .INIT_38(256'hFFF0FFF0FFF0FFF0FFF0FFF0FFF0FFEFFFEFFFEFFFEFFFEFFFEFFFEFFFEFFFEE),
    .INIT_39(256'hFFF3FFF2FFF2FFF2FFF2FFF2FFF2FFF2FFF1FFF1FFF1FFF1FFF1FFF1FFF1FFF1),
    .INIT_3A(256'hFFF5FFF5FFF4FFF4FFF4FFF4FFF4FFF4FFF4FFF3FFF3FFF3FFF3FFF3FFF3FFF3),
    .INIT_3B(256'hFFF7FFF7FFF7FFF6FFF6FFF6FFF6FFF6FFF6FFF6FFF6FFF5FFF5FFF5FFF5FFF5),
    .INIT_3C(256'hFFF9FFF9FFF9FFF9FFF9FFF8FFF8FFF8FFF8FFF8FFF8FFF8FFF7FFF7FFF7FFF7),
    .INIT_3D(256'hFFFBFFFBFFFBFFFBFFFBFFFBFFFBFFFAFFFAFFFAFFFAFFFAFFFAFFFAFFF9FFF9),
    .INIT_3E(256'hFFFEFFFDFFFDFFFDFFFDFFFDFFFDFFFDFFFCFFFCFFFCFFFCFFFCFFFCFFFCFFFC),
    .INIT_3F(256'h000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFEFFFEFFFEFFFE),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[55] 
       (.ADDRARDADDR({\index1_reg[9] ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\mult_data_reg[55] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[55]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\mult_data_reg[55] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[55]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0008000700070006000600050005000400040003000300020002000100010000),
    .INIT_01(256'h0010000F000F000E000E000D000D000C000C000B000B000A000A000900090008),
    .INIT_02(256'h0018001700170016001600150015001400140013001300120012001100110010),
    .INIT_03(256'h00200020001F001E001E001D001D001C001C001B001B001A001A001900190018),
    .INIT_04(256'h0028002800270027002600260025002500240024002300230022002200210021),
    .INIT_05(256'h00300030002F002F002E002E002D002D002C002C002B002B002A002A00290029),
    .INIT_06(256'h0038003800370037003600360035003500340034003300330032003200310031),
    .INIT_07(256'h004100400040003F003F003E003E003D003D003C003C003B003B003A003A0039),
    .INIT_08(256'h0049004800480047004700460046004500450044004400430043004200420041),
    .INIT_09(256'h00500050004F004F004E004E004D004D004C004C004B004B004B004A004A0049),
    .INIT_0A(256'h0058005800570057005600560055005500540054005300530052005200510051),
    .INIT_0B(256'h0060005F005F005E005E005D005D005C005C005B005B005B005A005A00590059),
    .INIT_0C(256'h0067006700660066006500650064006400640063006300620062006100610060),
    .INIT_0D(256'h006E006E006E006D006D006C006C006B006B006A006A00690069006900680068),
    .INIT_0E(256'h00760075007500740074007300730072007200720071007100700070006F006F),
    .INIT_0F(256'h007C007C007C007B007B007A007A007900790079007800780077007700760076),
    .INIT_10(256'h008300830082008200810081008100800080007F007F007E007E007E007D007D),
    .INIT_11(256'h0089008900890088008800870087008700860086008500850085008400840083),
    .INIT_12(256'h008F008F008F008E008E008E008D008D008C008C008C008B008B008A008A008A),
    .INIT_13(256'h0095009500940094009400930093009300920092009200910091009000900090),
    .INIT_14(256'h009B009A009A009A009900990099009800980098009700970097009600960095),
    .INIT_15(256'h00A0009F009F009F009E009E009E009E009D009D009D009C009C009C009B009B),
    .INIT_16(256'h00A500A400A400A400A300A300A300A200A200A200A200A100A100A100A000A0),
    .INIT_17(256'h00A900A900A800A800A800A800A700A700A700A700A600A600A600A500A500A5),
    .INIT_18(256'h00AD00AD00AD00AC00AC00AC00AC00AB00AB00AB00AB00AA00AA00AA00A900A9),
    .INIT_19(256'h00B100B000B000B000B000B000AF00AF00AF00AF00AE00AE00AE00AE00AD00AD),
    .INIT_1A(256'h00B400B400B400B300B300B300B300B300B200B200B200B200B200B100B100B1),
    .INIT_1B(256'h00B700B700B600B600B600B600B600B600B500B500B500B500B500B500B400B4),
    .INIT_1C(256'h00B900B900B900B900B900B900B800B800B800B800B800B800B700B700B700B7),
    .INIT_1D(256'h00BB00BB00BB00BB00BB00BB00BB00BA00BA00BA00BA00BA00BA00BA00BA00B9),
    .INIT_1E(256'h00BD00BD00BD00BD00BD00BC00BC00BC00BC00BC00BC00BC00BC00BC00BC00BB),
    .INIT_1F(256'h00BE00BE00BE00BE00BE00BE00BE00BE00BD00BD00BD00BD00BD00BD00BD00BD),
    .INIT_20(256'h00BF00BF00BF00BF00BF00BF00BE00BE00BE00BE00BE00BE00BE00BE00BE00BE),
    .INIT_21(256'h00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF),
    .INIT_22(256'h00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF00BF),
    .INIT_23(256'h00BE00BE00BE00BE00BE00BE00BE00BE00BE00BE00BE00BE00BE00BF00BF00BF),
    .INIT_24(256'h00BD00BD00BD00BD00BD00BD00BD00BD00BD00BD00BE00BE00BE00BE00BE00BE),
    .INIT_25(256'h00BB00BB00BB00BB00BC00BC00BC00BC00BC00BC00BC00BC00BC00BC00BD00BD),
    .INIT_26(256'h00B900B900B900B900B900BA00BA00BA00BA00BA00BA00BA00BB00BB00BB00BB),
    .INIT_27(256'h00B600B600B700B700B700B700B700B800B800B800B800B800B800B800B900B9),
    .INIT_28(256'h00B300B300B400B400B400B400B400B500B500B500B500B500B600B600B600B6),
    .INIT_29(256'h00B000B000B000B000B100B100B100B100B200B200B200B200B200B300B300B3),
    .INIT_2A(256'h00AC00AC00AC00AC00AD00AD00AD00AD00AE00AE00AE00AE00AF00AF00AF00AF),
    .INIT_2B(256'h00A700A800A800A800A800A900A900A900AA00AA00AA00AA00AB00AB00AB00AB),
    .INIT_2C(256'h00A200A300A300A300A400A400A400A500A500A500A500A600A600A600A700A7),
    .INIT_2D(256'h009D009D009E009E009E009F009F009F00A000A000A000A100A100A100A200A2),
    .INIT_2E(256'h0097009800980098009900990099009A009A009A009B009B009C009C009C009D),
    .INIT_2F(256'h0091009100920092009300930093009400940095009500950096009600960097),
    .INIT_30(256'h008A008B008B008C008C008C008D008D008E008E008F008F008F009000900091),
    .INIT_31(256'h008300840084008500850086008600860087008700880088008900890089008A),
    .INIT_32(256'h007C007C007D007D007E007E007F007F00800080008100810082008200820083),
    .INIT_33(256'h00740075007500760076007700770078007800790079007A007A007A007B007B),
    .INIT_34(256'h006C006D006D006E006E006F006F007000700071007100720072007300730074),
    .INIT_35(256'h006400640065006500660066006700670068006800690069006A006A006B006B),
    .INIT_36(256'h005B005B005C005C005D005E005E005F005F0060006000610061006200620063),
    .INIT_37(256'h00520052005300530054005500550056005600570057005800590059005A005A),
    .INIT_38(256'h00480049004A004A004B004B004C004C004D004E004E004F004F005000510051),
    .INIT_39(256'h003F003F00400041004100420042004300440044004500450046004700470048),
    .INIT_3A(256'h00350035003600370037003800390039003A003A003B003C003C003D003D003E),
    .INIT_3B(256'h002B002B002C002D002D002E002F002F00300030003100320032003300340034),
    .INIT_3C(256'h002000210022002200230024002400250026002600270028002800290029002A),
    .INIT_3D(256'h001600170017001800190019001A001B001B001C001D001D001E001F001F0020),
    .INIT_3E(256'h000B000C000D000D000E000F000F001000110011001200130013001400150015),
    .INIT_3F(256'h00010001000200030003000400050005000600070007000800090009000A000B),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[5] 
       (.ADDRARDADDR({\index1_reg_rep[9]__6 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[5] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[5]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[5] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[5]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFF6FFF7FFF7FFF8FFF9FFF9FFFAFFFBFFFBFFFCFFFDFFFDFFFEFFFFFFFF0000),
    .INIT_01(256'hFFEBFFECFFECFFEDFFEEFFEEFFEFFFF0FFF0FFF1FFF2FFF2FFF3FFF4FFF4FFF5),
    .INIT_02(256'hFFE0FFE1FFE1FFE2FFE3FFE3FFE4FFE5FFE5FFE6FFE7FFE8FFE8FFE9FFEAFFEA),
    .INIT_03(256'hFFD5FFD6FFD6FFD7FFD8FFD8FFD9FFDAFFDBFFDBFFDCFFDDFFDDFFDEFFDFFFDF),
    .INIT_04(256'hFFCAFFCBFFCBFFCCFFCDFFCEFFCEFFCFFFD0FFD0FFD1FFD2FFD2FFD3FFD4FFD4),
    .INIT_05(256'hFFBFFFC0FFC1FFC1FFC2FFC3FFC3FFC4FFC5FFC5FFC6FFC7FFC7FFC8FFC9FFC9),
    .INIT_06(256'hFFB4FFB5FFB6FFB6FFB7FFB8FFB8FFB9FFBAFFBAFFBBFFBCFFBCFFBDFFBEFFBF),
    .INIT_07(256'hFFAAFFAAFFABFFACFFACFFADFFAEFFAEFFAFFFB0FFB0FFB1FFB2FFB2FFB3FFB4),
    .INIT_08(256'hFF9FFFA0FFA0FFA1FFA2FFA2FFA3FFA4FFA4FFA5FFA6FFA6FFA7FFA8FFA8FFA9),
    .INIT_09(256'hFF94FF95FF96FF96FF97FF98FF98FF99FF9AFF9AFF9BFF9CFF9CFF9DFF9EFF9E),
    .INIT_0A(256'hFF8AFF8BFF8BFF8CFF8DFF8DFF8EFF8FFF8FFF90FF91FF91FF92FF92FF93FF94),
    .INIT_0B(256'hFF80FF81FF81FF82FF82FF83FF84FF84FF85FF86FF86FF87FF88FF88FF89FF89),
    .INIT_0C(256'hFF76FF77FF77FF78FF78FF79FF7AFF7AFF7BFF7CFF7CFF7DFF7DFF7EFF7FFF7F),
    .INIT_0D(256'hFF6CFF6DFF6EFF6EFF6FFF6FFF70FF71FF71FF72FF72FF73FF74FF74FF75FF75),
    .INIT_0E(256'hFF63FF64FF64FF65FF65FF66FF66FF67FF68FF68FF69FF69FF6AFF6BFF6BFF6C),
    .INIT_0F(256'hFF5AFF5AFF5BFF5CFF5CFF5DFF5DFF5EFF5EFF5FFF60FF60FF61FF61FF62FF62),
    .INIT_10(256'hFF51FF52FF52FF53FF53FF54FF54FF55FF55FF56FF57FF57FF58FF58FF59FF59),
    .INIT_11(256'hFF49FF49FF4AFF4AFF4BFF4BFF4CFF4CFF4DFF4DFF4EFF4EFF4FFF4FFF50FF51),
    .INIT_12(256'hFF41FF41FF42FF42FF43FF43FF44FF44FF45FF45FF46FF46FF47FF47FF48FF48),
    .INIT_13(256'hFF39FF39FF3AFF3AFF3BFF3BFF3CFF3CFF3DFF3DFF3EFF3EFF3FFF3FFF40FF40),
    .INIT_14(256'hFF32FF32FF33FF33FF34FF34FF34FF35FF35FF36FF36FF37FF37FF38FF38FF39),
    .INIT_15(256'hFF2BFF2BFF2CFF2CFF2DFF2DFF2DFF2EFF2EFF2FFF2FFF30FF30FF30FF31FF31),
    .INIT_16(256'hFF25FF25FF25FF26FF26FF27FF27FF27FF28FF28FF29FF29FF29FF2AFF2AFF2B),
    .INIT_17(256'hFF1FFF1FFF20FF20FF20FF21FF21FF21FF22FF22FF22FF23FF23FF24FF24FF24),
    .INIT_18(256'hFF19FF1AFF1AFF1AFF1BFF1BFF1BFF1CFF1CFF1CFF1DFF1DFF1DFF1EFF1EFF1E),
    .INIT_19(256'hFF15FF15FF15FF16FF16FF16FF16FF17FF17FF17FF18FF18FF18FF19FF19FF19),
    .INIT_1A(256'hFF10FF11FF11FF11FF11FF12FF12FF12FF12FF13FF13FF13FF14FF14FF14FF14),
    .INIT_1B(256'hFF0DFF0DFF0DFF0DFF0EFF0EFF0EFF0EFF0EFF0FFF0FFF0FFF0FFF10FF10FF10),
    .INIT_1C(256'hFF09FF0AFF0AFF0AFF0AFF0AFF0BFF0BFF0BFF0BFF0BFF0CFF0CFF0CFF0CFF0C),
    .INIT_1D(256'hFF07FF07FF07FF07FF07FF08FF08FF08FF08FF08FF08FF09FF09FF09FF09FF09),
    .INIT_1E(256'hFF05FF05FF05FF05FF05FF05FF05FF06FF06FF06FF06FF06FF06FF06FF07FF07),
    .INIT_1F(256'hFF03FF03FF04FF04FF04FF04FF04FF04FF04FF04FF04FF04FF04FF04FF05FF05),
    .INIT_20(256'hFF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03),
    .INIT_21(256'hFF02FF02FF02FF02FF02FF02FF02FF02FF02FF02FF02FF02FF02FF02FF02FF03),
    .INIT_22(256'hFF03FF03FF03FF03FF03FF03FF03FF02FF02FF02FF02FF02FF02FF02FF02FF02),
    .INIT_23(256'hFF04FF04FF04FF04FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03FF03),
    .INIT_24(256'hFF05FF05FF05FF05FF05FF05FF05FF05FF05FF04FF04FF04FF04FF04FF04FF04),
    .INIT_25(256'hFF08FF08FF07FF07FF07FF07FF07FF07FF06FF06FF06FF06FF06FF06FF06FF06),
    .INIT_26(256'hFF0BFF0AFF0AFF0AFF0AFF0AFF09FF09FF09FF09FF09FF09FF08FF08FF08FF08),
    .INIT_27(256'hFF0EFF0EFF0EFF0DFF0DFF0DFF0DFF0DFF0CFF0CFF0CFF0CFF0BFF0BFF0BFF0B),
    .INIT_28(256'hFF12FF12FF12FF11FF11FF11FF11FF10FF10FF10FF10FF0FFF0FFF0FFF0FFF0E),
    .INIT_29(256'hFF17FF17FF16FF16FF16FF16FF15FF15FF15FF14FF14FF14FF13FF13FF13FF13),
    .INIT_2A(256'hFF1CFF1CFF1CFF1BFF1BFF1BFF1AFF1AFF1AFF19FF19FF19FF18FF18FF18FF17),
    .INIT_2B(256'hFF22FF22FF22FF21FF21FF20FF20FF20FF1FFF1FFF1FFF1EFF1EFF1EFF1DFF1D),
    .INIT_2C(256'hFF29FF29FF28FF28FF27FF27FF26FF26FF26FF25FF25FF24FF24FF24FF23FF23),
    .INIT_2D(256'hFF30FF30FF2FFF2FFF2EFF2EFF2DFF2DFF2DFF2CFF2CFF2BFF2BFF2AFF2AFF29),
    .INIT_2E(256'hFF38FF37FF37FF36FF36FF35FF35FF34FF34FF33FF33FF33FF32FF32FF31FF31),
    .INIT_2F(256'hFF40FF40FF3FFF3FFF3EFF3EFF3DFF3CFF3CFF3BFF3BFF3AFF3AFF39FF39FF38),
    .INIT_30(256'hFF49FF48FF48FF47FF47FF46FF46FF45FF44FF44FF43FF43FF42FF42FF41FF41),
    .INIT_31(256'hFF52FF52FF51FF51FF50FF4FFF4FFF4EFF4EFF4DFF4CFF4CFF4BFF4BFF4AFF4A),
    .INIT_32(256'hFF5CFF5CFF5BFF5AFF5AFF59FF58FF58FF57FF57FF56FF55FF55FF54FF54FF53),
    .INIT_33(256'hFF66FF66FF65FF64FF64FF63FF63FF62FF61FF61FF60FF5FFF5FFF5EFF5DFF5D),
    .INIT_34(256'hFF71FF71FF70FF6FFF6FFF6EFF6DFF6CFF6CFF6BFF6AFF6AFF69FF68FF68FF67),
    .INIT_35(256'hFF7CFF7CFF7BFF7AFF7AFF79FF78FF78FF77FF76FF75FF75FF74FF73FF73FF72),
    .INIT_36(256'hFF88FF87FF87FF86FF85FF84FF84FF83FF82FF82FF81FF80FF7FFF7FFF7EFF7D),
    .INIT_37(256'hFF94FF93FF93FF92FF91FF90FF90FF8FFF8EFF8DFF8DFF8CFF8BFF8AFF8AFF89),
    .INIT_38(256'hFFA1FFA0FF9FFF9EFF9DFF9DFF9CFF9BFF9AFF9AFF99FF98FF97FF96FF96FF95),
    .INIT_39(256'hFFADFFACFFACFFABFFAAFFA9FFA8FFA8FFA7FFA6FFA5FFA4FFA4FFA3FFA2FFA1),
    .INIT_3A(256'hFFBAFFB9FFB9FFB8FFB7FFB6FFB5FFB5FFB4FFB3FFB2FFB1FFB1FFB0FFAFFFAE),
    .INIT_3B(256'hFFC8FFC7FFC6FFC5FFC4FFC3FFC3FFC2FFC1FFC0FFBFFFBEFFBEFFBDFFBCFFBB),
    .INIT_3C(256'hFFD5FFD4FFD4FFD3FFD2FFD1FFD0FFCFFFCEFFCEFFCDFFCCFFCBFFCAFFC9FFC8),
    .INIT_3D(256'hFFE3FFE2FFE1FFE0FFE0FFDFFFDEFFDDFFDCFFDBFFDAFFDAFFD9FFD8FFD7FFD6),
    .INIT_3E(256'hFFF1FFF0FFEFFFEEFFEDFFEDFFECFFEBFFEAFFE9FFE8FFE7FFE6FFE6FFE5FFE4),
    .INIT_3F(256'hFFFFFFFEFFFDFFFCFFFCFFFBFFFAFFF9FFF8FFF7FFF6FFF5FFF5FFF4FFF3FFF2),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[6] 
       (.ADDRARDADDR({\index1_reg_rep[9]__29 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[6] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[6]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[6] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[6]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000D000C000C000B000A00090008000700060005000400040003000200010000),
    .INIT_01(256'h001C001B001A00190018001700160015001500140013001200110010000F000E),
    .INIT_02(256'h002A00290028002700260026002500240023002200210020001F001E001D001D),
    .INIT_03(256'h0038003800370036003500340033003200310030002F002F002E002D002C002B),
    .INIT_04(256'h004700460045004400430042004100410040003F003E003D003C003B003A0039),
    .INIT_05(256'h0055005400530053005200510050004F004E004D004C004B004A004A00490048),
    .INIT_06(256'h00630063006200610060005F005E005D005C005B005B005A0059005800570056),
    .INIT_07(256'h007200710070006F006E006D006C006B006B006A006900680067006600650064),
    .INIT_08(256'h0080007F007E007D007C007B007A007900790078007700760075007400730072),
    .INIT_09(256'h008D008C008C008B008A00890088008700860086008500840083008200810080),
    .INIT_0A(256'h009B009A009900980097009700960095009400930092009200910090008F008E),
    .INIT_0B(256'h00A800A700A600A600A500A400A300A200A200A100A0009F009E009D009D009C),
    .INIT_0C(256'h00B500B400B300B300B200B100B000AF00AF00AE00AD00AC00AB00AB00AA00A9),
    .INIT_0D(256'h00C200C100C000BF00BF00BE00BD00BC00BB00BB00BA00B900B800B700B700B6),
    .INIT_0E(256'h00CE00CD00CC00CC00CB00CA00C900C900C800C700C600C600C500C400C300C3),
    .INIT_0F(256'h00DA00D900D800D800D700D600D500D500D400D300D200D200D100D000D000CF),
    .INIT_10(256'h00E500E500E400E300E200E200E100E000E000DF00DE00DD00DD00DC00DB00DB),
    .INIT_11(256'h00F000F000EF00EE00EE00ED00EC00EC00EB00EA00E900E900E800E700E700E6),
    .INIT_12(256'h00FB00FA00F900F900F800F800F700F600F600F500F400F400F300F200F200F1),
    .INIT_13(256'h01050104010301030102010201010100010000FF00FF00FE00FD00FD00FC00FB),
    .INIT_14(256'h010E010D010D010C010C010B010B010A01090109010801080107010601060105),
    .INIT_15(256'h01170116011601150115011401140113011301120111011101100110010F010F),
    .INIT_16(256'h011F011F011E011E011D011D011C011C011B011B011A01190119011801180117),
    .INIT_17(256'h0127012601260125012501240124012301230122012201210121012101200120),
    .INIT_18(256'h012E012D012D012C012C012B012B012B012A012A012901290128012801280127),
    .INIT_19(256'h013401330133013301320132013201310131013001300130012F012F012E012E),
    .INIT_1A(256'h0139013901390138013801380137013701370136013601360135013501340134),
    .INIT_1B(256'h013E013E013E013D013D013D013C013C013C013B013B013B013B013A013A013A),
    .INIT_1C(256'h01420142014201410141014101410140014001400140013F013F013F013F013E),
    .INIT_1D(256'h0145014501450145014501450144014401440144014401430143014301430142),
    .INIT_1E(256'h0148014801480148014701470147014701470147014701460146014601460146),
    .INIT_1F(256'h014A014A014A014A014901490149014901490149014901490149014801480148),
    .INIT_20(256'h014B014B014B014B014B014B014B014A014A014A014A014A014A014A014A014A),
    .INIT_21(256'h014B014B014B014B014B014B014B014B014B014B014B014B014B014B014B014B),
    .INIT_22(256'h014A014A014A014B014B014B014B014B014B014B014B014B014B014B014B014B),
    .INIT_23(256'h014901490149014901490149014A014A014A014A014A014A014A014A014A014A),
    .INIT_24(256'h0147014701470147014701470148014801480148014801480148014901490149),
    .INIT_25(256'h0144014401440144014401450145014501450145014601460146014601460147),
    .INIT_26(256'h0140014001400141014101410141014201420142014201420143014301430143),
    .INIT_27(256'h013B013B013C013C013C013D013D013D013D013E013E013E013F013F013F013F),
    .INIT_28(256'h013601360136013701370137013801380138013901390139013A013A013A013B),
    .INIT_29(256'h012F013001300131013101310132013201330133013301340134013401350135),
    .INIT_2A(256'h012801290129012A012A012A012B012B012C012C012D012D012E012E012E012F),
    .INIT_2B(256'h0120012101210122012201230123012401240125012501260126012701270128),
    .INIT_2C(256'h0118011801190119011A011A011B011C011C011D011D011E011E011F011F0120),
    .INIT_2D(256'h010E010F01100110011101110112011301130114011401150115011601170117),
    .INIT_2E(256'h010401050106010601070107010801090109010A010B010B010C010C010D010E),
    .INIT_2F(256'h00F900FA00FB00FB00FC00FD00FE00FE00FF0100010001010102010201030104),
    .INIT_30(256'h00EE00EF00EF00F000F100F200F200F300F400F400F500F600F700F700F800F9),
    .INIT_31(256'h00E200E200E300E400E500E600E600E700E800E900E900EA00EB00EC00EC00ED),
    .INIT_32(256'h00D500D600D600D700D800D900DA00DB00DB00DC00DD00DE00DF00DF00E000E1),
    .INIT_33(256'h00C700C800C900CA00CB00CC00CC00CD00CE00CF00D000D100D200D200D300D4),
    .INIT_34(256'h00B900BA00BB00BC00BD00BE00BF00C000C000C100C200C300C400C500C600C7),
    .INIT_35(256'h00AB00AC00AD00AD00AE00AF00B000B100B200B300B400B500B600B700B800B8),
    .INIT_36(256'h009C009D009D009E009F00A000A100A200A300A400A500A600A700A800A900AA),
    .INIT_37(256'h008C008D008E008F0090009100920093009400950096009700980099009A009B),
    .INIT_38(256'h007C007D007E007F0080008100820083008400850086008700880089008A008B),
    .INIT_39(256'h006B006C006D006E006F007000710073007400750076007700780079007A007B),
    .INIT_3A(256'h005A005B005C005E005F0060006100620063006400650066006700680069006A),
    .INIT_3B(256'h0049004A004B004C004D004E0050005100520053005400550056005700580059),
    .INIT_3C(256'h00370039003A003B003C003D003E003F00400041004200440045004600470048),
    .INIT_3D(256'h0026002700280029002A002B002C002D002F0030003100320033003400350036),
    .INIT_3E(256'h001300150016001700180019001A001B001D001E001F00200021002200230024),
    .INIT_3F(256'h00010002000300050006000700080009000A000B000D000E000F001000110012),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[7] 
       (.ADDRARDADDR({\index1_reg_rep[9]__49 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[7] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[7]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[7] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[7]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'hFFEFFFF0FFF1FFF2FFF3FFF4FFF6FFF7FFF8FFF9FFFAFFFBFFFDFFFEFFFF0000),
    .INIT_01(256'hFFDCFFDDFFDEFFE0FFE1FFE2FFE3FFE4FFE5FFE7FFE8FFE9FFEAFFEBFFECFFEE),
    .INIT_02(256'hFFCAFFCBFFCCFFCDFFCEFFCFFFD1FFD2FFD3FFD4FFD5FFD6FFD8FFD9FFDAFFDB),
    .INIT_03(256'hFFB7FFB8FFB9FFBAFFBCFFBDFFBEFFBFFFC0FFC1FFC3FFC4FFC5FFC6FFC7FFC8),
    .INIT_04(256'hFFA4FFA6FFA7FFA8FFA9FFAAFFABFFACFFAEFFAFFFB0FFB1FFB2FFB3FFB5FFB6),
    .INIT_05(256'hFF92FF93FF94FF95FF96FF98FF99FF9AFF9BFF9CFF9DFF9FFFA0FFA1FFA2FFA3),
    .INIT_06(256'hFF7FFF81FF82FF83FF84FF85FF86FF88FF89FF8AFF8BFF8CFF8DFF8EFF90FF91),
    .INIT_07(256'hFF6DFF6EFF70FF71FF72FF73FF74FF75FF76FF77FF79FF7AFF7BFF7CFF7DFF7E),
    .INIT_08(256'hFF5BFF5CFF5EFF5FFF60FF61FF62FF63FF64FF65FF66FF68FF69FF6AFF6BFF6C),
    .INIT_09(256'hFF4AFF4BFF4CFF4DFF4EFF4FFF50FF51FF52FF53FF55FF56FF57FF58FF59FF5A),
    .INIT_0A(256'hFF38FF39FF3AFF3BFF3CFF3EFF3FFF40FF41FF42FF43FF44FF45FF46FF47FF48),
    .INIT_0B(256'hFF27FF28FF29FF2AFF2BFF2CFF2DFF2EFF30FF31FF32FF33FF34FF35FF36FF37),
    .INIT_0C(256'hFF16FF17FF18FF19FF1BFF1CFF1DFF1EFF1FFF20FF21FF22FF23FF24FF25FF26),
    .INIT_0D(256'hFF06FF07FF08FF09FF0AFF0BFF0CFF0DFF0EFF0FFF10FF11FF12FF13FF14FF15),
    .INIT_0E(256'hFEF6FEF7FEF8FEF9FEFAFEFBFEFCFEFDFEFEFEFFFF00FF01FF02FF03FF04FF05),
    .INIT_0F(256'hFEE7FEE8FEE9FEEAFEEBFEECFEEDFEEEFEEFFEF0FEF1FEF2FEF3FEF3FEF4FEF5),
    .INIT_10(256'hFED9FED9FEDAFEDBFEDCFEDDFEDEFEDFFEE0FEE1FEE2FEE3FEE3FEE4FEE5FEE6),
    .INIT_11(256'hFECAFECBFECCFECDFECEFECFFED0FED1FED1FED2FED3FED4FED5FED6FED7FED8),
    .INIT_12(256'hFEBDFEBEFEBFFEC0FEC0FEC1FEC2FEC3FEC4FEC5FEC5FEC6FEC7FEC8FEC9FECA),
    .INIT_13(256'hFEB0FEB1FEB2FEB3FEB3FEB4FEB5FEB6FEB7FEB7FEB8FEB9FEBAFEBBFEBBFEBC),
    .INIT_14(256'hFEA4FEA5FEA6FEA7FEA7FEA8FEA9FEA9FEAAFEABFEACFEACFEADFEAEFEAFFEB0),
    .INIT_15(256'hFE99FE9AFE9AFE9BFE9CFE9DFE9DFE9EFE9FFE9FFEA0FEA1FEA1FEA2FEA3FEA4),
    .INIT_16(256'hFE8FFE8FFE90FE91FE91FE92FE92FE93FE94FE94FE95FE96FE96FE97FE98FE98),
    .INIT_17(256'hFE85FE86FE86FE87FE87FE88FE88FE89FE8AFE8AFE8BFE8CFE8CFE8DFE8DFE8E),
    .INIT_18(256'hFE7CFE7DFE7DFE7EFE7EFE7FFE7FFE80FE80FE81FE82FE82FE83FE83FE84FE84),
    .INIT_19(256'hFE74FE75FE75FE76FE76FE77FE77FE78FE78FE79FE79FE7AFE7AFE7BFE7BFE7C),
    .INIT_1A(256'hFE6DFE6EFE6EFE6FFE6FFE6FFE70FE70FE71FE71FE72FE72FE72FE73FE73FE74),
    .INIT_1B(256'hFE67FE68FE68FE68FE69FE69FE69FE6AFE6AFE6AFE6BFE6BFE6CFE6CFE6CFE6D),
    .INIT_1C(256'hFE62FE62FE63FE63FE63FE64FE64FE64FE65FE65FE65FE65FE66FE66FE66FE67),
    .INIT_1D(256'hFE5EFE5EFE5EFE5FFE5FFE5FFE5FFE60FE60FE60FE60FE61FE61FE61FE61FE62),
    .INIT_1E(256'hFE5BFE5BFE5BFE5BFE5BFE5CFE5CFE5CFE5CFE5CFE5DFE5DFE5DFE5DFE5DFE5E),
    .INIT_1F(256'hFE59FE59FE59FE59FE59FE59FE59FE59FE5AFE5AFE5AFE5AFE5AFE5AFE5AFE5B),
    .INIT_20(256'hFE57FE57FE57FE58FE58FE58FE58FE58FE58FE58FE58FE58FE58FE58FE58FE58),
    .INIT_21(256'hFE57FE57FE57FE57FE57FE57FE57FE57FE57FE57FE57FE57FE57FE57FE57FE57),
    .INIT_22(256'hFE58FE58FE58FE58FE58FE58FE58FE58FE58FE58FE57FE57FE57FE57FE57FE57),
    .INIT_23(256'hFE5AFE5AFE5AFE5AFE5AFE59FE59FE59FE59FE59FE59FE59FE59FE58FE58FE58),
    .INIT_24(256'hFE5DFE5DFE5DFE5CFE5CFE5CFE5CFE5CFE5BFE5BFE5BFE5BFE5BFE5BFE5AFE5A),
    .INIT_25(256'hFE61FE61FE61FE60FE60FE60FE5FFE5FFE5FFE5FFE5EFE5EFE5EFE5EFE5EFE5D),
    .INIT_26(256'hFE66FE66FE66FE65FE65FE64FE64FE64FE64FE63FE63FE63FE62FE62FE62FE61),
    .INIT_27(256'hFE6CFE6CFE6BFE6BFE6BFE6AFE6AFE6AFE69FE69FE68FE68FE68FE67FE67FE67),
    .INIT_28(256'hFE73FE73FE72FE72FE72FE71FE71FE70FE70FE6FFE6FFE6EFE6EFE6EFE6DFE6D),
    .INIT_29(256'hFE7CFE7BFE7BFE7AFE79FE79FE78FE78FE77FE77FE76FE76FE75FE75FE74FE74),
    .INIT_2A(256'hFE85FE84FE84FE83FE82FE82FE81FE81FE80FE7FFE7FFE7EFE7EFE7DFE7DFE7C),
    .INIT_2B(256'hFE8FFE8EFE8EFE8DFE8CFE8CFE8BFE8AFE8AFE89FE88FE88FE87FE87FE86FE85),
    .INIT_2C(256'hFE9AFE99FE99FE98FE97FE96FE96FE95FE94FE94FE93FE92FE92FE91FE90FE90),
    .INIT_2D(256'hFEA6FEA5FEA5FEA4FEA3FEA2FEA1FEA1FEA0FE9FFE9EFE9EFE9DFE9CFE9BFE9B),
    .INIT_2E(256'hFEB3FEB2FEB1FEB1FEB0FEAFFEAEFEADFEADFEACFEABFEAAFEA9FEA8FEA8FEA7),
    .INIT_2F(256'hFEC1FEC0FEBFFEBEFEBDFEBDFEBCFEBBFEBAFEB9FEB8FEB7FEB7FEB6FEB5FEB4),
    .INIT_30(256'hFED0FECFFECEFECDFECCFECBFECAFEC9FEC8FEC7FEC7FEC6FEC5FEC4FEC3FEC2),
    .INIT_31(256'hFEE0FEDFFEDEFEDDFEDCFEDBFEDAFED9FED8FED7FED6FED5FED4FED3FED2FED1),
    .INIT_32(256'hFEF0FEEFFEEEFEEDFEECFEEBFEEAFEE9FEE8FEE7FEE6FEE5FEE4FEE3FEE2FEE1),
    .INIT_33(256'hFF01FF00FEFFFEFEFEFDFEFCFEFBFEFAFEF9FEF7FEF6FEF5FEF4FEF3FEF2FEF1),
    .INIT_34(256'hFF13FF12FF11FF10FF0FFF0EFF0CFF0BFF0AFF09FF08FF07FF06FF05FF03FF02),
    .INIT_35(256'hFF26FF25FF24FF22FF21FF20FF1FFF1EFF1DFF1BFF1AFF19FF18FF17FF16FF14),
    .INIT_36(256'hFF39FF38FF37FF36FF34FF33FF32FF31FF30FF2EFF2DFF2CFF2BFF2AFF28FF27),
    .INIT_37(256'hFF4DFF4CFF4BFF4AFF48FF47FF46FF45FF43FF42FF41FF40FF3EFF3DFF3CFF3B),
    .INIT_38(256'hFF62FF61FF5FFF5EFF5DFF5CFF5AFF59FF58FF56FF55FF54FF53FF51FF50FF4F),
    .INIT_39(256'hFF77FF76FF74FF73FF72FF71FF6FFF6EFF6DFF6BFF6AFF69FF67FF66FF65FF63),
    .INIT_3A(256'hFF8DFF8BFF8AFF89FF87FF86FF85FF83FF82FF81FF7FFF7EFF7DFF7BFF7AFF79),
    .INIT_3B(256'hFFA3FFA1FFA0FF9FFF9DFF9CFF9BFF99FF98FF96FF95FF94FF92FF91FF90FF8E),
    .INIT_3C(256'hFFB9FFB8FFB7FFB5FFB4FFB2FFB1FFAFFFAEFFADFFABFFAAFFA8FFA7FFA6FFA4),
    .INIT_3D(256'hFFD0FFCFFFCDFFCCFFCAFFC9FFC8FFC6FFC5FFC3FFC2FFC0FFBFFFBEFFBCFFBB),
    .INIT_3E(256'hFFE7FFE6FFE4FFE3FFE1FFE0FFDFFFDDFFDCFFDAFFD9FFD7FFD6FFD4FFD3FFD2),
    .INIT_3F(256'hFFFFFFFDFFFCFFFAFFF9FFF7FFF6FFF4FFF3FFF1FFF0FFEEFFEDFFECFFEAFFE9),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[8] 
       (.ADDRARDADDR({\index1_reg_rep[9]__10 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[8] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[8]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[8] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[8]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "U0/MOD2/COEFF_SEL/coeff_out_s" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00160015001300120010000F000D000C000A0009000700060004000300010000),
    .INIT_01(256'h002E002C002B0029002800260025002300220020001F001D001C001A00190018),
    .INIT_02(256'h0045004400420041003F003E003C003B0039003800370035003400320031002F),
    .INIT_03(256'h005D005C005A0059005700560054005300510050004E004D004B004A00480047),
    .INIT_04(256'h0075007300720070006F006D006C006A0069006700660064006300610060005E),
    .INIT_05(256'h008C008B0089008800860085008300820080007F007D007C007B007900780076),
    .INIT_06(256'h00A300A200A1009F009E009C009B0099009800960095009300920091008F008E),
    .INIT_07(256'h00BB00B900B800B600B500B300B200B100AF00AE00AC00AB00A900A800A600A5),
    .INIT_08(256'h00D100D000CF00CD00CC00CA00C900C700C600C500C300C200C000BF00BD00BC),
    .INIT_09(256'h00E800E700E500E400E200E100E000DE00DD00DB00DA00D900D700D600D400D3),
    .INIT_0A(256'h00FE00FD00FB00FA00F900F700F600F400F300F200F000EF00EE00EC00EB00E9),
    .INIT_0B(256'h0114011201110110010E010D010C010A010901080106010501030102010100FF),
    .INIT_0C(256'h01290127012601250124012201210120011E011D011C011A0119011801160115),
    .INIT_0D(256'h013D013C013B013A0138013701360134013301320131012F012E012D012B012A),
    .INIT_0E(256'h01510150014F014E014C014B014A01490147014601450144014201410140013F),
    .INIT_0F(256'h01650163016201610160015F015D015C015B015A015901570156015501540153),
    .INIT_10(256'h0177017601750174017301710170016F016E016D016C016A0169016801670166),
    .INIT_11(256'h018901880187018601840183018201810180017F017E017D017C017A01790178),
    .INIT_12(256'h019A019901980197019601950193019201910190018F018E018D018C018B018A),
    .INIT_13(256'h01AA01A901A801A701A601A501A401A301A201A101A0019F019E019D019C019B),
    .INIT_14(256'h01B901B801B701B601B501B401B301B201B101B101B001AF01AE01AD01AC01AB),
    .INIT_15(256'h01C701C601C501C501C401C301C201C101C001BF01BE01BD01BD01BC01BB01BA),
    .INIT_16(256'h01D401D301D301D201D101D001CF01CF01CE01CD01CC01CB01CA01CA01C901C8),
    .INIT_17(256'h01E001E001DF01DE01DD01DD01DC01DB01DA01DA01D901D801D701D701D601D5),
    .INIT_18(256'h01EB01EB01EA01E901E901E801E701E701E601E501E501E401E301E301E201E1),
    .INIT_19(256'h01F501F501F401F401F301F201F201F101F001F001EF01EF01EE01ED01ED01EC),
    .INIT_1A(256'h01FE01FE01FD01FD01FC01FB01FB01FA01FA01F901F901F801F801F701F601F6),
    .INIT_1B(256'h0206020502050204020402030203020202020202020102010200020001FF01FF),
    .INIT_1C(256'h020C020C020B020B020B020A020A020902090209020802080207020702070206),
    .INIT_1D(256'h021102110211021002100210020F020F020F020E020E020E020D020D020D020C),
    .INIT_1E(256'h0215021502150214021402140214021402130213021302130212021202120211),
    .INIT_1F(256'h0218021802170217021702170217021702170216021602160216021602160215),
    .INIT_20(256'h0219021902190219021902190219021902190218021802180218021802180218),
    .INIT_21(256'h0219021902190219021902190219021902190219021902190219021902190219),
    .INIT_22(256'h0218021802180218021802180219021902190219021902190219021902190219),
    .INIT_23(256'h0215021602160216021602160216021702170217021702170217021802180218),
    .INIT_24(256'h0211021202120212021302130213021302140214021402140214021502150215),
    .INIT_25(256'h020C020D020D020D020E020E020E020F020F020F021002100210021102110211),
    .INIT_26(256'h020602060207020702070208020802090209020A020A020A020B020B020B020C),
    .INIT_27(256'h01FE01FE01FF01FF020002000201020102020202020302030204020402050205),
    .INIT_28(256'h01F501F501F601F701F701F801F801F901FA01FA01FB01FB01FC01FC01FD01FD),
    .INIT_29(256'h01EA01EB01EC01EC01ED01EE01EE01EF01F001F001F101F201F201F301F401F4),
    .INIT_2A(256'h01DF01DF01E001E101E201E301E301E401E501E501E601E701E801E801E901EA),
    .INIT_2B(256'h01D201D301D301D401D501D601D701D801D801D901DA01DB01DC01DC01DD01DE),
    .INIT_2C(256'h01C401C501C601C601C701C801C901CA01CB01CC01CD01CE01CE01CF01D001D1),
    .INIT_2D(256'h01B401B501B601B701B801B901BA01BB01BC01BD01BE01BF01C001C101C201C3),
    .INIT_2E(256'h01A401A501A601A701A801A901AA01AB01AC01AD01AE01AF01B001B101B201B3),
    .INIT_2F(256'h0192019301940196019701980199019A019B019C019D019E01A001A101A201A3),
    .INIT_30(256'h017F01810182018301840185018701880189018A018B018C018E018F01900191),
    .INIT_31(256'h016C016D016E016F01710172017301740176017701780179017B017C017D017E),
    .INIT_32(256'h015701580159015B015C015D015F01600161016301640165016601680169016A),
    .INIT_33(256'h0141014201440145014601480149014B014C014D014F01500151015301540155),
    .INIT_34(256'h012A012C012D012F0130013101330134013601370139013A013B013D013E0140),
    .INIT_35(256'h01130114011601170119011A011C011D011E0120012101230124012601270129),
    .INIT_36(256'h00FA00FC00FD00FF0100010201030105010601080109010B010D010E01100111),
    .INIT_37(256'h00E100E200E400E600E700E900EA00EC00EE00EF00F100F200F400F500F700F9),
    .INIT_38(256'h00C700C800CA00CC00CD00CF00D100D200D400D600D700D900DA00DC00DE00DF),
    .INIT_39(256'h00AC00AE00B000B100B300B500B600B800BA00BB00BD00BF00C000C200C400C5),
    .INIT_3A(256'h00910093009400960098009A009B009D009F00A000A200A400A500A700A900AB),
    .INIT_3B(256'h007500770079007A007C007E008000810083008500870088008A008C008E008F),
    .INIT_3C(256'h0059005B005C005E006000620064006500670069006B006C006E007000720073),
    .INIT_3D(256'h003C003E004000420043004500470049004B004C004E00500052005400550057),
    .INIT_3E(256'h001F00210023002500260028002A002C002E003000310033003500370039003A),
    .INIT_3F(256'h00020004000600070009000B000D000F00110012001400160018001A001C001D),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    \coeff_out_s_reg[9] 
       (.ADDRARDADDR({\index1_reg_rep[9]__33 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(\sum_step_1_reg[9] [15:0]),
        .DOBDO(\NLW_coeff_out_s_reg[9]_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\sum_step_1_reg[9] [17:16]),
        .DOPBDOP(\NLW_coeff_out_s_reg[9]_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(p_0_in),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "adder56x26" *) 
module ReSampler_adder56x26
   (Q,
    reset,
    clk,
    p_0_in,
    \story_reg[25][7] ,
    \coeff_out_s_reg[26] ,
    PCOUT,
    \story_reg[11][7] ,
    \coeff_out_s_reg[12] ,
    \mult_data_reg[40] ,
    \story_reg[18][7] ,
    \coeff_out_s_reg[19] ,
    \mult_data_reg[47] ,
    \story_reg[4][7] ,
    \coeff_out_s_reg[5] ,
    \mult_data_reg[33] ,
    \story_reg[21][7] ,
    \coeff_out_s_reg[22] ,
    \mult_data_reg[50] ,
    \story_reg[7][7] ,
    \coeff_out_s_reg[8] ,
    \mult_data_reg[36] ,
    \story_reg[14][7] ,
    \coeff_out_s_reg[15] ,
    \mult_data_reg[43] ,
    \story_reg[0][7] ,
    \coeff_out_s_reg[1] ,
    \mult_data_reg[29] ,
    \story_reg[23][7] ,
    \coeff_out_s_reg[24] ,
    \mult_data_reg[52] ,
    \story_reg[9][7] ,
    \coeff_out_s_reg[10] ,
    \mult_data_reg[38] ,
    \story_reg[16][7] ,
    \coeff_out_s_reg[17] ,
    \mult_data_reg[45] ,
    \story_reg[2][7] ,
    \coeff_out_s_reg[3] ,
    \mult_data_reg[31] ,
    \story_reg[26][7] ,
    \coeff_out_s_reg[27] ,
    \mult_data_reg[55] ,
    \story_reg[12][7] ,
    \coeff_out_s_reg[13] ,
    \mult_data_reg[41] ,
    \story_reg[19][7] ,
    \coeff_out_s_reg[20] ,
    \mult_data_reg[48] ,
    \story_reg[5][7] ,
    \coeff_out_s_reg[6] ,
    \mult_data_reg[34] ,
    \story_reg[22][7] ,
    \coeff_out_s_reg[23] ,
    \mult_data_reg[51] ,
    \story_reg[8][7] ,
    \coeff_out_s_reg[9] ,
    \mult_data_reg[37] ,
    \story_reg[15][7] ,
    \coeff_out_s_reg[16] ,
    \mult_data_reg[44] ,
    \story_reg[1][7] ,
    \coeff_out_s_reg[2] ,
    \mult_data_reg[30] ,
    \story_reg[24][7] ,
    \coeff_out_s_reg[25] ,
    \mult_data_reg[53] ,
    \story_reg[10][7] ,
    \coeff_out_s_reg[11] ,
    \mult_data_reg[39] ,
    \story_reg[17][7] ,
    \coeff_out_s_reg[18] ,
    \mult_data_reg[46] ,
    \story_reg[3][7] ,
    \coeff_out_s_reg[4] ,
    \mult_data_reg[32] ,
    \story_reg[20][7] ,
    \coeff_out_s_reg[21] ,
    \mult_data_reg[49] ,
    \story_reg[6][7] ,
    \coeff_out_s_reg[7] ,
    \mult_data_reg[35] ,
    \story_reg[13][7] ,
    \coeff_out_s_reg[14] ,
    \mult_data_reg[42] ,
    Data_in,
    \coeff_out_s_reg[0] ,
    \mult_data_reg[28] );
  output [31:0]Q;
  input reset;
  input clk;
  input p_0_in;
  input [7:0]\story_reg[25][7] ;
  input [17:0]\coeff_out_s_reg[26] ;
  input [47:0]PCOUT;
  input [7:0]\story_reg[11][7] ;
  input [17:0]\coeff_out_s_reg[12] ;
  input [47:0]\mult_data_reg[40] ;
  input [7:0]\story_reg[18][7] ;
  input [17:0]\coeff_out_s_reg[19] ;
  input [47:0]\mult_data_reg[47] ;
  input [7:0]\story_reg[4][7] ;
  input [17:0]\coeff_out_s_reg[5] ;
  input [47:0]\mult_data_reg[33] ;
  input [7:0]\story_reg[21][7] ;
  input [17:0]\coeff_out_s_reg[22] ;
  input [47:0]\mult_data_reg[50] ;
  input [7:0]\story_reg[7][7] ;
  input [17:0]\coeff_out_s_reg[8] ;
  input [47:0]\mult_data_reg[36] ;
  input [7:0]\story_reg[14][7] ;
  input [17:0]\coeff_out_s_reg[15] ;
  input [47:0]\mult_data_reg[43] ;
  input [7:0]\story_reg[0][7] ;
  input [17:0]\coeff_out_s_reg[1] ;
  input [47:0]\mult_data_reg[29] ;
  input [7:0]\story_reg[23][7] ;
  input [17:0]\coeff_out_s_reg[24] ;
  input [47:0]\mult_data_reg[52] ;
  input [7:0]\story_reg[9][7] ;
  input [17:0]\coeff_out_s_reg[10] ;
  input [47:0]\mult_data_reg[38] ;
  input [7:0]\story_reg[16][7] ;
  input [17:0]\coeff_out_s_reg[17] ;
  input [47:0]\mult_data_reg[45] ;
  input [7:0]\story_reg[2][7] ;
  input [17:0]\coeff_out_s_reg[3] ;
  input [47:0]\mult_data_reg[31] ;
  input [7:0]\story_reg[26][7] ;
  input [17:0]\coeff_out_s_reg[27] ;
  input [47:0]\mult_data_reg[55] ;
  input [7:0]\story_reg[12][7] ;
  input [17:0]\coeff_out_s_reg[13] ;
  input [47:0]\mult_data_reg[41] ;
  input [7:0]\story_reg[19][7] ;
  input [17:0]\coeff_out_s_reg[20] ;
  input [47:0]\mult_data_reg[48] ;
  input [7:0]\story_reg[5][7] ;
  input [17:0]\coeff_out_s_reg[6] ;
  input [47:0]\mult_data_reg[34] ;
  input [7:0]\story_reg[22][7] ;
  input [17:0]\coeff_out_s_reg[23] ;
  input [47:0]\mult_data_reg[51] ;
  input [7:0]\story_reg[8][7] ;
  input [17:0]\coeff_out_s_reg[9] ;
  input [47:0]\mult_data_reg[37] ;
  input [7:0]\story_reg[15][7] ;
  input [17:0]\coeff_out_s_reg[16] ;
  input [47:0]\mult_data_reg[44] ;
  input [7:0]\story_reg[1][7] ;
  input [17:0]\coeff_out_s_reg[2] ;
  input [47:0]\mult_data_reg[30] ;
  input [7:0]\story_reg[24][7] ;
  input [17:0]\coeff_out_s_reg[25] ;
  input [47:0]\mult_data_reg[53] ;
  input [7:0]\story_reg[10][7] ;
  input [17:0]\coeff_out_s_reg[11] ;
  input [47:0]\mult_data_reg[39] ;
  input [7:0]\story_reg[17][7] ;
  input [17:0]\coeff_out_s_reg[18] ;
  input [47:0]\mult_data_reg[46] ;
  input [7:0]\story_reg[3][7] ;
  input [17:0]\coeff_out_s_reg[4] ;
  input [47:0]\mult_data_reg[32] ;
  input [7:0]\story_reg[20][7] ;
  input [17:0]\coeff_out_s_reg[21] ;
  input [47:0]\mult_data_reg[49] ;
  input [7:0]\story_reg[6][7] ;
  input [17:0]\coeff_out_s_reg[7] ;
  input [47:0]\mult_data_reg[35] ;
  input [7:0]\story_reg[13][7] ;
  input [17:0]\coeff_out_s_reg[14] ;
  input [47:0]\mult_data_reg[42] ;
  input [7:0]Data_in;
  input [17:0]\coeff_out_s_reg[0] ;
  input [47:0]\mult_data_reg[28] ;

  wire [7:0]Data_in;
  wire [47:0]PCOUT;
  wire [31:0]Q;
  wire clk;
  wire [17:0]\coeff_out_s_reg[0] ;
  wire [17:0]\coeff_out_s_reg[10] ;
  wire [17:0]\coeff_out_s_reg[11] ;
  wire [17:0]\coeff_out_s_reg[12] ;
  wire [17:0]\coeff_out_s_reg[13] ;
  wire [17:0]\coeff_out_s_reg[14] ;
  wire [17:0]\coeff_out_s_reg[15] ;
  wire [17:0]\coeff_out_s_reg[16] ;
  wire [17:0]\coeff_out_s_reg[17] ;
  wire [17:0]\coeff_out_s_reg[18] ;
  wire [17:0]\coeff_out_s_reg[19] ;
  wire [17:0]\coeff_out_s_reg[1] ;
  wire [17:0]\coeff_out_s_reg[20] ;
  wire [17:0]\coeff_out_s_reg[21] ;
  wire [17:0]\coeff_out_s_reg[22] ;
  wire [17:0]\coeff_out_s_reg[23] ;
  wire [17:0]\coeff_out_s_reg[24] ;
  wire [17:0]\coeff_out_s_reg[25] ;
  wire [17:0]\coeff_out_s_reg[26] ;
  wire [17:0]\coeff_out_s_reg[27] ;
  wire [17:0]\coeff_out_s_reg[2] ;
  wire [17:0]\coeff_out_s_reg[3] ;
  wire [17:0]\coeff_out_s_reg[4] ;
  wire [17:0]\coeff_out_s_reg[5] ;
  wire [17:0]\coeff_out_s_reg[6] ;
  wire [17:0]\coeff_out_s_reg[7] ;
  wire [17:0]\coeff_out_s_reg[8] ;
  wire [17:0]\coeff_out_s_reg[9] ;
  wire [47:0]\mult_data_reg[28] ;
  wire [47:0]\mult_data_reg[29] ;
  wire [47:0]\mult_data_reg[30] ;
  wire [47:0]\mult_data_reg[31] ;
  wire [47:0]\mult_data_reg[32] ;
  wire [47:0]\mult_data_reg[33] ;
  wire [47:0]\mult_data_reg[34] ;
  wire [47:0]\mult_data_reg[35] ;
  wire [47:0]\mult_data_reg[36] ;
  wire [47:0]\mult_data_reg[37] ;
  wire [47:0]\mult_data_reg[38] ;
  wire [47:0]\mult_data_reg[39] ;
  wire [47:0]\mult_data_reg[40] ;
  wire [47:0]\mult_data_reg[41] ;
  wire [47:0]\mult_data_reg[42] ;
  wire [47:0]\mult_data_reg[43] ;
  wire [47:0]\mult_data_reg[44] ;
  wire [47:0]\mult_data_reg[45] ;
  wire [47:0]\mult_data_reg[46] ;
  wire [47:0]\mult_data_reg[47] ;
  wire [47:0]\mult_data_reg[48] ;
  wire [47:0]\mult_data_reg[49] ;
  wire [47:0]\mult_data_reg[50] ;
  wire [47:0]\mult_data_reg[51] ;
  wire [47:0]\mult_data_reg[52] ;
  wire [47:0]\mult_data_reg[53] ;
  wire [47:0]\mult_data_reg[55] ;
  wire p_0_in;
  wire reset;
  wire [7:0]\story_reg[0][7] ;
  wire [7:0]\story_reg[10][7] ;
  wire [7:0]\story_reg[11][7] ;
  wire [7:0]\story_reg[12][7] ;
  wire [7:0]\story_reg[13][7] ;
  wire [7:0]\story_reg[14][7] ;
  wire [7:0]\story_reg[15][7] ;
  wire [7:0]\story_reg[16][7] ;
  wire [7:0]\story_reg[17][7] ;
  wire [7:0]\story_reg[18][7] ;
  wire [7:0]\story_reg[19][7] ;
  wire [7:0]\story_reg[1][7] ;
  wire [7:0]\story_reg[20][7] ;
  wire [7:0]\story_reg[21][7] ;
  wire [7:0]\story_reg[22][7] ;
  wire [7:0]\story_reg[23][7] ;
  wire [7:0]\story_reg[24][7] ;
  wire [7:0]\story_reg[25][7] ;
  wire [7:0]\story_reg[26][7] ;
  wire [7:0]\story_reg[2][7] ;
  wire [7:0]\story_reg[3][7] ;
  wire [7:0]\story_reg[4][7] ;
  wire [7:0]\story_reg[5][7] ;
  wire [7:0]\story_reg[6][7] ;
  wire [7:0]\story_reg[7][7] ;
  wire [7:0]\story_reg[8][7] ;
  wire [7:0]\story_reg[9][7] ;
  wire \sum_step_1_reg_n_100_[0] ;
  wire \sum_step_1_reg_n_100_[10] ;
  wire \sum_step_1_reg_n_100_[11] ;
  wire \sum_step_1_reg_n_100_[12] ;
  wire \sum_step_1_reg_n_100_[13] ;
  wire \sum_step_1_reg_n_100_[1] ;
  wire \sum_step_1_reg_n_100_[2] ;
  wire \sum_step_1_reg_n_100_[3] ;
  wire \sum_step_1_reg_n_100_[4] ;
  wire \sum_step_1_reg_n_100_[5] ;
  wire \sum_step_1_reg_n_100_[6] ;
  wire \sum_step_1_reg_n_100_[7] ;
  wire \sum_step_1_reg_n_100_[8] ;
  wire \sum_step_1_reg_n_100_[9] ;
  wire \sum_step_1_reg_n_101_[0] ;
  wire \sum_step_1_reg_n_101_[10] ;
  wire \sum_step_1_reg_n_101_[11] ;
  wire \sum_step_1_reg_n_101_[12] ;
  wire \sum_step_1_reg_n_101_[13] ;
  wire \sum_step_1_reg_n_101_[1] ;
  wire \sum_step_1_reg_n_101_[2] ;
  wire \sum_step_1_reg_n_101_[3] ;
  wire \sum_step_1_reg_n_101_[4] ;
  wire \sum_step_1_reg_n_101_[5] ;
  wire \sum_step_1_reg_n_101_[6] ;
  wire \sum_step_1_reg_n_101_[7] ;
  wire \sum_step_1_reg_n_101_[8] ;
  wire \sum_step_1_reg_n_101_[9] ;
  wire \sum_step_1_reg_n_102_[0] ;
  wire \sum_step_1_reg_n_102_[10] ;
  wire \sum_step_1_reg_n_102_[11] ;
  wire \sum_step_1_reg_n_102_[12] ;
  wire \sum_step_1_reg_n_102_[13] ;
  wire \sum_step_1_reg_n_102_[1] ;
  wire \sum_step_1_reg_n_102_[2] ;
  wire \sum_step_1_reg_n_102_[3] ;
  wire \sum_step_1_reg_n_102_[4] ;
  wire \sum_step_1_reg_n_102_[5] ;
  wire \sum_step_1_reg_n_102_[6] ;
  wire \sum_step_1_reg_n_102_[7] ;
  wire \sum_step_1_reg_n_102_[8] ;
  wire \sum_step_1_reg_n_102_[9] ;
  wire \sum_step_1_reg_n_103_[0] ;
  wire \sum_step_1_reg_n_103_[10] ;
  wire \sum_step_1_reg_n_103_[11] ;
  wire \sum_step_1_reg_n_103_[12] ;
  wire \sum_step_1_reg_n_103_[13] ;
  wire \sum_step_1_reg_n_103_[1] ;
  wire \sum_step_1_reg_n_103_[2] ;
  wire \sum_step_1_reg_n_103_[3] ;
  wire \sum_step_1_reg_n_103_[4] ;
  wire \sum_step_1_reg_n_103_[5] ;
  wire \sum_step_1_reg_n_103_[6] ;
  wire \sum_step_1_reg_n_103_[7] ;
  wire \sum_step_1_reg_n_103_[8] ;
  wire \sum_step_1_reg_n_103_[9] ;
  wire \sum_step_1_reg_n_104_[0] ;
  wire \sum_step_1_reg_n_104_[10] ;
  wire \sum_step_1_reg_n_104_[11] ;
  wire \sum_step_1_reg_n_104_[12] ;
  wire \sum_step_1_reg_n_104_[13] ;
  wire \sum_step_1_reg_n_104_[1] ;
  wire \sum_step_1_reg_n_104_[2] ;
  wire \sum_step_1_reg_n_104_[3] ;
  wire \sum_step_1_reg_n_104_[4] ;
  wire \sum_step_1_reg_n_104_[5] ;
  wire \sum_step_1_reg_n_104_[6] ;
  wire \sum_step_1_reg_n_104_[7] ;
  wire \sum_step_1_reg_n_104_[8] ;
  wire \sum_step_1_reg_n_104_[9] ;
  wire \sum_step_1_reg_n_105_[0] ;
  wire \sum_step_1_reg_n_105_[10] ;
  wire \sum_step_1_reg_n_105_[11] ;
  wire \sum_step_1_reg_n_105_[12] ;
  wire \sum_step_1_reg_n_105_[13] ;
  wire \sum_step_1_reg_n_105_[1] ;
  wire \sum_step_1_reg_n_105_[2] ;
  wire \sum_step_1_reg_n_105_[3] ;
  wire \sum_step_1_reg_n_105_[4] ;
  wire \sum_step_1_reg_n_105_[5] ;
  wire \sum_step_1_reg_n_105_[6] ;
  wire \sum_step_1_reg_n_105_[7] ;
  wire \sum_step_1_reg_n_105_[8] ;
  wire \sum_step_1_reg_n_105_[9] ;
  wire \sum_step_1_reg_n_106_[14] ;
  wire \sum_step_1_reg_n_106_[15] ;
  wire \sum_step_1_reg_n_106_[16] ;
  wire \sum_step_1_reg_n_106_[17] ;
  wire \sum_step_1_reg_n_106_[18] ;
  wire \sum_step_1_reg_n_106_[19] ;
  wire \sum_step_1_reg_n_106_[20] ;
  wire \sum_step_1_reg_n_106_[21] ;
  wire \sum_step_1_reg_n_106_[22] ;
  wire \sum_step_1_reg_n_106_[23] ;
  wire \sum_step_1_reg_n_106_[24] ;
  wire \sum_step_1_reg_n_106_[25] ;
  wire \sum_step_1_reg_n_106_[26] ;
  wire \sum_step_1_reg_n_106_[27] ;
  wire \sum_step_1_reg_n_107_[14] ;
  wire \sum_step_1_reg_n_107_[15] ;
  wire \sum_step_1_reg_n_107_[16] ;
  wire \sum_step_1_reg_n_107_[17] ;
  wire \sum_step_1_reg_n_107_[18] ;
  wire \sum_step_1_reg_n_107_[19] ;
  wire \sum_step_1_reg_n_107_[20] ;
  wire \sum_step_1_reg_n_107_[21] ;
  wire \sum_step_1_reg_n_107_[22] ;
  wire \sum_step_1_reg_n_107_[23] ;
  wire \sum_step_1_reg_n_107_[24] ;
  wire \sum_step_1_reg_n_107_[25] ;
  wire \sum_step_1_reg_n_107_[26] ;
  wire \sum_step_1_reg_n_107_[27] ;
  wire \sum_step_1_reg_n_108_[14] ;
  wire \sum_step_1_reg_n_108_[15] ;
  wire \sum_step_1_reg_n_108_[16] ;
  wire \sum_step_1_reg_n_108_[17] ;
  wire \sum_step_1_reg_n_108_[18] ;
  wire \sum_step_1_reg_n_108_[19] ;
  wire \sum_step_1_reg_n_108_[20] ;
  wire \sum_step_1_reg_n_108_[21] ;
  wire \sum_step_1_reg_n_108_[22] ;
  wire \sum_step_1_reg_n_108_[23] ;
  wire \sum_step_1_reg_n_108_[24] ;
  wire \sum_step_1_reg_n_108_[25] ;
  wire \sum_step_1_reg_n_108_[26] ;
  wire \sum_step_1_reg_n_108_[27] ;
  wire \sum_step_1_reg_n_109_[14] ;
  wire \sum_step_1_reg_n_109_[15] ;
  wire \sum_step_1_reg_n_109_[16] ;
  wire \sum_step_1_reg_n_109_[17] ;
  wire \sum_step_1_reg_n_109_[18] ;
  wire \sum_step_1_reg_n_109_[19] ;
  wire \sum_step_1_reg_n_109_[20] ;
  wire \sum_step_1_reg_n_109_[21] ;
  wire \sum_step_1_reg_n_109_[22] ;
  wire \sum_step_1_reg_n_109_[23] ;
  wire \sum_step_1_reg_n_109_[24] ;
  wire \sum_step_1_reg_n_109_[25] ;
  wire \sum_step_1_reg_n_109_[26] ;
  wire \sum_step_1_reg_n_109_[27] ;
  wire \sum_step_1_reg_n_110_[14] ;
  wire \sum_step_1_reg_n_110_[15] ;
  wire \sum_step_1_reg_n_110_[16] ;
  wire \sum_step_1_reg_n_110_[17] ;
  wire \sum_step_1_reg_n_110_[18] ;
  wire \sum_step_1_reg_n_110_[19] ;
  wire \sum_step_1_reg_n_110_[20] ;
  wire \sum_step_1_reg_n_110_[21] ;
  wire \sum_step_1_reg_n_110_[22] ;
  wire \sum_step_1_reg_n_110_[23] ;
  wire \sum_step_1_reg_n_110_[24] ;
  wire \sum_step_1_reg_n_110_[25] ;
  wire \sum_step_1_reg_n_110_[26] ;
  wire \sum_step_1_reg_n_110_[27] ;
  wire \sum_step_1_reg_n_111_[14] ;
  wire \sum_step_1_reg_n_111_[15] ;
  wire \sum_step_1_reg_n_111_[16] ;
  wire \sum_step_1_reg_n_111_[17] ;
  wire \sum_step_1_reg_n_111_[18] ;
  wire \sum_step_1_reg_n_111_[19] ;
  wire \sum_step_1_reg_n_111_[20] ;
  wire \sum_step_1_reg_n_111_[21] ;
  wire \sum_step_1_reg_n_111_[22] ;
  wire \sum_step_1_reg_n_111_[23] ;
  wire \sum_step_1_reg_n_111_[24] ;
  wire \sum_step_1_reg_n_111_[25] ;
  wire \sum_step_1_reg_n_111_[26] ;
  wire \sum_step_1_reg_n_111_[27] ;
  wire \sum_step_1_reg_n_112_[14] ;
  wire \sum_step_1_reg_n_112_[15] ;
  wire \sum_step_1_reg_n_112_[16] ;
  wire \sum_step_1_reg_n_112_[17] ;
  wire \sum_step_1_reg_n_112_[18] ;
  wire \sum_step_1_reg_n_112_[19] ;
  wire \sum_step_1_reg_n_112_[20] ;
  wire \sum_step_1_reg_n_112_[21] ;
  wire \sum_step_1_reg_n_112_[22] ;
  wire \sum_step_1_reg_n_112_[23] ;
  wire \sum_step_1_reg_n_112_[24] ;
  wire \sum_step_1_reg_n_112_[25] ;
  wire \sum_step_1_reg_n_112_[26] ;
  wire \sum_step_1_reg_n_112_[27] ;
  wire \sum_step_1_reg_n_113_[14] ;
  wire \sum_step_1_reg_n_113_[15] ;
  wire \sum_step_1_reg_n_113_[16] ;
  wire \sum_step_1_reg_n_113_[17] ;
  wire \sum_step_1_reg_n_113_[18] ;
  wire \sum_step_1_reg_n_113_[19] ;
  wire \sum_step_1_reg_n_113_[20] ;
  wire \sum_step_1_reg_n_113_[21] ;
  wire \sum_step_1_reg_n_113_[22] ;
  wire \sum_step_1_reg_n_113_[23] ;
  wire \sum_step_1_reg_n_113_[24] ;
  wire \sum_step_1_reg_n_113_[25] ;
  wire \sum_step_1_reg_n_113_[26] ;
  wire \sum_step_1_reg_n_113_[27] ;
  wire \sum_step_1_reg_n_114_[14] ;
  wire \sum_step_1_reg_n_114_[15] ;
  wire \sum_step_1_reg_n_114_[16] ;
  wire \sum_step_1_reg_n_114_[17] ;
  wire \sum_step_1_reg_n_114_[18] ;
  wire \sum_step_1_reg_n_114_[19] ;
  wire \sum_step_1_reg_n_114_[20] ;
  wire \sum_step_1_reg_n_114_[21] ;
  wire \sum_step_1_reg_n_114_[22] ;
  wire \sum_step_1_reg_n_114_[23] ;
  wire \sum_step_1_reg_n_114_[24] ;
  wire \sum_step_1_reg_n_114_[25] ;
  wire \sum_step_1_reg_n_114_[26] ;
  wire \sum_step_1_reg_n_114_[27] ;
  wire \sum_step_1_reg_n_115_[14] ;
  wire \sum_step_1_reg_n_115_[15] ;
  wire \sum_step_1_reg_n_115_[16] ;
  wire \sum_step_1_reg_n_115_[17] ;
  wire \sum_step_1_reg_n_115_[18] ;
  wire \sum_step_1_reg_n_115_[19] ;
  wire \sum_step_1_reg_n_115_[20] ;
  wire \sum_step_1_reg_n_115_[21] ;
  wire \sum_step_1_reg_n_115_[22] ;
  wire \sum_step_1_reg_n_115_[23] ;
  wire \sum_step_1_reg_n_115_[24] ;
  wire \sum_step_1_reg_n_115_[25] ;
  wire \sum_step_1_reg_n_115_[26] ;
  wire \sum_step_1_reg_n_115_[27] ;
  wire \sum_step_1_reg_n_116_[14] ;
  wire \sum_step_1_reg_n_116_[15] ;
  wire \sum_step_1_reg_n_116_[16] ;
  wire \sum_step_1_reg_n_116_[17] ;
  wire \sum_step_1_reg_n_116_[18] ;
  wire \sum_step_1_reg_n_116_[19] ;
  wire \sum_step_1_reg_n_116_[20] ;
  wire \sum_step_1_reg_n_116_[21] ;
  wire \sum_step_1_reg_n_116_[22] ;
  wire \sum_step_1_reg_n_116_[23] ;
  wire \sum_step_1_reg_n_116_[24] ;
  wire \sum_step_1_reg_n_116_[25] ;
  wire \sum_step_1_reg_n_116_[26] ;
  wire \sum_step_1_reg_n_116_[27] ;
  wire \sum_step_1_reg_n_117_[14] ;
  wire \sum_step_1_reg_n_117_[15] ;
  wire \sum_step_1_reg_n_117_[16] ;
  wire \sum_step_1_reg_n_117_[17] ;
  wire \sum_step_1_reg_n_117_[18] ;
  wire \sum_step_1_reg_n_117_[19] ;
  wire \sum_step_1_reg_n_117_[20] ;
  wire \sum_step_1_reg_n_117_[21] ;
  wire \sum_step_1_reg_n_117_[22] ;
  wire \sum_step_1_reg_n_117_[23] ;
  wire \sum_step_1_reg_n_117_[24] ;
  wire \sum_step_1_reg_n_117_[25] ;
  wire \sum_step_1_reg_n_117_[26] ;
  wire \sum_step_1_reg_n_117_[27] ;
  wire \sum_step_1_reg_n_118_[14] ;
  wire \sum_step_1_reg_n_118_[15] ;
  wire \sum_step_1_reg_n_118_[16] ;
  wire \sum_step_1_reg_n_118_[17] ;
  wire \sum_step_1_reg_n_118_[18] ;
  wire \sum_step_1_reg_n_118_[19] ;
  wire \sum_step_1_reg_n_118_[20] ;
  wire \sum_step_1_reg_n_118_[21] ;
  wire \sum_step_1_reg_n_118_[22] ;
  wire \sum_step_1_reg_n_118_[23] ;
  wire \sum_step_1_reg_n_118_[24] ;
  wire \sum_step_1_reg_n_118_[25] ;
  wire \sum_step_1_reg_n_118_[26] ;
  wire \sum_step_1_reg_n_118_[27] ;
  wire \sum_step_1_reg_n_119_[14] ;
  wire \sum_step_1_reg_n_119_[15] ;
  wire \sum_step_1_reg_n_119_[16] ;
  wire \sum_step_1_reg_n_119_[17] ;
  wire \sum_step_1_reg_n_119_[18] ;
  wire \sum_step_1_reg_n_119_[19] ;
  wire \sum_step_1_reg_n_119_[20] ;
  wire \sum_step_1_reg_n_119_[21] ;
  wire \sum_step_1_reg_n_119_[22] ;
  wire \sum_step_1_reg_n_119_[23] ;
  wire \sum_step_1_reg_n_119_[24] ;
  wire \sum_step_1_reg_n_119_[25] ;
  wire \sum_step_1_reg_n_119_[26] ;
  wire \sum_step_1_reg_n_119_[27] ;
  wire \sum_step_1_reg_n_120_[14] ;
  wire \sum_step_1_reg_n_120_[15] ;
  wire \sum_step_1_reg_n_120_[16] ;
  wire \sum_step_1_reg_n_120_[17] ;
  wire \sum_step_1_reg_n_120_[18] ;
  wire \sum_step_1_reg_n_120_[19] ;
  wire \sum_step_1_reg_n_120_[20] ;
  wire \sum_step_1_reg_n_120_[21] ;
  wire \sum_step_1_reg_n_120_[22] ;
  wire \sum_step_1_reg_n_120_[23] ;
  wire \sum_step_1_reg_n_120_[24] ;
  wire \sum_step_1_reg_n_120_[25] ;
  wire \sum_step_1_reg_n_120_[26] ;
  wire \sum_step_1_reg_n_120_[27] ;
  wire \sum_step_1_reg_n_121_[14] ;
  wire \sum_step_1_reg_n_121_[15] ;
  wire \sum_step_1_reg_n_121_[16] ;
  wire \sum_step_1_reg_n_121_[17] ;
  wire \sum_step_1_reg_n_121_[18] ;
  wire \sum_step_1_reg_n_121_[19] ;
  wire \sum_step_1_reg_n_121_[20] ;
  wire \sum_step_1_reg_n_121_[21] ;
  wire \sum_step_1_reg_n_121_[22] ;
  wire \sum_step_1_reg_n_121_[23] ;
  wire \sum_step_1_reg_n_121_[24] ;
  wire \sum_step_1_reg_n_121_[25] ;
  wire \sum_step_1_reg_n_121_[26] ;
  wire \sum_step_1_reg_n_121_[27] ;
  wire \sum_step_1_reg_n_122_[14] ;
  wire \sum_step_1_reg_n_122_[15] ;
  wire \sum_step_1_reg_n_122_[16] ;
  wire \sum_step_1_reg_n_122_[17] ;
  wire \sum_step_1_reg_n_122_[18] ;
  wire \sum_step_1_reg_n_122_[19] ;
  wire \sum_step_1_reg_n_122_[20] ;
  wire \sum_step_1_reg_n_122_[21] ;
  wire \sum_step_1_reg_n_122_[22] ;
  wire \sum_step_1_reg_n_122_[23] ;
  wire \sum_step_1_reg_n_122_[24] ;
  wire \sum_step_1_reg_n_122_[25] ;
  wire \sum_step_1_reg_n_122_[26] ;
  wire \sum_step_1_reg_n_122_[27] ;
  wire \sum_step_1_reg_n_123_[14] ;
  wire \sum_step_1_reg_n_123_[15] ;
  wire \sum_step_1_reg_n_123_[16] ;
  wire \sum_step_1_reg_n_123_[17] ;
  wire \sum_step_1_reg_n_123_[18] ;
  wire \sum_step_1_reg_n_123_[19] ;
  wire \sum_step_1_reg_n_123_[20] ;
  wire \sum_step_1_reg_n_123_[21] ;
  wire \sum_step_1_reg_n_123_[22] ;
  wire \sum_step_1_reg_n_123_[23] ;
  wire \sum_step_1_reg_n_123_[24] ;
  wire \sum_step_1_reg_n_123_[25] ;
  wire \sum_step_1_reg_n_123_[26] ;
  wire \sum_step_1_reg_n_123_[27] ;
  wire \sum_step_1_reg_n_124_[14] ;
  wire \sum_step_1_reg_n_124_[15] ;
  wire \sum_step_1_reg_n_124_[16] ;
  wire \sum_step_1_reg_n_124_[17] ;
  wire \sum_step_1_reg_n_124_[18] ;
  wire \sum_step_1_reg_n_124_[19] ;
  wire \sum_step_1_reg_n_124_[20] ;
  wire \sum_step_1_reg_n_124_[21] ;
  wire \sum_step_1_reg_n_124_[22] ;
  wire \sum_step_1_reg_n_124_[23] ;
  wire \sum_step_1_reg_n_124_[24] ;
  wire \sum_step_1_reg_n_124_[25] ;
  wire \sum_step_1_reg_n_124_[26] ;
  wire \sum_step_1_reg_n_124_[27] ;
  wire \sum_step_1_reg_n_125_[14] ;
  wire \sum_step_1_reg_n_125_[15] ;
  wire \sum_step_1_reg_n_125_[16] ;
  wire \sum_step_1_reg_n_125_[17] ;
  wire \sum_step_1_reg_n_125_[18] ;
  wire \sum_step_1_reg_n_125_[19] ;
  wire \sum_step_1_reg_n_125_[20] ;
  wire \sum_step_1_reg_n_125_[21] ;
  wire \sum_step_1_reg_n_125_[22] ;
  wire \sum_step_1_reg_n_125_[23] ;
  wire \sum_step_1_reg_n_125_[24] ;
  wire \sum_step_1_reg_n_125_[25] ;
  wire \sum_step_1_reg_n_125_[26] ;
  wire \sum_step_1_reg_n_125_[27] ;
  wire \sum_step_1_reg_n_126_[14] ;
  wire \sum_step_1_reg_n_126_[15] ;
  wire \sum_step_1_reg_n_126_[16] ;
  wire \sum_step_1_reg_n_126_[17] ;
  wire \sum_step_1_reg_n_126_[18] ;
  wire \sum_step_1_reg_n_126_[19] ;
  wire \sum_step_1_reg_n_126_[20] ;
  wire \sum_step_1_reg_n_126_[21] ;
  wire \sum_step_1_reg_n_126_[22] ;
  wire \sum_step_1_reg_n_126_[23] ;
  wire \sum_step_1_reg_n_126_[24] ;
  wire \sum_step_1_reg_n_126_[25] ;
  wire \sum_step_1_reg_n_126_[26] ;
  wire \sum_step_1_reg_n_126_[27] ;
  wire \sum_step_1_reg_n_127_[14] ;
  wire \sum_step_1_reg_n_127_[15] ;
  wire \sum_step_1_reg_n_127_[16] ;
  wire \sum_step_1_reg_n_127_[17] ;
  wire \sum_step_1_reg_n_127_[18] ;
  wire \sum_step_1_reg_n_127_[19] ;
  wire \sum_step_1_reg_n_127_[20] ;
  wire \sum_step_1_reg_n_127_[21] ;
  wire \sum_step_1_reg_n_127_[22] ;
  wire \sum_step_1_reg_n_127_[23] ;
  wire \sum_step_1_reg_n_127_[24] ;
  wire \sum_step_1_reg_n_127_[25] ;
  wire \sum_step_1_reg_n_127_[26] ;
  wire \sum_step_1_reg_n_127_[27] ;
  wire \sum_step_1_reg_n_128_[14] ;
  wire \sum_step_1_reg_n_128_[15] ;
  wire \sum_step_1_reg_n_128_[16] ;
  wire \sum_step_1_reg_n_128_[17] ;
  wire \sum_step_1_reg_n_128_[18] ;
  wire \sum_step_1_reg_n_128_[19] ;
  wire \sum_step_1_reg_n_128_[20] ;
  wire \sum_step_1_reg_n_128_[21] ;
  wire \sum_step_1_reg_n_128_[22] ;
  wire \sum_step_1_reg_n_128_[23] ;
  wire \sum_step_1_reg_n_128_[24] ;
  wire \sum_step_1_reg_n_128_[25] ;
  wire \sum_step_1_reg_n_128_[26] ;
  wire \sum_step_1_reg_n_128_[27] ;
  wire \sum_step_1_reg_n_129_[14] ;
  wire \sum_step_1_reg_n_129_[15] ;
  wire \sum_step_1_reg_n_129_[16] ;
  wire \sum_step_1_reg_n_129_[17] ;
  wire \sum_step_1_reg_n_129_[18] ;
  wire \sum_step_1_reg_n_129_[19] ;
  wire \sum_step_1_reg_n_129_[20] ;
  wire \sum_step_1_reg_n_129_[21] ;
  wire \sum_step_1_reg_n_129_[22] ;
  wire \sum_step_1_reg_n_129_[23] ;
  wire \sum_step_1_reg_n_129_[24] ;
  wire \sum_step_1_reg_n_129_[25] ;
  wire \sum_step_1_reg_n_129_[26] ;
  wire \sum_step_1_reg_n_129_[27] ;
  wire \sum_step_1_reg_n_130_[14] ;
  wire \sum_step_1_reg_n_130_[15] ;
  wire \sum_step_1_reg_n_130_[16] ;
  wire \sum_step_1_reg_n_130_[17] ;
  wire \sum_step_1_reg_n_130_[18] ;
  wire \sum_step_1_reg_n_130_[19] ;
  wire \sum_step_1_reg_n_130_[20] ;
  wire \sum_step_1_reg_n_130_[21] ;
  wire \sum_step_1_reg_n_130_[22] ;
  wire \sum_step_1_reg_n_130_[23] ;
  wire \sum_step_1_reg_n_130_[24] ;
  wire \sum_step_1_reg_n_130_[25] ;
  wire \sum_step_1_reg_n_130_[26] ;
  wire \sum_step_1_reg_n_130_[27] ;
  wire \sum_step_1_reg_n_131_[14] ;
  wire \sum_step_1_reg_n_131_[15] ;
  wire \sum_step_1_reg_n_131_[16] ;
  wire \sum_step_1_reg_n_131_[17] ;
  wire \sum_step_1_reg_n_131_[18] ;
  wire \sum_step_1_reg_n_131_[19] ;
  wire \sum_step_1_reg_n_131_[20] ;
  wire \sum_step_1_reg_n_131_[21] ;
  wire \sum_step_1_reg_n_131_[22] ;
  wire \sum_step_1_reg_n_131_[23] ;
  wire \sum_step_1_reg_n_131_[24] ;
  wire \sum_step_1_reg_n_131_[25] ;
  wire \sum_step_1_reg_n_131_[26] ;
  wire \sum_step_1_reg_n_131_[27] ;
  wire \sum_step_1_reg_n_132_[14] ;
  wire \sum_step_1_reg_n_132_[15] ;
  wire \sum_step_1_reg_n_132_[16] ;
  wire \sum_step_1_reg_n_132_[17] ;
  wire \sum_step_1_reg_n_132_[18] ;
  wire \sum_step_1_reg_n_132_[19] ;
  wire \sum_step_1_reg_n_132_[20] ;
  wire \sum_step_1_reg_n_132_[21] ;
  wire \sum_step_1_reg_n_132_[22] ;
  wire \sum_step_1_reg_n_132_[23] ;
  wire \sum_step_1_reg_n_132_[24] ;
  wire \sum_step_1_reg_n_132_[25] ;
  wire \sum_step_1_reg_n_132_[26] ;
  wire \sum_step_1_reg_n_132_[27] ;
  wire \sum_step_1_reg_n_133_[14] ;
  wire \sum_step_1_reg_n_133_[15] ;
  wire \sum_step_1_reg_n_133_[16] ;
  wire \sum_step_1_reg_n_133_[17] ;
  wire \sum_step_1_reg_n_133_[18] ;
  wire \sum_step_1_reg_n_133_[19] ;
  wire \sum_step_1_reg_n_133_[20] ;
  wire \sum_step_1_reg_n_133_[21] ;
  wire \sum_step_1_reg_n_133_[22] ;
  wire \sum_step_1_reg_n_133_[23] ;
  wire \sum_step_1_reg_n_133_[24] ;
  wire \sum_step_1_reg_n_133_[25] ;
  wire \sum_step_1_reg_n_133_[26] ;
  wire \sum_step_1_reg_n_133_[27] ;
  wire \sum_step_1_reg_n_134_[14] ;
  wire \sum_step_1_reg_n_134_[15] ;
  wire \sum_step_1_reg_n_134_[16] ;
  wire \sum_step_1_reg_n_134_[17] ;
  wire \sum_step_1_reg_n_134_[18] ;
  wire \sum_step_1_reg_n_134_[19] ;
  wire \sum_step_1_reg_n_134_[20] ;
  wire \sum_step_1_reg_n_134_[21] ;
  wire \sum_step_1_reg_n_134_[22] ;
  wire \sum_step_1_reg_n_134_[23] ;
  wire \sum_step_1_reg_n_134_[24] ;
  wire \sum_step_1_reg_n_134_[25] ;
  wire \sum_step_1_reg_n_134_[26] ;
  wire \sum_step_1_reg_n_134_[27] ;
  wire \sum_step_1_reg_n_135_[14] ;
  wire \sum_step_1_reg_n_135_[15] ;
  wire \sum_step_1_reg_n_135_[16] ;
  wire \sum_step_1_reg_n_135_[17] ;
  wire \sum_step_1_reg_n_135_[18] ;
  wire \sum_step_1_reg_n_135_[19] ;
  wire \sum_step_1_reg_n_135_[20] ;
  wire \sum_step_1_reg_n_135_[21] ;
  wire \sum_step_1_reg_n_135_[22] ;
  wire \sum_step_1_reg_n_135_[23] ;
  wire \sum_step_1_reg_n_135_[24] ;
  wire \sum_step_1_reg_n_135_[25] ;
  wire \sum_step_1_reg_n_135_[26] ;
  wire \sum_step_1_reg_n_135_[27] ;
  wire \sum_step_1_reg_n_136_[14] ;
  wire \sum_step_1_reg_n_136_[15] ;
  wire \sum_step_1_reg_n_136_[16] ;
  wire \sum_step_1_reg_n_136_[17] ;
  wire \sum_step_1_reg_n_136_[18] ;
  wire \sum_step_1_reg_n_136_[19] ;
  wire \sum_step_1_reg_n_136_[20] ;
  wire \sum_step_1_reg_n_136_[21] ;
  wire \sum_step_1_reg_n_136_[22] ;
  wire \sum_step_1_reg_n_136_[23] ;
  wire \sum_step_1_reg_n_136_[24] ;
  wire \sum_step_1_reg_n_136_[25] ;
  wire \sum_step_1_reg_n_136_[26] ;
  wire \sum_step_1_reg_n_136_[27] ;
  wire \sum_step_1_reg_n_137_[14] ;
  wire \sum_step_1_reg_n_137_[15] ;
  wire \sum_step_1_reg_n_137_[16] ;
  wire \sum_step_1_reg_n_137_[17] ;
  wire \sum_step_1_reg_n_137_[18] ;
  wire \sum_step_1_reg_n_137_[19] ;
  wire \sum_step_1_reg_n_137_[20] ;
  wire \sum_step_1_reg_n_137_[21] ;
  wire \sum_step_1_reg_n_137_[22] ;
  wire \sum_step_1_reg_n_137_[23] ;
  wire \sum_step_1_reg_n_137_[24] ;
  wire \sum_step_1_reg_n_137_[25] ;
  wire \sum_step_1_reg_n_137_[26] ;
  wire \sum_step_1_reg_n_137_[27] ;
  wire \sum_step_1_reg_n_138_[14] ;
  wire \sum_step_1_reg_n_138_[15] ;
  wire \sum_step_1_reg_n_138_[16] ;
  wire \sum_step_1_reg_n_138_[17] ;
  wire \sum_step_1_reg_n_138_[18] ;
  wire \sum_step_1_reg_n_138_[19] ;
  wire \sum_step_1_reg_n_138_[20] ;
  wire \sum_step_1_reg_n_138_[21] ;
  wire \sum_step_1_reg_n_138_[22] ;
  wire \sum_step_1_reg_n_138_[23] ;
  wire \sum_step_1_reg_n_138_[24] ;
  wire \sum_step_1_reg_n_138_[25] ;
  wire \sum_step_1_reg_n_138_[26] ;
  wire \sum_step_1_reg_n_138_[27] ;
  wire \sum_step_1_reg_n_139_[14] ;
  wire \sum_step_1_reg_n_139_[15] ;
  wire \sum_step_1_reg_n_139_[16] ;
  wire \sum_step_1_reg_n_139_[17] ;
  wire \sum_step_1_reg_n_139_[18] ;
  wire \sum_step_1_reg_n_139_[19] ;
  wire \sum_step_1_reg_n_139_[20] ;
  wire \sum_step_1_reg_n_139_[21] ;
  wire \sum_step_1_reg_n_139_[22] ;
  wire \sum_step_1_reg_n_139_[23] ;
  wire \sum_step_1_reg_n_139_[24] ;
  wire \sum_step_1_reg_n_139_[25] ;
  wire \sum_step_1_reg_n_139_[26] ;
  wire \sum_step_1_reg_n_139_[27] ;
  wire \sum_step_1_reg_n_140_[14] ;
  wire \sum_step_1_reg_n_140_[15] ;
  wire \sum_step_1_reg_n_140_[16] ;
  wire \sum_step_1_reg_n_140_[17] ;
  wire \sum_step_1_reg_n_140_[18] ;
  wire \sum_step_1_reg_n_140_[19] ;
  wire \sum_step_1_reg_n_140_[20] ;
  wire \sum_step_1_reg_n_140_[21] ;
  wire \sum_step_1_reg_n_140_[22] ;
  wire \sum_step_1_reg_n_140_[23] ;
  wire \sum_step_1_reg_n_140_[24] ;
  wire \sum_step_1_reg_n_140_[25] ;
  wire \sum_step_1_reg_n_140_[26] ;
  wire \sum_step_1_reg_n_140_[27] ;
  wire \sum_step_1_reg_n_141_[14] ;
  wire \sum_step_1_reg_n_141_[15] ;
  wire \sum_step_1_reg_n_141_[16] ;
  wire \sum_step_1_reg_n_141_[17] ;
  wire \sum_step_1_reg_n_141_[18] ;
  wire \sum_step_1_reg_n_141_[19] ;
  wire \sum_step_1_reg_n_141_[20] ;
  wire \sum_step_1_reg_n_141_[21] ;
  wire \sum_step_1_reg_n_141_[22] ;
  wire \sum_step_1_reg_n_141_[23] ;
  wire \sum_step_1_reg_n_141_[24] ;
  wire \sum_step_1_reg_n_141_[25] ;
  wire \sum_step_1_reg_n_141_[26] ;
  wire \sum_step_1_reg_n_141_[27] ;
  wire \sum_step_1_reg_n_142_[14] ;
  wire \sum_step_1_reg_n_142_[15] ;
  wire \sum_step_1_reg_n_142_[16] ;
  wire \sum_step_1_reg_n_142_[17] ;
  wire \sum_step_1_reg_n_142_[18] ;
  wire \sum_step_1_reg_n_142_[19] ;
  wire \sum_step_1_reg_n_142_[20] ;
  wire \sum_step_1_reg_n_142_[21] ;
  wire \sum_step_1_reg_n_142_[22] ;
  wire \sum_step_1_reg_n_142_[23] ;
  wire \sum_step_1_reg_n_142_[24] ;
  wire \sum_step_1_reg_n_142_[25] ;
  wire \sum_step_1_reg_n_142_[26] ;
  wire \sum_step_1_reg_n_142_[27] ;
  wire \sum_step_1_reg_n_143_[14] ;
  wire \sum_step_1_reg_n_143_[15] ;
  wire \sum_step_1_reg_n_143_[16] ;
  wire \sum_step_1_reg_n_143_[17] ;
  wire \sum_step_1_reg_n_143_[18] ;
  wire \sum_step_1_reg_n_143_[19] ;
  wire \sum_step_1_reg_n_143_[20] ;
  wire \sum_step_1_reg_n_143_[21] ;
  wire \sum_step_1_reg_n_143_[22] ;
  wire \sum_step_1_reg_n_143_[23] ;
  wire \sum_step_1_reg_n_143_[24] ;
  wire \sum_step_1_reg_n_143_[25] ;
  wire \sum_step_1_reg_n_143_[26] ;
  wire \sum_step_1_reg_n_143_[27] ;
  wire \sum_step_1_reg_n_144_[14] ;
  wire \sum_step_1_reg_n_144_[15] ;
  wire \sum_step_1_reg_n_144_[16] ;
  wire \sum_step_1_reg_n_144_[17] ;
  wire \sum_step_1_reg_n_144_[18] ;
  wire \sum_step_1_reg_n_144_[19] ;
  wire \sum_step_1_reg_n_144_[20] ;
  wire \sum_step_1_reg_n_144_[21] ;
  wire \sum_step_1_reg_n_144_[22] ;
  wire \sum_step_1_reg_n_144_[23] ;
  wire \sum_step_1_reg_n_144_[24] ;
  wire \sum_step_1_reg_n_144_[25] ;
  wire \sum_step_1_reg_n_144_[26] ;
  wire \sum_step_1_reg_n_144_[27] ;
  wire \sum_step_1_reg_n_145_[14] ;
  wire \sum_step_1_reg_n_145_[15] ;
  wire \sum_step_1_reg_n_145_[16] ;
  wire \sum_step_1_reg_n_145_[17] ;
  wire \sum_step_1_reg_n_145_[18] ;
  wire \sum_step_1_reg_n_145_[19] ;
  wire \sum_step_1_reg_n_145_[20] ;
  wire \sum_step_1_reg_n_145_[21] ;
  wire \sum_step_1_reg_n_145_[22] ;
  wire \sum_step_1_reg_n_145_[23] ;
  wire \sum_step_1_reg_n_145_[24] ;
  wire \sum_step_1_reg_n_145_[25] ;
  wire \sum_step_1_reg_n_145_[26] ;
  wire \sum_step_1_reg_n_145_[27] ;
  wire \sum_step_1_reg_n_146_[14] ;
  wire \sum_step_1_reg_n_146_[15] ;
  wire \sum_step_1_reg_n_146_[16] ;
  wire \sum_step_1_reg_n_146_[17] ;
  wire \sum_step_1_reg_n_146_[18] ;
  wire \sum_step_1_reg_n_146_[19] ;
  wire \sum_step_1_reg_n_146_[20] ;
  wire \sum_step_1_reg_n_146_[21] ;
  wire \sum_step_1_reg_n_146_[22] ;
  wire \sum_step_1_reg_n_146_[23] ;
  wire \sum_step_1_reg_n_146_[24] ;
  wire \sum_step_1_reg_n_146_[25] ;
  wire \sum_step_1_reg_n_146_[26] ;
  wire \sum_step_1_reg_n_146_[27] ;
  wire \sum_step_1_reg_n_147_[14] ;
  wire \sum_step_1_reg_n_147_[15] ;
  wire \sum_step_1_reg_n_147_[16] ;
  wire \sum_step_1_reg_n_147_[17] ;
  wire \sum_step_1_reg_n_147_[18] ;
  wire \sum_step_1_reg_n_147_[19] ;
  wire \sum_step_1_reg_n_147_[20] ;
  wire \sum_step_1_reg_n_147_[21] ;
  wire \sum_step_1_reg_n_147_[22] ;
  wire \sum_step_1_reg_n_147_[23] ;
  wire \sum_step_1_reg_n_147_[24] ;
  wire \sum_step_1_reg_n_147_[25] ;
  wire \sum_step_1_reg_n_147_[26] ;
  wire \sum_step_1_reg_n_147_[27] ;
  wire \sum_step_1_reg_n_148_[14] ;
  wire \sum_step_1_reg_n_148_[15] ;
  wire \sum_step_1_reg_n_148_[16] ;
  wire \sum_step_1_reg_n_148_[17] ;
  wire \sum_step_1_reg_n_148_[18] ;
  wire \sum_step_1_reg_n_148_[19] ;
  wire \sum_step_1_reg_n_148_[20] ;
  wire \sum_step_1_reg_n_148_[21] ;
  wire \sum_step_1_reg_n_148_[22] ;
  wire \sum_step_1_reg_n_148_[23] ;
  wire \sum_step_1_reg_n_148_[24] ;
  wire \sum_step_1_reg_n_148_[25] ;
  wire \sum_step_1_reg_n_148_[26] ;
  wire \sum_step_1_reg_n_148_[27] ;
  wire \sum_step_1_reg_n_149_[14] ;
  wire \sum_step_1_reg_n_149_[15] ;
  wire \sum_step_1_reg_n_149_[16] ;
  wire \sum_step_1_reg_n_149_[17] ;
  wire \sum_step_1_reg_n_149_[18] ;
  wire \sum_step_1_reg_n_149_[19] ;
  wire \sum_step_1_reg_n_149_[20] ;
  wire \sum_step_1_reg_n_149_[21] ;
  wire \sum_step_1_reg_n_149_[22] ;
  wire \sum_step_1_reg_n_149_[23] ;
  wire \sum_step_1_reg_n_149_[24] ;
  wire \sum_step_1_reg_n_149_[25] ;
  wire \sum_step_1_reg_n_149_[26] ;
  wire \sum_step_1_reg_n_149_[27] ;
  wire \sum_step_1_reg_n_150_[14] ;
  wire \sum_step_1_reg_n_150_[15] ;
  wire \sum_step_1_reg_n_150_[16] ;
  wire \sum_step_1_reg_n_150_[17] ;
  wire \sum_step_1_reg_n_150_[18] ;
  wire \sum_step_1_reg_n_150_[19] ;
  wire \sum_step_1_reg_n_150_[20] ;
  wire \sum_step_1_reg_n_150_[21] ;
  wire \sum_step_1_reg_n_150_[22] ;
  wire \sum_step_1_reg_n_150_[23] ;
  wire \sum_step_1_reg_n_150_[24] ;
  wire \sum_step_1_reg_n_150_[25] ;
  wire \sum_step_1_reg_n_150_[26] ;
  wire \sum_step_1_reg_n_150_[27] ;
  wire \sum_step_1_reg_n_151_[14] ;
  wire \sum_step_1_reg_n_151_[15] ;
  wire \sum_step_1_reg_n_151_[16] ;
  wire \sum_step_1_reg_n_151_[17] ;
  wire \sum_step_1_reg_n_151_[18] ;
  wire \sum_step_1_reg_n_151_[19] ;
  wire \sum_step_1_reg_n_151_[20] ;
  wire \sum_step_1_reg_n_151_[21] ;
  wire \sum_step_1_reg_n_151_[22] ;
  wire \sum_step_1_reg_n_151_[23] ;
  wire \sum_step_1_reg_n_151_[24] ;
  wire \sum_step_1_reg_n_151_[25] ;
  wire \sum_step_1_reg_n_151_[26] ;
  wire \sum_step_1_reg_n_151_[27] ;
  wire \sum_step_1_reg_n_152_[14] ;
  wire \sum_step_1_reg_n_152_[15] ;
  wire \sum_step_1_reg_n_152_[16] ;
  wire \sum_step_1_reg_n_152_[17] ;
  wire \sum_step_1_reg_n_152_[18] ;
  wire \sum_step_1_reg_n_152_[19] ;
  wire \sum_step_1_reg_n_152_[20] ;
  wire \sum_step_1_reg_n_152_[21] ;
  wire \sum_step_1_reg_n_152_[22] ;
  wire \sum_step_1_reg_n_152_[23] ;
  wire \sum_step_1_reg_n_152_[24] ;
  wire \sum_step_1_reg_n_152_[25] ;
  wire \sum_step_1_reg_n_152_[26] ;
  wire \sum_step_1_reg_n_152_[27] ;
  wire \sum_step_1_reg_n_153_[14] ;
  wire \sum_step_1_reg_n_153_[15] ;
  wire \sum_step_1_reg_n_153_[16] ;
  wire \sum_step_1_reg_n_153_[17] ;
  wire \sum_step_1_reg_n_153_[18] ;
  wire \sum_step_1_reg_n_153_[19] ;
  wire \sum_step_1_reg_n_153_[20] ;
  wire \sum_step_1_reg_n_153_[21] ;
  wire \sum_step_1_reg_n_153_[22] ;
  wire \sum_step_1_reg_n_153_[23] ;
  wire \sum_step_1_reg_n_153_[24] ;
  wire \sum_step_1_reg_n_153_[25] ;
  wire \sum_step_1_reg_n_153_[26] ;
  wire \sum_step_1_reg_n_153_[27] ;
  wire \sum_step_1_reg_n_74_[0] ;
  wire \sum_step_1_reg_n_74_[10] ;
  wire \sum_step_1_reg_n_74_[11] ;
  wire \sum_step_1_reg_n_74_[12] ;
  wire \sum_step_1_reg_n_74_[13] ;
  wire \sum_step_1_reg_n_74_[1] ;
  wire \sum_step_1_reg_n_74_[2] ;
  wire \sum_step_1_reg_n_74_[3] ;
  wire \sum_step_1_reg_n_74_[4] ;
  wire \sum_step_1_reg_n_74_[5] ;
  wire \sum_step_1_reg_n_74_[6] ;
  wire \sum_step_1_reg_n_74_[7] ;
  wire \sum_step_1_reg_n_74_[8] ;
  wire \sum_step_1_reg_n_74_[9] ;
  wire \sum_step_1_reg_n_75_[0] ;
  wire \sum_step_1_reg_n_75_[10] ;
  wire \sum_step_1_reg_n_75_[11] ;
  wire \sum_step_1_reg_n_75_[12] ;
  wire \sum_step_1_reg_n_75_[13] ;
  wire \sum_step_1_reg_n_75_[1] ;
  wire \sum_step_1_reg_n_75_[2] ;
  wire \sum_step_1_reg_n_75_[3] ;
  wire \sum_step_1_reg_n_75_[4] ;
  wire \sum_step_1_reg_n_75_[5] ;
  wire \sum_step_1_reg_n_75_[6] ;
  wire \sum_step_1_reg_n_75_[7] ;
  wire \sum_step_1_reg_n_75_[8] ;
  wire \sum_step_1_reg_n_75_[9] ;
  wire \sum_step_1_reg_n_76_[0] ;
  wire \sum_step_1_reg_n_76_[10] ;
  wire \sum_step_1_reg_n_76_[11] ;
  wire \sum_step_1_reg_n_76_[12] ;
  wire \sum_step_1_reg_n_76_[13] ;
  wire \sum_step_1_reg_n_76_[1] ;
  wire \sum_step_1_reg_n_76_[2] ;
  wire \sum_step_1_reg_n_76_[3] ;
  wire \sum_step_1_reg_n_76_[4] ;
  wire \sum_step_1_reg_n_76_[5] ;
  wire \sum_step_1_reg_n_76_[6] ;
  wire \sum_step_1_reg_n_76_[7] ;
  wire \sum_step_1_reg_n_76_[8] ;
  wire \sum_step_1_reg_n_76_[9] ;
  wire \sum_step_1_reg_n_77_[0] ;
  wire \sum_step_1_reg_n_77_[10] ;
  wire \sum_step_1_reg_n_77_[11] ;
  wire \sum_step_1_reg_n_77_[12] ;
  wire \sum_step_1_reg_n_77_[13] ;
  wire \sum_step_1_reg_n_77_[1] ;
  wire \sum_step_1_reg_n_77_[2] ;
  wire \sum_step_1_reg_n_77_[3] ;
  wire \sum_step_1_reg_n_77_[4] ;
  wire \sum_step_1_reg_n_77_[5] ;
  wire \sum_step_1_reg_n_77_[6] ;
  wire \sum_step_1_reg_n_77_[7] ;
  wire \sum_step_1_reg_n_77_[8] ;
  wire \sum_step_1_reg_n_77_[9] ;
  wire \sum_step_1_reg_n_78_[0] ;
  wire \sum_step_1_reg_n_78_[10] ;
  wire \sum_step_1_reg_n_78_[11] ;
  wire \sum_step_1_reg_n_78_[12] ;
  wire \sum_step_1_reg_n_78_[13] ;
  wire \sum_step_1_reg_n_78_[1] ;
  wire \sum_step_1_reg_n_78_[2] ;
  wire \sum_step_1_reg_n_78_[3] ;
  wire \sum_step_1_reg_n_78_[4] ;
  wire \sum_step_1_reg_n_78_[5] ;
  wire \sum_step_1_reg_n_78_[6] ;
  wire \sum_step_1_reg_n_78_[7] ;
  wire \sum_step_1_reg_n_78_[8] ;
  wire \sum_step_1_reg_n_78_[9] ;
  wire \sum_step_1_reg_n_79_[0] ;
  wire \sum_step_1_reg_n_79_[10] ;
  wire \sum_step_1_reg_n_79_[11] ;
  wire \sum_step_1_reg_n_79_[12] ;
  wire \sum_step_1_reg_n_79_[13] ;
  wire \sum_step_1_reg_n_79_[1] ;
  wire \sum_step_1_reg_n_79_[2] ;
  wire \sum_step_1_reg_n_79_[3] ;
  wire \sum_step_1_reg_n_79_[4] ;
  wire \sum_step_1_reg_n_79_[5] ;
  wire \sum_step_1_reg_n_79_[6] ;
  wire \sum_step_1_reg_n_79_[7] ;
  wire \sum_step_1_reg_n_79_[8] ;
  wire \sum_step_1_reg_n_79_[9] ;
  wire \sum_step_1_reg_n_80_[0] ;
  wire \sum_step_1_reg_n_80_[10] ;
  wire \sum_step_1_reg_n_80_[11] ;
  wire \sum_step_1_reg_n_80_[12] ;
  wire \sum_step_1_reg_n_80_[13] ;
  wire \sum_step_1_reg_n_80_[1] ;
  wire \sum_step_1_reg_n_80_[2] ;
  wire \sum_step_1_reg_n_80_[3] ;
  wire \sum_step_1_reg_n_80_[4] ;
  wire \sum_step_1_reg_n_80_[5] ;
  wire \sum_step_1_reg_n_80_[6] ;
  wire \sum_step_1_reg_n_80_[7] ;
  wire \sum_step_1_reg_n_80_[8] ;
  wire \sum_step_1_reg_n_80_[9] ;
  wire \sum_step_1_reg_n_81_[0] ;
  wire \sum_step_1_reg_n_81_[10] ;
  wire \sum_step_1_reg_n_81_[11] ;
  wire \sum_step_1_reg_n_81_[12] ;
  wire \sum_step_1_reg_n_81_[13] ;
  wire \sum_step_1_reg_n_81_[1] ;
  wire \sum_step_1_reg_n_81_[2] ;
  wire \sum_step_1_reg_n_81_[3] ;
  wire \sum_step_1_reg_n_81_[4] ;
  wire \sum_step_1_reg_n_81_[5] ;
  wire \sum_step_1_reg_n_81_[6] ;
  wire \sum_step_1_reg_n_81_[7] ;
  wire \sum_step_1_reg_n_81_[8] ;
  wire \sum_step_1_reg_n_81_[9] ;
  wire \sum_step_1_reg_n_82_[0] ;
  wire \sum_step_1_reg_n_82_[10] ;
  wire \sum_step_1_reg_n_82_[11] ;
  wire \sum_step_1_reg_n_82_[12] ;
  wire \sum_step_1_reg_n_82_[13] ;
  wire \sum_step_1_reg_n_82_[1] ;
  wire \sum_step_1_reg_n_82_[2] ;
  wire \sum_step_1_reg_n_82_[3] ;
  wire \sum_step_1_reg_n_82_[4] ;
  wire \sum_step_1_reg_n_82_[5] ;
  wire \sum_step_1_reg_n_82_[6] ;
  wire \sum_step_1_reg_n_82_[7] ;
  wire \sum_step_1_reg_n_82_[8] ;
  wire \sum_step_1_reg_n_82_[9] ;
  wire \sum_step_1_reg_n_83_[0] ;
  wire \sum_step_1_reg_n_83_[10] ;
  wire \sum_step_1_reg_n_83_[11] ;
  wire \sum_step_1_reg_n_83_[12] ;
  wire \sum_step_1_reg_n_83_[13] ;
  wire \sum_step_1_reg_n_83_[1] ;
  wire \sum_step_1_reg_n_83_[2] ;
  wire \sum_step_1_reg_n_83_[3] ;
  wire \sum_step_1_reg_n_83_[4] ;
  wire \sum_step_1_reg_n_83_[5] ;
  wire \sum_step_1_reg_n_83_[6] ;
  wire \sum_step_1_reg_n_83_[7] ;
  wire \sum_step_1_reg_n_83_[8] ;
  wire \sum_step_1_reg_n_83_[9] ;
  wire \sum_step_1_reg_n_84_[0] ;
  wire \sum_step_1_reg_n_84_[10] ;
  wire \sum_step_1_reg_n_84_[11] ;
  wire \sum_step_1_reg_n_84_[12] ;
  wire \sum_step_1_reg_n_84_[13] ;
  wire \sum_step_1_reg_n_84_[1] ;
  wire \sum_step_1_reg_n_84_[2] ;
  wire \sum_step_1_reg_n_84_[3] ;
  wire \sum_step_1_reg_n_84_[4] ;
  wire \sum_step_1_reg_n_84_[5] ;
  wire \sum_step_1_reg_n_84_[6] ;
  wire \sum_step_1_reg_n_84_[7] ;
  wire \sum_step_1_reg_n_84_[8] ;
  wire \sum_step_1_reg_n_84_[9] ;
  wire \sum_step_1_reg_n_85_[0] ;
  wire \sum_step_1_reg_n_85_[10] ;
  wire \sum_step_1_reg_n_85_[11] ;
  wire \sum_step_1_reg_n_85_[12] ;
  wire \sum_step_1_reg_n_85_[13] ;
  wire \sum_step_1_reg_n_85_[1] ;
  wire \sum_step_1_reg_n_85_[2] ;
  wire \sum_step_1_reg_n_85_[3] ;
  wire \sum_step_1_reg_n_85_[4] ;
  wire \sum_step_1_reg_n_85_[5] ;
  wire \sum_step_1_reg_n_85_[6] ;
  wire \sum_step_1_reg_n_85_[7] ;
  wire \sum_step_1_reg_n_85_[8] ;
  wire \sum_step_1_reg_n_85_[9] ;
  wire \sum_step_1_reg_n_86_[0] ;
  wire \sum_step_1_reg_n_86_[10] ;
  wire \sum_step_1_reg_n_86_[11] ;
  wire \sum_step_1_reg_n_86_[12] ;
  wire \sum_step_1_reg_n_86_[13] ;
  wire \sum_step_1_reg_n_86_[1] ;
  wire \sum_step_1_reg_n_86_[2] ;
  wire \sum_step_1_reg_n_86_[3] ;
  wire \sum_step_1_reg_n_86_[4] ;
  wire \sum_step_1_reg_n_86_[5] ;
  wire \sum_step_1_reg_n_86_[6] ;
  wire \sum_step_1_reg_n_86_[7] ;
  wire \sum_step_1_reg_n_86_[8] ;
  wire \sum_step_1_reg_n_86_[9] ;
  wire \sum_step_1_reg_n_87_[0] ;
  wire \sum_step_1_reg_n_87_[10] ;
  wire \sum_step_1_reg_n_87_[11] ;
  wire \sum_step_1_reg_n_87_[12] ;
  wire \sum_step_1_reg_n_87_[13] ;
  wire \sum_step_1_reg_n_87_[1] ;
  wire \sum_step_1_reg_n_87_[2] ;
  wire \sum_step_1_reg_n_87_[3] ;
  wire \sum_step_1_reg_n_87_[4] ;
  wire \sum_step_1_reg_n_87_[5] ;
  wire \sum_step_1_reg_n_87_[6] ;
  wire \sum_step_1_reg_n_87_[7] ;
  wire \sum_step_1_reg_n_87_[8] ;
  wire \sum_step_1_reg_n_87_[9] ;
  wire \sum_step_1_reg_n_88_[0] ;
  wire \sum_step_1_reg_n_88_[10] ;
  wire \sum_step_1_reg_n_88_[11] ;
  wire \sum_step_1_reg_n_88_[12] ;
  wire \sum_step_1_reg_n_88_[13] ;
  wire \sum_step_1_reg_n_88_[1] ;
  wire \sum_step_1_reg_n_88_[2] ;
  wire \sum_step_1_reg_n_88_[3] ;
  wire \sum_step_1_reg_n_88_[4] ;
  wire \sum_step_1_reg_n_88_[5] ;
  wire \sum_step_1_reg_n_88_[6] ;
  wire \sum_step_1_reg_n_88_[7] ;
  wire \sum_step_1_reg_n_88_[8] ;
  wire \sum_step_1_reg_n_88_[9] ;
  wire \sum_step_1_reg_n_89_[0] ;
  wire \sum_step_1_reg_n_89_[10] ;
  wire \sum_step_1_reg_n_89_[11] ;
  wire \sum_step_1_reg_n_89_[12] ;
  wire \sum_step_1_reg_n_89_[13] ;
  wire \sum_step_1_reg_n_89_[1] ;
  wire \sum_step_1_reg_n_89_[2] ;
  wire \sum_step_1_reg_n_89_[3] ;
  wire \sum_step_1_reg_n_89_[4] ;
  wire \sum_step_1_reg_n_89_[5] ;
  wire \sum_step_1_reg_n_89_[6] ;
  wire \sum_step_1_reg_n_89_[7] ;
  wire \sum_step_1_reg_n_89_[8] ;
  wire \sum_step_1_reg_n_89_[9] ;
  wire \sum_step_1_reg_n_90_[0] ;
  wire \sum_step_1_reg_n_90_[10] ;
  wire \sum_step_1_reg_n_90_[11] ;
  wire \sum_step_1_reg_n_90_[12] ;
  wire \sum_step_1_reg_n_90_[13] ;
  wire \sum_step_1_reg_n_90_[1] ;
  wire \sum_step_1_reg_n_90_[2] ;
  wire \sum_step_1_reg_n_90_[3] ;
  wire \sum_step_1_reg_n_90_[4] ;
  wire \sum_step_1_reg_n_90_[5] ;
  wire \sum_step_1_reg_n_90_[6] ;
  wire \sum_step_1_reg_n_90_[7] ;
  wire \sum_step_1_reg_n_90_[8] ;
  wire \sum_step_1_reg_n_90_[9] ;
  wire \sum_step_1_reg_n_91_[0] ;
  wire \sum_step_1_reg_n_91_[10] ;
  wire \sum_step_1_reg_n_91_[11] ;
  wire \sum_step_1_reg_n_91_[12] ;
  wire \sum_step_1_reg_n_91_[13] ;
  wire \sum_step_1_reg_n_91_[1] ;
  wire \sum_step_1_reg_n_91_[2] ;
  wire \sum_step_1_reg_n_91_[3] ;
  wire \sum_step_1_reg_n_91_[4] ;
  wire \sum_step_1_reg_n_91_[5] ;
  wire \sum_step_1_reg_n_91_[6] ;
  wire \sum_step_1_reg_n_91_[7] ;
  wire \sum_step_1_reg_n_91_[8] ;
  wire \sum_step_1_reg_n_91_[9] ;
  wire \sum_step_1_reg_n_92_[0] ;
  wire \sum_step_1_reg_n_92_[10] ;
  wire \sum_step_1_reg_n_92_[11] ;
  wire \sum_step_1_reg_n_92_[12] ;
  wire \sum_step_1_reg_n_92_[13] ;
  wire \sum_step_1_reg_n_92_[1] ;
  wire \sum_step_1_reg_n_92_[2] ;
  wire \sum_step_1_reg_n_92_[3] ;
  wire \sum_step_1_reg_n_92_[4] ;
  wire \sum_step_1_reg_n_92_[5] ;
  wire \sum_step_1_reg_n_92_[6] ;
  wire \sum_step_1_reg_n_92_[7] ;
  wire \sum_step_1_reg_n_92_[8] ;
  wire \sum_step_1_reg_n_92_[9] ;
  wire \sum_step_1_reg_n_93_[0] ;
  wire \sum_step_1_reg_n_93_[10] ;
  wire \sum_step_1_reg_n_93_[11] ;
  wire \sum_step_1_reg_n_93_[12] ;
  wire \sum_step_1_reg_n_93_[13] ;
  wire \sum_step_1_reg_n_93_[1] ;
  wire \sum_step_1_reg_n_93_[2] ;
  wire \sum_step_1_reg_n_93_[3] ;
  wire \sum_step_1_reg_n_93_[4] ;
  wire \sum_step_1_reg_n_93_[5] ;
  wire \sum_step_1_reg_n_93_[6] ;
  wire \sum_step_1_reg_n_93_[7] ;
  wire \sum_step_1_reg_n_93_[8] ;
  wire \sum_step_1_reg_n_93_[9] ;
  wire \sum_step_1_reg_n_94_[0] ;
  wire \sum_step_1_reg_n_94_[10] ;
  wire \sum_step_1_reg_n_94_[11] ;
  wire \sum_step_1_reg_n_94_[12] ;
  wire \sum_step_1_reg_n_94_[13] ;
  wire \sum_step_1_reg_n_94_[1] ;
  wire \sum_step_1_reg_n_94_[2] ;
  wire \sum_step_1_reg_n_94_[3] ;
  wire \sum_step_1_reg_n_94_[4] ;
  wire \sum_step_1_reg_n_94_[5] ;
  wire \sum_step_1_reg_n_94_[6] ;
  wire \sum_step_1_reg_n_94_[7] ;
  wire \sum_step_1_reg_n_94_[8] ;
  wire \sum_step_1_reg_n_94_[9] ;
  wire \sum_step_1_reg_n_95_[0] ;
  wire \sum_step_1_reg_n_95_[10] ;
  wire \sum_step_1_reg_n_95_[11] ;
  wire \sum_step_1_reg_n_95_[12] ;
  wire \sum_step_1_reg_n_95_[13] ;
  wire \sum_step_1_reg_n_95_[1] ;
  wire \sum_step_1_reg_n_95_[2] ;
  wire \sum_step_1_reg_n_95_[3] ;
  wire \sum_step_1_reg_n_95_[4] ;
  wire \sum_step_1_reg_n_95_[5] ;
  wire \sum_step_1_reg_n_95_[6] ;
  wire \sum_step_1_reg_n_95_[7] ;
  wire \sum_step_1_reg_n_95_[8] ;
  wire \sum_step_1_reg_n_95_[9] ;
  wire \sum_step_1_reg_n_96_[0] ;
  wire \sum_step_1_reg_n_96_[10] ;
  wire \sum_step_1_reg_n_96_[11] ;
  wire \sum_step_1_reg_n_96_[12] ;
  wire \sum_step_1_reg_n_96_[13] ;
  wire \sum_step_1_reg_n_96_[1] ;
  wire \sum_step_1_reg_n_96_[2] ;
  wire \sum_step_1_reg_n_96_[3] ;
  wire \sum_step_1_reg_n_96_[4] ;
  wire \sum_step_1_reg_n_96_[5] ;
  wire \sum_step_1_reg_n_96_[6] ;
  wire \sum_step_1_reg_n_96_[7] ;
  wire \sum_step_1_reg_n_96_[8] ;
  wire \sum_step_1_reg_n_96_[9] ;
  wire \sum_step_1_reg_n_97_[0] ;
  wire \sum_step_1_reg_n_97_[10] ;
  wire \sum_step_1_reg_n_97_[11] ;
  wire \sum_step_1_reg_n_97_[12] ;
  wire \sum_step_1_reg_n_97_[13] ;
  wire \sum_step_1_reg_n_97_[1] ;
  wire \sum_step_1_reg_n_97_[2] ;
  wire \sum_step_1_reg_n_97_[3] ;
  wire \sum_step_1_reg_n_97_[4] ;
  wire \sum_step_1_reg_n_97_[5] ;
  wire \sum_step_1_reg_n_97_[6] ;
  wire \sum_step_1_reg_n_97_[7] ;
  wire \sum_step_1_reg_n_97_[8] ;
  wire \sum_step_1_reg_n_97_[9] ;
  wire \sum_step_1_reg_n_98_[0] ;
  wire \sum_step_1_reg_n_98_[10] ;
  wire \sum_step_1_reg_n_98_[11] ;
  wire \sum_step_1_reg_n_98_[12] ;
  wire \sum_step_1_reg_n_98_[13] ;
  wire \sum_step_1_reg_n_98_[1] ;
  wire \sum_step_1_reg_n_98_[2] ;
  wire \sum_step_1_reg_n_98_[3] ;
  wire \sum_step_1_reg_n_98_[4] ;
  wire \sum_step_1_reg_n_98_[5] ;
  wire \sum_step_1_reg_n_98_[6] ;
  wire \sum_step_1_reg_n_98_[7] ;
  wire \sum_step_1_reg_n_98_[8] ;
  wire \sum_step_1_reg_n_98_[9] ;
  wire \sum_step_1_reg_n_99_[0] ;
  wire \sum_step_1_reg_n_99_[10] ;
  wire \sum_step_1_reg_n_99_[11] ;
  wire \sum_step_1_reg_n_99_[12] ;
  wire \sum_step_1_reg_n_99_[13] ;
  wire \sum_step_1_reg_n_99_[1] ;
  wire \sum_step_1_reg_n_99_[2] ;
  wire \sum_step_1_reg_n_99_[3] ;
  wire \sum_step_1_reg_n_99_[4] ;
  wire \sum_step_1_reg_n_99_[5] ;
  wire \sum_step_1_reg_n_99_[6] ;
  wire \sum_step_1_reg_n_99_[7] ;
  wire \sum_step_1_reg_n_99_[8] ;
  wire \sum_step_1_reg_n_99_[9] ;
  wire [31:0]\sum_step_2_reg[0]__0 ;
  wire [31:0]\sum_step_2_reg[1]__0 ;
  wire [31:0]\sum_step_2_reg[2]__0 ;
  wire [31:0]\sum_step_2_reg[3]__0 ;
  wire [31:0]\sum_step_2_reg[4]__0 ;
  wire [31:0]\sum_step_2_reg[5]__0 ;
  wire [31:0]\sum_step_2_reg[6]__0 ;
  wire \sum_step_2_reg_n_100_[10] ;
  wire \sum_step_2_reg_n_100_[11] ;
  wire \sum_step_2_reg_n_100_[12] ;
  wire \sum_step_2_reg_n_100_[13] ;
  wire \sum_step_2_reg_n_100_[7] ;
  wire \sum_step_2_reg_n_100_[8] ;
  wire \sum_step_2_reg_n_100_[9] ;
  wire \sum_step_2_reg_n_101_[10] ;
  wire \sum_step_2_reg_n_101_[11] ;
  wire \sum_step_2_reg_n_101_[12] ;
  wire \sum_step_2_reg_n_101_[13] ;
  wire \sum_step_2_reg_n_101_[7] ;
  wire \sum_step_2_reg_n_101_[8] ;
  wire \sum_step_2_reg_n_101_[9] ;
  wire \sum_step_2_reg_n_102_[10] ;
  wire \sum_step_2_reg_n_102_[11] ;
  wire \sum_step_2_reg_n_102_[12] ;
  wire \sum_step_2_reg_n_102_[13] ;
  wire \sum_step_2_reg_n_102_[7] ;
  wire \sum_step_2_reg_n_102_[8] ;
  wire \sum_step_2_reg_n_102_[9] ;
  wire \sum_step_2_reg_n_103_[10] ;
  wire \sum_step_2_reg_n_103_[11] ;
  wire \sum_step_2_reg_n_103_[12] ;
  wire \sum_step_2_reg_n_103_[13] ;
  wire \sum_step_2_reg_n_103_[7] ;
  wire \sum_step_2_reg_n_103_[8] ;
  wire \sum_step_2_reg_n_103_[9] ;
  wire \sum_step_2_reg_n_104_[10] ;
  wire \sum_step_2_reg_n_104_[11] ;
  wire \sum_step_2_reg_n_104_[12] ;
  wire \sum_step_2_reg_n_104_[13] ;
  wire \sum_step_2_reg_n_104_[7] ;
  wire \sum_step_2_reg_n_104_[8] ;
  wire \sum_step_2_reg_n_104_[9] ;
  wire \sum_step_2_reg_n_105_[10] ;
  wire \sum_step_2_reg_n_105_[11] ;
  wire \sum_step_2_reg_n_105_[12] ;
  wire \sum_step_2_reg_n_105_[13] ;
  wire \sum_step_2_reg_n_105_[7] ;
  wire \sum_step_2_reg_n_105_[8] ;
  wire \sum_step_2_reg_n_105_[9] ;
  wire \sum_step_2_reg_n_106_[10] ;
  wire \sum_step_2_reg_n_106_[11] ;
  wire \sum_step_2_reg_n_106_[12] ;
  wire \sum_step_2_reg_n_106_[13] ;
  wire \sum_step_2_reg_n_106_[7] ;
  wire \sum_step_2_reg_n_106_[8] ;
  wire \sum_step_2_reg_n_106_[9] ;
  wire \sum_step_2_reg_n_107_[10] ;
  wire \sum_step_2_reg_n_107_[11] ;
  wire \sum_step_2_reg_n_107_[12] ;
  wire \sum_step_2_reg_n_107_[13] ;
  wire \sum_step_2_reg_n_107_[7] ;
  wire \sum_step_2_reg_n_107_[8] ;
  wire \sum_step_2_reg_n_107_[9] ;
  wire \sum_step_2_reg_n_108_[10] ;
  wire \sum_step_2_reg_n_108_[11] ;
  wire \sum_step_2_reg_n_108_[12] ;
  wire \sum_step_2_reg_n_108_[13] ;
  wire \sum_step_2_reg_n_108_[7] ;
  wire \sum_step_2_reg_n_108_[8] ;
  wire \sum_step_2_reg_n_108_[9] ;
  wire \sum_step_2_reg_n_109_[10] ;
  wire \sum_step_2_reg_n_109_[11] ;
  wire \sum_step_2_reg_n_109_[12] ;
  wire \sum_step_2_reg_n_109_[13] ;
  wire \sum_step_2_reg_n_109_[7] ;
  wire \sum_step_2_reg_n_109_[8] ;
  wire \sum_step_2_reg_n_109_[9] ;
  wire \sum_step_2_reg_n_110_[10] ;
  wire \sum_step_2_reg_n_110_[11] ;
  wire \sum_step_2_reg_n_110_[12] ;
  wire \sum_step_2_reg_n_110_[13] ;
  wire \sum_step_2_reg_n_110_[7] ;
  wire \sum_step_2_reg_n_110_[8] ;
  wire \sum_step_2_reg_n_110_[9] ;
  wire \sum_step_2_reg_n_111_[10] ;
  wire \sum_step_2_reg_n_111_[11] ;
  wire \sum_step_2_reg_n_111_[12] ;
  wire \sum_step_2_reg_n_111_[13] ;
  wire \sum_step_2_reg_n_111_[7] ;
  wire \sum_step_2_reg_n_111_[8] ;
  wire \sum_step_2_reg_n_111_[9] ;
  wire \sum_step_2_reg_n_112_[10] ;
  wire \sum_step_2_reg_n_112_[11] ;
  wire \sum_step_2_reg_n_112_[12] ;
  wire \sum_step_2_reg_n_112_[13] ;
  wire \sum_step_2_reg_n_112_[7] ;
  wire \sum_step_2_reg_n_112_[8] ;
  wire \sum_step_2_reg_n_112_[9] ;
  wire \sum_step_2_reg_n_113_[10] ;
  wire \sum_step_2_reg_n_113_[11] ;
  wire \sum_step_2_reg_n_113_[12] ;
  wire \sum_step_2_reg_n_113_[13] ;
  wire \sum_step_2_reg_n_113_[7] ;
  wire \sum_step_2_reg_n_113_[8] ;
  wire \sum_step_2_reg_n_113_[9] ;
  wire \sum_step_2_reg_n_114_[10] ;
  wire \sum_step_2_reg_n_114_[11] ;
  wire \sum_step_2_reg_n_114_[12] ;
  wire \sum_step_2_reg_n_114_[13] ;
  wire \sum_step_2_reg_n_114_[7] ;
  wire \sum_step_2_reg_n_114_[8] ;
  wire \sum_step_2_reg_n_114_[9] ;
  wire \sum_step_2_reg_n_115_[10] ;
  wire \sum_step_2_reg_n_115_[11] ;
  wire \sum_step_2_reg_n_115_[12] ;
  wire \sum_step_2_reg_n_115_[13] ;
  wire \sum_step_2_reg_n_115_[7] ;
  wire \sum_step_2_reg_n_115_[8] ;
  wire \sum_step_2_reg_n_115_[9] ;
  wire \sum_step_2_reg_n_116_[10] ;
  wire \sum_step_2_reg_n_116_[11] ;
  wire \sum_step_2_reg_n_116_[12] ;
  wire \sum_step_2_reg_n_116_[13] ;
  wire \sum_step_2_reg_n_116_[7] ;
  wire \sum_step_2_reg_n_116_[8] ;
  wire \sum_step_2_reg_n_116_[9] ;
  wire \sum_step_2_reg_n_117_[10] ;
  wire \sum_step_2_reg_n_117_[11] ;
  wire \sum_step_2_reg_n_117_[12] ;
  wire \sum_step_2_reg_n_117_[13] ;
  wire \sum_step_2_reg_n_117_[7] ;
  wire \sum_step_2_reg_n_117_[8] ;
  wire \sum_step_2_reg_n_117_[9] ;
  wire \sum_step_2_reg_n_118_[10] ;
  wire \sum_step_2_reg_n_118_[11] ;
  wire \sum_step_2_reg_n_118_[12] ;
  wire \sum_step_2_reg_n_118_[13] ;
  wire \sum_step_2_reg_n_118_[7] ;
  wire \sum_step_2_reg_n_118_[8] ;
  wire \sum_step_2_reg_n_118_[9] ;
  wire \sum_step_2_reg_n_119_[10] ;
  wire \sum_step_2_reg_n_119_[11] ;
  wire \sum_step_2_reg_n_119_[12] ;
  wire \sum_step_2_reg_n_119_[13] ;
  wire \sum_step_2_reg_n_119_[7] ;
  wire \sum_step_2_reg_n_119_[8] ;
  wire \sum_step_2_reg_n_119_[9] ;
  wire \sum_step_2_reg_n_120_[10] ;
  wire \sum_step_2_reg_n_120_[11] ;
  wire \sum_step_2_reg_n_120_[12] ;
  wire \sum_step_2_reg_n_120_[13] ;
  wire \sum_step_2_reg_n_120_[7] ;
  wire \sum_step_2_reg_n_120_[8] ;
  wire \sum_step_2_reg_n_120_[9] ;
  wire \sum_step_2_reg_n_121_[10] ;
  wire \sum_step_2_reg_n_121_[11] ;
  wire \sum_step_2_reg_n_121_[12] ;
  wire \sum_step_2_reg_n_121_[13] ;
  wire \sum_step_2_reg_n_121_[7] ;
  wire \sum_step_2_reg_n_121_[8] ;
  wire \sum_step_2_reg_n_121_[9] ;
  wire \sum_step_2_reg_n_122_[10] ;
  wire \sum_step_2_reg_n_122_[11] ;
  wire \sum_step_2_reg_n_122_[12] ;
  wire \sum_step_2_reg_n_122_[13] ;
  wire \sum_step_2_reg_n_122_[7] ;
  wire \sum_step_2_reg_n_122_[8] ;
  wire \sum_step_2_reg_n_122_[9] ;
  wire \sum_step_2_reg_n_123_[10] ;
  wire \sum_step_2_reg_n_123_[11] ;
  wire \sum_step_2_reg_n_123_[12] ;
  wire \sum_step_2_reg_n_123_[13] ;
  wire \sum_step_2_reg_n_123_[7] ;
  wire \sum_step_2_reg_n_123_[8] ;
  wire \sum_step_2_reg_n_123_[9] ;
  wire \sum_step_2_reg_n_124_[10] ;
  wire \sum_step_2_reg_n_124_[11] ;
  wire \sum_step_2_reg_n_124_[12] ;
  wire \sum_step_2_reg_n_124_[13] ;
  wire \sum_step_2_reg_n_124_[7] ;
  wire \sum_step_2_reg_n_124_[8] ;
  wire \sum_step_2_reg_n_124_[9] ;
  wire \sum_step_2_reg_n_125_[10] ;
  wire \sum_step_2_reg_n_125_[11] ;
  wire \sum_step_2_reg_n_125_[12] ;
  wire \sum_step_2_reg_n_125_[13] ;
  wire \sum_step_2_reg_n_125_[7] ;
  wire \sum_step_2_reg_n_125_[8] ;
  wire \sum_step_2_reg_n_125_[9] ;
  wire \sum_step_2_reg_n_126_[10] ;
  wire \sum_step_2_reg_n_126_[11] ;
  wire \sum_step_2_reg_n_126_[12] ;
  wire \sum_step_2_reg_n_126_[13] ;
  wire \sum_step_2_reg_n_126_[7] ;
  wire \sum_step_2_reg_n_126_[8] ;
  wire \sum_step_2_reg_n_126_[9] ;
  wire \sum_step_2_reg_n_127_[10] ;
  wire \sum_step_2_reg_n_127_[11] ;
  wire \sum_step_2_reg_n_127_[12] ;
  wire \sum_step_2_reg_n_127_[13] ;
  wire \sum_step_2_reg_n_127_[7] ;
  wire \sum_step_2_reg_n_127_[8] ;
  wire \sum_step_2_reg_n_127_[9] ;
  wire \sum_step_2_reg_n_128_[10] ;
  wire \sum_step_2_reg_n_128_[11] ;
  wire \sum_step_2_reg_n_128_[12] ;
  wire \sum_step_2_reg_n_128_[13] ;
  wire \sum_step_2_reg_n_128_[7] ;
  wire \sum_step_2_reg_n_128_[8] ;
  wire \sum_step_2_reg_n_128_[9] ;
  wire \sum_step_2_reg_n_129_[10] ;
  wire \sum_step_2_reg_n_129_[11] ;
  wire \sum_step_2_reg_n_129_[12] ;
  wire \sum_step_2_reg_n_129_[13] ;
  wire \sum_step_2_reg_n_129_[7] ;
  wire \sum_step_2_reg_n_129_[8] ;
  wire \sum_step_2_reg_n_129_[9] ;
  wire \sum_step_2_reg_n_130_[10] ;
  wire \sum_step_2_reg_n_130_[11] ;
  wire \sum_step_2_reg_n_130_[12] ;
  wire \sum_step_2_reg_n_130_[13] ;
  wire \sum_step_2_reg_n_130_[7] ;
  wire \sum_step_2_reg_n_130_[8] ;
  wire \sum_step_2_reg_n_130_[9] ;
  wire \sum_step_2_reg_n_131_[10] ;
  wire \sum_step_2_reg_n_131_[11] ;
  wire \sum_step_2_reg_n_131_[12] ;
  wire \sum_step_2_reg_n_131_[13] ;
  wire \sum_step_2_reg_n_131_[7] ;
  wire \sum_step_2_reg_n_131_[8] ;
  wire \sum_step_2_reg_n_131_[9] ;
  wire \sum_step_2_reg_n_132_[10] ;
  wire \sum_step_2_reg_n_132_[11] ;
  wire \sum_step_2_reg_n_132_[12] ;
  wire \sum_step_2_reg_n_132_[13] ;
  wire \sum_step_2_reg_n_132_[7] ;
  wire \sum_step_2_reg_n_132_[8] ;
  wire \sum_step_2_reg_n_132_[9] ;
  wire \sum_step_2_reg_n_133_[10] ;
  wire \sum_step_2_reg_n_133_[11] ;
  wire \sum_step_2_reg_n_133_[12] ;
  wire \sum_step_2_reg_n_133_[13] ;
  wire \sum_step_2_reg_n_133_[7] ;
  wire \sum_step_2_reg_n_133_[8] ;
  wire \sum_step_2_reg_n_133_[9] ;
  wire \sum_step_2_reg_n_134_[10] ;
  wire \sum_step_2_reg_n_134_[11] ;
  wire \sum_step_2_reg_n_134_[12] ;
  wire \sum_step_2_reg_n_134_[13] ;
  wire \sum_step_2_reg_n_134_[7] ;
  wire \sum_step_2_reg_n_134_[8] ;
  wire \sum_step_2_reg_n_134_[9] ;
  wire \sum_step_2_reg_n_135_[10] ;
  wire \sum_step_2_reg_n_135_[11] ;
  wire \sum_step_2_reg_n_135_[12] ;
  wire \sum_step_2_reg_n_135_[13] ;
  wire \sum_step_2_reg_n_135_[7] ;
  wire \sum_step_2_reg_n_135_[8] ;
  wire \sum_step_2_reg_n_135_[9] ;
  wire \sum_step_2_reg_n_136_[10] ;
  wire \sum_step_2_reg_n_136_[11] ;
  wire \sum_step_2_reg_n_136_[12] ;
  wire \sum_step_2_reg_n_136_[13] ;
  wire \sum_step_2_reg_n_136_[7] ;
  wire \sum_step_2_reg_n_136_[8] ;
  wire \sum_step_2_reg_n_136_[9] ;
  wire \sum_step_2_reg_n_137_[10] ;
  wire \sum_step_2_reg_n_137_[11] ;
  wire \sum_step_2_reg_n_137_[12] ;
  wire \sum_step_2_reg_n_137_[13] ;
  wire \sum_step_2_reg_n_137_[7] ;
  wire \sum_step_2_reg_n_137_[8] ;
  wire \sum_step_2_reg_n_137_[9] ;
  wire \sum_step_2_reg_n_138_[10] ;
  wire \sum_step_2_reg_n_138_[11] ;
  wire \sum_step_2_reg_n_138_[12] ;
  wire \sum_step_2_reg_n_138_[13] ;
  wire \sum_step_2_reg_n_138_[7] ;
  wire \sum_step_2_reg_n_138_[8] ;
  wire \sum_step_2_reg_n_138_[9] ;
  wire \sum_step_2_reg_n_139_[10] ;
  wire \sum_step_2_reg_n_139_[11] ;
  wire \sum_step_2_reg_n_139_[12] ;
  wire \sum_step_2_reg_n_139_[13] ;
  wire \sum_step_2_reg_n_139_[7] ;
  wire \sum_step_2_reg_n_139_[8] ;
  wire \sum_step_2_reg_n_139_[9] ;
  wire \sum_step_2_reg_n_140_[10] ;
  wire \sum_step_2_reg_n_140_[11] ;
  wire \sum_step_2_reg_n_140_[12] ;
  wire \sum_step_2_reg_n_140_[13] ;
  wire \sum_step_2_reg_n_140_[7] ;
  wire \sum_step_2_reg_n_140_[8] ;
  wire \sum_step_2_reg_n_140_[9] ;
  wire \sum_step_2_reg_n_141_[10] ;
  wire \sum_step_2_reg_n_141_[11] ;
  wire \sum_step_2_reg_n_141_[12] ;
  wire \sum_step_2_reg_n_141_[13] ;
  wire \sum_step_2_reg_n_141_[7] ;
  wire \sum_step_2_reg_n_141_[8] ;
  wire \sum_step_2_reg_n_141_[9] ;
  wire \sum_step_2_reg_n_142_[10] ;
  wire \sum_step_2_reg_n_142_[11] ;
  wire \sum_step_2_reg_n_142_[12] ;
  wire \sum_step_2_reg_n_142_[13] ;
  wire \sum_step_2_reg_n_142_[7] ;
  wire \sum_step_2_reg_n_142_[8] ;
  wire \sum_step_2_reg_n_142_[9] ;
  wire \sum_step_2_reg_n_143_[10] ;
  wire \sum_step_2_reg_n_143_[11] ;
  wire \sum_step_2_reg_n_143_[12] ;
  wire \sum_step_2_reg_n_143_[13] ;
  wire \sum_step_2_reg_n_143_[7] ;
  wire \sum_step_2_reg_n_143_[8] ;
  wire \sum_step_2_reg_n_143_[9] ;
  wire \sum_step_2_reg_n_144_[10] ;
  wire \sum_step_2_reg_n_144_[11] ;
  wire \sum_step_2_reg_n_144_[12] ;
  wire \sum_step_2_reg_n_144_[13] ;
  wire \sum_step_2_reg_n_144_[7] ;
  wire \sum_step_2_reg_n_144_[8] ;
  wire \sum_step_2_reg_n_144_[9] ;
  wire \sum_step_2_reg_n_145_[10] ;
  wire \sum_step_2_reg_n_145_[11] ;
  wire \sum_step_2_reg_n_145_[12] ;
  wire \sum_step_2_reg_n_145_[13] ;
  wire \sum_step_2_reg_n_145_[7] ;
  wire \sum_step_2_reg_n_145_[8] ;
  wire \sum_step_2_reg_n_145_[9] ;
  wire \sum_step_2_reg_n_146_[10] ;
  wire \sum_step_2_reg_n_146_[11] ;
  wire \sum_step_2_reg_n_146_[12] ;
  wire \sum_step_2_reg_n_146_[13] ;
  wire \sum_step_2_reg_n_146_[7] ;
  wire \sum_step_2_reg_n_146_[8] ;
  wire \sum_step_2_reg_n_146_[9] ;
  wire \sum_step_2_reg_n_147_[10] ;
  wire \sum_step_2_reg_n_147_[11] ;
  wire \sum_step_2_reg_n_147_[12] ;
  wire \sum_step_2_reg_n_147_[13] ;
  wire \sum_step_2_reg_n_147_[7] ;
  wire \sum_step_2_reg_n_147_[8] ;
  wire \sum_step_2_reg_n_147_[9] ;
  wire \sum_step_2_reg_n_148_[10] ;
  wire \sum_step_2_reg_n_148_[11] ;
  wire \sum_step_2_reg_n_148_[12] ;
  wire \sum_step_2_reg_n_148_[13] ;
  wire \sum_step_2_reg_n_148_[7] ;
  wire \sum_step_2_reg_n_148_[8] ;
  wire \sum_step_2_reg_n_148_[9] ;
  wire \sum_step_2_reg_n_149_[10] ;
  wire \sum_step_2_reg_n_149_[11] ;
  wire \sum_step_2_reg_n_149_[12] ;
  wire \sum_step_2_reg_n_149_[13] ;
  wire \sum_step_2_reg_n_149_[7] ;
  wire \sum_step_2_reg_n_149_[8] ;
  wire \sum_step_2_reg_n_149_[9] ;
  wire \sum_step_2_reg_n_150_[10] ;
  wire \sum_step_2_reg_n_150_[11] ;
  wire \sum_step_2_reg_n_150_[12] ;
  wire \sum_step_2_reg_n_150_[13] ;
  wire \sum_step_2_reg_n_150_[7] ;
  wire \sum_step_2_reg_n_150_[8] ;
  wire \sum_step_2_reg_n_150_[9] ;
  wire \sum_step_2_reg_n_151_[10] ;
  wire \sum_step_2_reg_n_151_[11] ;
  wire \sum_step_2_reg_n_151_[12] ;
  wire \sum_step_2_reg_n_151_[13] ;
  wire \sum_step_2_reg_n_151_[7] ;
  wire \sum_step_2_reg_n_151_[8] ;
  wire \sum_step_2_reg_n_151_[9] ;
  wire \sum_step_2_reg_n_152_[10] ;
  wire \sum_step_2_reg_n_152_[11] ;
  wire \sum_step_2_reg_n_152_[12] ;
  wire \sum_step_2_reg_n_152_[13] ;
  wire \sum_step_2_reg_n_152_[7] ;
  wire \sum_step_2_reg_n_152_[8] ;
  wire \sum_step_2_reg_n_152_[9] ;
  wire \sum_step_2_reg_n_153_[10] ;
  wire \sum_step_2_reg_n_153_[11] ;
  wire \sum_step_2_reg_n_153_[12] ;
  wire \sum_step_2_reg_n_153_[13] ;
  wire \sum_step_2_reg_n_153_[7] ;
  wire \sum_step_2_reg_n_153_[8] ;
  wire \sum_step_2_reg_n_153_[9] ;
  wire \sum_step_2_reg_n_74_[10] ;
  wire \sum_step_2_reg_n_74_[11] ;
  wire \sum_step_2_reg_n_74_[12] ;
  wire \sum_step_2_reg_n_74_[13] ;
  wire \sum_step_2_reg_n_74_[7] ;
  wire \sum_step_2_reg_n_74_[8] ;
  wire \sum_step_2_reg_n_74_[9] ;
  wire \sum_step_2_reg_n_75_[10] ;
  wire \sum_step_2_reg_n_75_[11] ;
  wire \sum_step_2_reg_n_75_[12] ;
  wire \sum_step_2_reg_n_75_[13] ;
  wire \sum_step_2_reg_n_75_[7] ;
  wire \sum_step_2_reg_n_75_[8] ;
  wire \sum_step_2_reg_n_75_[9] ;
  wire \sum_step_2_reg_n_76_[10] ;
  wire \sum_step_2_reg_n_76_[11] ;
  wire \sum_step_2_reg_n_76_[12] ;
  wire \sum_step_2_reg_n_76_[13] ;
  wire \sum_step_2_reg_n_76_[7] ;
  wire \sum_step_2_reg_n_76_[8] ;
  wire \sum_step_2_reg_n_76_[9] ;
  wire \sum_step_2_reg_n_77_[10] ;
  wire \sum_step_2_reg_n_77_[11] ;
  wire \sum_step_2_reg_n_77_[12] ;
  wire \sum_step_2_reg_n_77_[13] ;
  wire \sum_step_2_reg_n_77_[7] ;
  wire \sum_step_2_reg_n_77_[8] ;
  wire \sum_step_2_reg_n_77_[9] ;
  wire \sum_step_2_reg_n_78_[10] ;
  wire \sum_step_2_reg_n_78_[11] ;
  wire \sum_step_2_reg_n_78_[12] ;
  wire \sum_step_2_reg_n_78_[13] ;
  wire \sum_step_2_reg_n_78_[7] ;
  wire \sum_step_2_reg_n_78_[8] ;
  wire \sum_step_2_reg_n_78_[9] ;
  wire \sum_step_2_reg_n_79_[10] ;
  wire \sum_step_2_reg_n_79_[11] ;
  wire \sum_step_2_reg_n_79_[12] ;
  wire \sum_step_2_reg_n_79_[13] ;
  wire \sum_step_2_reg_n_79_[7] ;
  wire \sum_step_2_reg_n_79_[8] ;
  wire \sum_step_2_reg_n_79_[9] ;
  wire \sum_step_2_reg_n_80_[10] ;
  wire \sum_step_2_reg_n_80_[11] ;
  wire \sum_step_2_reg_n_80_[12] ;
  wire \sum_step_2_reg_n_80_[13] ;
  wire \sum_step_2_reg_n_80_[7] ;
  wire \sum_step_2_reg_n_80_[8] ;
  wire \sum_step_2_reg_n_80_[9] ;
  wire \sum_step_2_reg_n_81_[10] ;
  wire \sum_step_2_reg_n_81_[11] ;
  wire \sum_step_2_reg_n_81_[12] ;
  wire \sum_step_2_reg_n_81_[13] ;
  wire \sum_step_2_reg_n_81_[7] ;
  wire \sum_step_2_reg_n_81_[8] ;
  wire \sum_step_2_reg_n_81_[9] ;
  wire \sum_step_2_reg_n_82_[10] ;
  wire \sum_step_2_reg_n_82_[11] ;
  wire \sum_step_2_reg_n_82_[12] ;
  wire \sum_step_2_reg_n_82_[13] ;
  wire \sum_step_2_reg_n_82_[7] ;
  wire \sum_step_2_reg_n_82_[8] ;
  wire \sum_step_2_reg_n_82_[9] ;
  wire \sum_step_2_reg_n_83_[10] ;
  wire \sum_step_2_reg_n_83_[11] ;
  wire \sum_step_2_reg_n_83_[12] ;
  wire \sum_step_2_reg_n_83_[13] ;
  wire \sum_step_2_reg_n_83_[7] ;
  wire \sum_step_2_reg_n_83_[8] ;
  wire \sum_step_2_reg_n_83_[9] ;
  wire \sum_step_2_reg_n_84_[10] ;
  wire \sum_step_2_reg_n_84_[11] ;
  wire \sum_step_2_reg_n_84_[12] ;
  wire \sum_step_2_reg_n_84_[13] ;
  wire \sum_step_2_reg_n_84_[7] ;
  wire \sum_step_2_reg_n_84_[8] ;
  wire \sum_step_2_reg_n_84_[9] ;
  wire \sum_step_2_reg_n_85_[10] ;
  wire \sum_step_2_reg_n_85_[11] ;
  wire \sum_step_2_reg_n_85_[12] ;
  wire \sum_step_2_reg_n_85_[13] ;
  wire \sum_step_2_reg_n_85_[7] ;
  wire \sum_step_2_reg_n_85_[8] ;
  wire \sum_step_2_reg_n_85_[9] ;
  wire \sum_step_2_reg_n_86_[10] ;
  wire \sum_step_2_reg_n_86_[11] ;
  wire \sum_step_2_reg_n_86_[12] ;
  wire \sum_step_2_reg_n_86_[13] ;
  wire \sum_step_2_reg_n_86_[7] ;
  wire \sum_step_2_reg_n_86_[8] ;
  wire \sum_step_2_reg_n_86_[9] ;
  wire \sum_step_2_reg_n_87_[10] ;
  wire \sum_step_2_reg_n_87_[11] ;
  wire \sum_step_2_reg_n_87_[12] ;
  wire \sum_step_2_reg_n_87_[13] ;
  wire \sum_step_2_reg_n_87_[7] ;
  wire \sum_step_2_reg_n_87_[8] ;
  wire \sum_step_2_reg_n_87_[9] ;
  wire \sum_step_2_reg_n_88_[10] ;
  wire \sum_step_2_reg_n_88_[11] ;
  wire \sum_step_2_reg_n_88_[12] ;
  wire \sum_step_2_reg_n_88_[13] ;
  wire \sum_step_2_reg_n_88_[7] ;
  wire \sum_step_2_reg_n_88_[8] ;
  wire \sum_step_2_reg_n_88_[9] ;
  wire \sum_step_2_reg_n_89_[10] ;
  wire \sum_step_2_reg_n_89_[11] ;
  wire \sum_step_2_reg_n_89_[12] ;
  wire \sum_step_2_reg_n_89_[13] ;
  wire \sum_step_2_reg_n_89_[7] ;
  wire \sum_step_2_reg_n_89_[8] ;
  wire \sum_step_2_reg_n_89_[9] ;
  wire \sum_step_2_reg_n_90_[10] ;
  wire \sum_step_2_reg_n_90_[11] ;
  wire \sum_step_2_reg_n_90_[12] ;
  wire \sum_step_2_reg_n_90_[13] ;
  wire \sum_step_2_reg_n_90_[7] ;
  wire \sum_step_2_reg_n_90_[8] ;
  wire \sum_step_2_reg_n_90_[9] ;
  wire \sum_step_2_reg_n_91_[10] ;
  wire \sum_step_2_reg_n_91_[11] ;
  wire \sum_step_2_reg_n_91_[12] ;
  wire \sum_step_2_reg_n_91_[13] ;
  wire \sum_step_2_reg_n_91_[7] ;
  wire \sum_step_2_reg_n_91_[8] ;
  wire \sum_step_2_reg_n_91_[9] ;
  wire \sum_step_2_reg_n_92_[10] ;
  wire \sum_step_2_reg_n_92_[11] ;
  wire \sum_step_2_reg_n_92_[12] ;
  wire \sum_step_2_reg_n_92_[13] ;
  wire \sum_step_2_reg_n_92_[7] ;
  wire \sum_step_2_reg_n_92_[8] ;
  wire \sum_step_2_reg_n_92_[9] ;
  wire \sum_step_2_reg_n_93_[10] ;
  wire \sum_step_2_reg_n_93_[11] ;
  wire \sum_step_2_reg_n_93_[12] ;
  wire \sum_step_2_reg_n_93_[13] ;
  wire \sum_step_2_reg_n_93_[7] ;
  wire \sum_step_2_reg_n_93_[8] ;
  wire \sum_step_2_reg_n_93_[9] ;
  wire \sum_step_2_reg_n_94_[10] ;
  wire \sum_step_2_reg_n_94_[11] ;
  wire \sum_step_2_reg_n_94_[12] ;
  wire \sum_step_2_reg_n_94_[13] ;
  wire \sum_step_2_reg_n_94_[7] ;
  wire \sum_step_2_reg_n_94_[8] ;
  wire \sum_step_2_reg_n_94_[9] ;
  wire \sum_step_2_reg_n_95_[10] ;
  wire \sum_step_2_reg_n_95_[11] ;
  wire \sum_step_2_reg_n_95_[12] ;
  wire \sum_step_2_reg_n_95_[13] ;
  wire \sum_step_2_reg_n_95_[7] ;
  wire \sum_step_2_reg_n_95_[8] ;
  wire \sum_step_2_reg_n_95_[9] ;
  wire \sum_step_2_reg_n_96_[10] ;
  wire \sum_step_2_reg_n_96_[11] ;
  wire \sum_step_2_reg_n_96_[12] ;
  wire \sum_step_2_reg_n_96_[13] ;
  wire \sum_step_2_reg_n_96_[7] ;
  wire \sum_step_2_reg_n_96_[8] ;
  wire \sum_step_2_reg_n_96_[9] ;
  wire \sum_step_2_reg_n_97_[10] ;
  wire \sum_step_2_reg_n_97_[11] ;
  wire \sum_step_2_reg_n_97_[12] ;
  wire \sum_step_2_reg_n_97_[13] ;
  wire \sum_step_2_reg_n_97_[7] ;
  wire \sum_step_2_reg_n_97_[8] ;
  wire \sum_step_2_reg_n_97_[9] ;
  wire \sum_step_2_reg_n_98_[10] ;
  wire \sum_step_2_reg_n_98_[11] ;
  wire \sum_step_2_reg_n_98_[12] ;
  wire \sum_step_2_reg_n_98_[13] ;
  wire \sum_step_2_reg_n_98_[7] ;
  wire \sum_step_2_reg_n_98_[8] ;
  wire \sum_step_2_reg_n_98_[9] ;
  wire \sum_step_2_reg_n_99_[10] ;
  wire \sum_step_2_reg_n_99_[11] ;
  wire \sum_step_2_reg_n_99_[12] ;
  wire \sum_step_2_reg_n_99_[13] ;
  wire \sum_step_2_reg_n_99_[7] ;
  wire \sum_step_2_reg_n_99_[8] ;
  wire \sum_step_2_reg_n_99_[9] ;
  wire \sum_step_3_reg_n_100_[0] ;
  wire \sum_step_3_reg_n_100_[1] ;
  wire \sum_step_3_reg_n_100_[2] ;
  wire \sum_step_3_reg_n_100_[3] ;
  wire \sum_step_3_reg_n_100_[4] ;
  wire \sum_step_3_reg_n_100_[5] ;
  wire \sum_step_3_reg_n_100_[6] ;
  wire \sum_step_3_reg_n_101_[0] ;
  wire \sum_step_3_reg_n_101_[1] ;
  wire \sum_step_3_reg_n_101_[2] ;
  wire \sum_step_3_reg_n_101_[3] ;
  wire \sum_step_3_reg_n_101_[4] ;
  wire \sum_step_3_reg_n_101_[5] ;
  wire \sum_step_3_reg_n_101_[6] ;
  wire \sum_step_3_reg_n_102_[0] ;
  wire \sum_step_3_reg_n_102_[1] ;
  wire \sum_step_3_reg_n_102_[2] ;
  wire \sum_step_3_reg_n_102_[3] ;
  wire \sum_step_3_reg_n_102_[4] ;
  wire \sum_step_3_reg_n_102_[5] ;
  wire \sum_step_3_reg_n_102_[6] ;
  wire \sum_step_3_reg_n_103_[0] ;
  wire \sum_step_3_reg_n_103_[1] ;
  wire \sum_step_3_reg_n_103_[2] ;
  wire \sum_step_3_reg_n_103_[3] ;
  wire \sum_step_3_reg_n_103_[4] ;
  wire \sum_step_3_reg_n_103_[5] ;
  wire \sum_step_3_reg_n_103_[6] ;
  wire \sum_step_3_reg_n_104_[0] ;
  wire \sum_step_3_reg_n_104_[1] ;
  wire \sum_step_3_reg_n_104_[2] ;
  wire \sum_step_3_reg_n_104_[3] ;
  wire \sum_step_3_reg_n_104_[4] ;
  wire \sum_step_3_reg_n_104_[5] ;
  wire \sum_step_3_reg_n_104_[6] ;
  wire \sum_step_3_reg_n_105_[0] ;
  wire \sum_step_3_reg_n_105_[1] ;
  wire \sum_step_3_reg_n_105_[2] ;
  wire \sum_step_3_reg_n_105_[3] ;
  wire \sum_step_3_reg_n_105_[4] ;
  wire \sum_step_3_reg_n_105_[5] ;
  wire \sum_step_3_reg_n_105_[6] ;
  wire \sum_step_3_reg_n_106_[4] ;
  wire \sum_step_3_reg_n_106_[5] ;
  wire \sum_step_3_reg_n_106_[6] ;
  wire \sum_step_3_reg_n_107_[4] ;
  wire \sum_step_3_reg_n_107_[5] ;
  wire \sum_step_3_reg_n_107_[6] ;
  wire \sum_step_3_reg_n_108_[4] ;
  wire \sum_step_3_reg_n_108_[5] ;
  wire \sum_step_3_reg_n_108_[6] ;
  wire \sum_step_3_reg_n_109_[4] ;
  wire \sum_step_3_reg_n_109_[5] ;
  wire \sum_step_3_reg_n_109_[6] ;
  wire \sum_step_3_reg_n_110_[4] ;
  wire \sum_step_3_reg_n_110_[5] ;
  wire \sum_step_3_reg_n_110_[6] ;
  wire \sum_step_3_reg_n_111_[4] ;
  wire \sum_step_3_reg_n_111_[5] ;
  wire \sum_step_3_reg_n_111_[6] ;
  wire \sum_step_3_reg_n_112_[4] ;
  wire \sum_step_3_reg_n_112_[5] ;
  wire \sum_step_3_reg_n_112_[6] ;
  wire \sum_step_3_reg_n_113_[4] ;
  wire \sum_step_3_reg_n_113_[5] ;
  wire \sum_step_3_reg_n_113_[6] ;
  wire \sum_step_3_reg_n_114_[4] ;
  wire \sum_step_3_reg_n_114_[5] ;
  wire \sum_step_3_reg_n_114_[6] ;
  wire \sum_step_3_reg_n_115_[4] ;
  wire \sum_step_3_reg_n_115_[5] ;
  wire \sum_step_3_reg_n_115_[6] ;
  wire \sum_step_3_reg_n_116_[4] ;
  wire \sum_step_3_reg_n_116_[5] ;
  wire \sum_step_3_reg_n_116_[6] ;
  wire \sum_step_3_reg_n_117_[4] ;
  wire \sum_step_3_reg_n_117_[5] ;
  wire \sum_step_3_reg_n_117_[6] ;
  wire \sum_step_3_reg_n_118_[4] ;
  wire \sum_step_3_reg_n_118_[5] ;
  wire \sum_step_3_reg_n_118_[6] ;
  wire \sum_step_3_reg_n_119_[4] ;
  wire \sum_step_3_reg_n_119_[5] ;
  wire \sum_step_3_reg_n_119_[6] ;
  wire \sum_step_3_reg_n_120_[4] ;
  wire \sum_step_3_reg_n_120_[5] ;
  wire \sum_step_3_reg_n_120_[6] ;
  wire \sum_step_3_reg_n_121_[4] ;
  wire \sum_step_3_reg_n_121_[5] ;
  wire \sum_step_3_reg_n_121_[6] ;
  wire \sum_step_3_reg_n_122_[4] ;
  wire \sum_step_3_reg_n_122_[5] ;
  wire \sum_step_3_reg_n_122_[6] ;
  wire \sum_step_3_reg_n_123_[4] ;
  wire \sum_step_3_reg_n_123_[5] ;
  wire \sum_step_3_reg_n_123_[6] ;
  wire \sum_step_3_reg_n_124_[4] ;
  wire \sum_step_3_reg_n_124_[5] ;
  wire \sum_step_3_reg_n_124_[6] ;
  wire \sum_step_3_reg_n_125_[4] ;
  wire \sum_step_3_reg_n_125_[5] ;
  wire \sum_step_3_reg_n_125_[6] ;
  wire \sum_step_3_reg_n_126_[4] ;
  wire \sum_step_3_reg_n_126_[5] ;
  wire \sum_step_3_reg_n_126_[6] ;
  wire \sum_step_3_reg_n_127_[4] ;
  wire \sum_step_3_reg_n_127_[5] ;
  wire \sum_step_3_reg_n_127_[6] ;
  wire \sum_step_3_reg_n_128_[4] ;
  wire \sum_step_3_reg_n_128_[5] ;
  wire \sum_step_3_reg_n_128_[6] ;
  wire \sum_step_3_reg_n_129_[4] ;
  wire \sum_step_3_reg_n_129_[5] ;
  wire \sum_step_3_reg_n_129_[6] ;
  wire \sum_step_3_reg_n_130_[4] ;
  wire \sum_step_3_reg_n_130_[5] ;
  wire \sum_step_3_reg_n_130_[6] ;
  wire \sum_step_3_reg_n_131_[4] ;
  wire \sum_step_3_reg_n_131_[5] ;
  wire \sum_step_3_reg_n_131_[6] ;
  wire \sum_step_3_reg_n_132_[4] ;
  wire \sum_step_3_reg_n_132_[5] ;
  wire \sum_step_3_reg_n_132_[6] ;
  wire \sum_step_3_reg_n_133_[4] ;
  wire \sum_step_3_reg_n_133_[5] ;
  wire \sum_step_3_reg_n_133_[6] ;
  wire \sum_step_3_reg_n_134_[4] ;
  wire \sum_step_3_reg_n_134_[5] ;
  wire \sum_step_3_reg_n_134_[6] ;
  wire \sum_step_3_reg_n_135_[4] ;
  wire \sum_step_3_reg_n_135_[5] ;
  wire \sum_step_3_reg_n_135_[6] ;
  wire \sum_step_3_reg_n_136_[4] ;
  wire \sum_step_3_reg_n_136_[5] ;
  wire \sum_step_3_reg_n_136_[6] ;
  wire \sum_step_3_reg_n_137_[4] ;
  wire \sum_step_3_reg_n_137_[5] ;
  wire \sum_step_3_reg_n_137_[6] ;
  wire \sum_step_3_reg_n_138_[4] ;
  wire \sum_step_3_reg_n_138_[5] ;
  wire \sum_step_3_reg_n_138_[6] ;
  wire \sum_step_3_reg_n_139_[4] ;
  wire \sum_step_3_reg_n_139_[5] ;
  wire \sum_step_3_reg_n_139_[6] ;
  wire \sum_step_3_reg_n_140_[4] ;
  wire \sum_step_3_reg_n_140_[5] ;
  wire \sum_step_3_reg_n_140_[6] ;
  wire \sum_step_3_reg_n_141_[4] ;
  wire \sum_step_3_reg_n_141_[5] ;
  wire \sum_step_3_reg_n_141_[6] ;
  wire \sum_step_3_reg_n_142_[4] ;
  wire \sum_step_3_reg_n_142_[5] ;
  wire \sum_step_3_reg_n_142_[6] ;
  wire \sum_step_3_reg_n_143_[4] ;
  wire \sum_step_3_reg_n_143_[5] ;
  wire \sum_step_3_reg_n_143_[6] ;
  wire \sum_step_3_reg_n_144_[4] ;
  wire \sum_step_3_reg_n_144_[5] ;
  wire \sum_step_3_reg_n_144_[6] ;
  wire \sum_step_3_reg_n_145_[4] ;
  wire \sum_step_3_reg_n_145_[5] ;
  wire \sum_step_3_reg_n_145_[6] ;
  wire \sum_step_3_reg_n_146_[4] ;
  wire \sum_step_3_reg_n_146_[5] ;
  wire \sum_step_3_reg_n_146_[6] ;
  wire \sum_step_3_reg_n_147_[4] ;
  wire \sum_step_3_reg_n_147_[5] ;
  wire \sum_step_3_reg_n_147_[6] ;
  wire \sum_step_3_reg_n_148_[4] ;
  wire \sum_step_3_reg_n_148_[5] ;
  wire \sum_step_3_reg_n_148_[6] ;
  wire \sum_step_3_reg_n_149_[4] ;
  wire \sum_step_3_reg_n_149_[5] ;
  wire \sum_step_3_reg_n_149_[6] ;
  wire \sum_step_3_reg_n_150_[4] ;
  wire \sum_step_3_reg_n_150_[5] ;
  wire \sum_step_3_reg_n_150_[6] ;
  wire \sum_step_3_reg_n_151_[4] ;
  wire \sum_step_3_reg_n_151_[5] ;
  wire \sum_step_3_reg_n_151_[6] ;
  wire \sum_step_3_reg_n_152_[4] ;
  wire \sum_step_3_reg_n_152_[5] ;
  wire \sum_step_3_reg_n_152_[6] ;
  wire \sum_step_3_reg_n_153_[4] ;
  wire \sum_step_3_reg_n_153_[5] ;
  wire \sum_step_3_reg_n_153_[6] ;
  wire \sum_step_3_reg_n_74_[0] ;
  wire \sum_step_3_reg_n_74_[1] ;
  wire \sum_step_3_reg_n_74_[2] ;
  wire \sum_step_3_reg_n_74_[3] ;
  wire \sum_step_3_reg_n_74_[4] ;
  wire \sum_step_3_reg_n_74_[5] ;
  wire \sum_step_3_reg_n_74_[6] ;
  wire \sum_step_3_reg_n_75_[0] ;
  wire \sum_step_3_reg_n_75_[1] ;
  wire \sum_step_3_reg_n_75_[2] ;
  wire \sum_step_3_reg_n_75_[3] ;
  wire \sum_step_3_reg_n_75_[4] ;
  wire \sum_step_3_reg_n_75_[5] ;
  wire \sum_step_3_reg_n_75_[6] ;
  wire \sum_step_3_reg_n_76_[0] ;
  wire \sum_step_3_reg_n_76_[1] ;
  wire \sum_step_3_reg_n_76_[2] ;
  wire \sum_step_3_reg_n_76_[3] ;
  wire \sum_step_3_reg_n_76_[4] ;
  wire \sum_step_3_reg_n_76_[5] ;
  wire \sum_step_3_reg_n_76_[6] ;
  wire \sum_step_3_reg_n_77_[0] ;
  wire \sum_step_3_reg_n_77_[1] ;
  wire \sum_step_3_reg_n_77_[2] ;
  wire \sum_step_3_reg_n_77_[3] ;
  wire \sum_step_3_reg_n_77_[4] ;
  wire \sum_step_3_reg_n_77_[5] ;
  wire \sum_step_3_reg_n_77_[6] ;
  wire \sum_step_3_reg_n_78_[0] ;
  wire \sum_step_3_reg_n_78_[1] ;
  wire \sum_step_3_reg_n_78_[2] ;
  wire \sum_step_3_reg_n_78_[3] ;
  wire \sum_step_3_reg_n_78_[4] ;
  wire \sum_step_3_reg_n_78_[5] ;
  wire \sum_step_3_reg_n_78_[6] ;
  wire \sum_step_3_reg_n_79_[0] ;
  wire \sum_step_3_reg_n_79_[1] ;
  wire \sum_step_3_reg_n_79_[2] ;
  wire \sum_step_3_reg_n_79_[3] ;
  wire \sum_step_3_reg_n_79_[4] ;
  wire \sum_step_3_reg_n_79_[5] ;
  wire \sum_step_3_reg_n_79_[6] ;
  wire \sum_step_3_reg_n_80_[0] ;
  wire \sum_step_3_reg_n_80_[1] ;
  wire \sum_step_3_reg_n_80_[2] ;
  wire \sum_step_3_reg_n_80_[3] ;
  wire \sum_step_3_reg_n_80_[4] ;
  wire \sum_step_3_reg_n_80_[5] ;
  wire \sum_step_3_reg_n_80_[6] ;
  wire \sum_step_3_reg_n_81_[0] ;
  wire \sum_step_3_reg_n_81_[1] ;
  wire \sum_step_3_reg_n_81_[2] ;
  wire \sum_step_3_reg_n_81_[3] ;
  wire \sum_step_3_reg_n_81_[4] ;
  wire \sum_step_3_reg_n_81_[5] ;
  wire \sum_step_3_reg_n_81_[6] ;
  wire \sum_step_3_reg_n_82_[0] ;
  wire \sum_step_3_reg_n_82_[1] ;
  wire \sum_step_3_reg_n_82_[2] ;
  wire \sum_step_3_reg_n_82_[3] ;
  wire \sum_step_3_reg_n_82_[4] ;
  wire \sum_step_3_reg_n_82_[5] ;
  wire \sum_step_3_reg_n_82_[6] ;
  wire \sum_step_3_reg_n_83_[0] ;
  wire \sum_step_3_reg_n_83_[1] ;
  wire \sum_step_3_reg_n_83_[2] ;
  wire \sum_step_3_reg_n_83_[3] ;
  wire \sum_step_3_reg_n_83_[4] ;
  wire \sum_step_3_reg_n_83_[5] ;
  wire \sum_step_3_reg_n_83_[6] ;
  wire \sum_step_3_reg_n_84_[0] ;
  wire \sum_step_3_reg_n_84_[1] ;
  wire \sum_step_3_reg_n_84_[2] ;
  wire \sum_step_3_reg_n_84_[3] ;
  wire \sum_step_3_reg_n_84_[4] ;
  wire \sum_step_3_reg_n_84_[5] ;
  wire \sum_step_3_reg_n_84_[6] ;
  wire \sum_step_3_reg_n_85_[0] ;
  wire \sum_step_3_reg_n_85_[1] ;
  wire \sum_step_3_reg_n_85_[2] ;
  wire \sum_step_3_reg_n_85_[3] ;
  wire \sum_step_3_reg_n_85_[4] ;
  wire \sum_step_3_reg_n_85_[5] ;
  wire \sum_step_3_reg_n_85_[6] ;
  wire \sum_step_3_reg_n_86_[0] ;
  wire \sum_step_3_reg_n_86_[1] ;
  wire \sum_step_3_reg_n_86_[2] ;
  wire \sum_step_3_reg_n_86_[3] ;
  wire \sum_step_3_reg_n_86_[4] ;
  wire \sum_step_3_reg_n_86_[5] ;
  wire \sum_step_3_reg_n_86_[6] ;
  wire \sum_step_3_reg_n_87_[0] ;
  wire \sum_step_3_reg_n_87_[1] ;
  wire \sum_step_3_reg_n_87_[2] ;
  wire \sum_step_3_reg_n_87_[3] ;
  wire \sum_step_3_reg_n_87_[4] ;
  wire \sum_step_3_reg_n_87_[5] ;
  wire \sum_step_3_reg_n_87_[6] ;
  wire \sum_step_3_reg_n_88_[0] ;
  wire \sum_step_3_reg_n_88_[1] ;
  wire \sum_step_3_reg_n_88_[2] ;
  wire \sum_step_3_reg_n_88_[3] ;
  wire \sum_step_3_reg_n_88_[4] ;
  wire \sum_step_3_reg_n_88_[5] ;
  wire \sum_step_3_reg_n_88_[6] ;
  wire \sum_step_3_reg_n_89_[0] ;
  wire \sum_step_3_reg_n_89_[1] ;
  wire \sum_step_3_reg_n_89_[2] ;
  wire \sum_step_3_reg_n_89_[3] ;
  wire \sum_step_3_reg_n_89_[4] ;
  wire \sum_step_3_reg_n_89_[5] ;
  wire \sum_step_3_reg_n_89_[6] ;
  wire \sum_step_3_reg_n_90_[0] ;
  wire \sum_step_3_reg_n_90_[1] ;
  wire \sum_step_3_reg_n_90_[2] ;
  wire \sum_step_3_reg_n_90_[3] ;
  wire \sum_step_3_reg_n_90_[4] ;
  wire \sum_step_3_reg_n_90_[5] ;
  wire \sum_step_3_reg_n_90_[6] ;
  wire \sum_step_3_reg_n_91_[0] ;
  wire \sum_step_3_reg_n_91_[1] ;
  wire \sum_step_3_reg_n_91_[2] ;
  wire \sum_step_3_reg_n_91_[3] ;
  wire \sum_step_3_reg_n_91_[4] ;
  wire \sum_step_3_reg_n_91_[5] ;
  wire \sum_step_3_reg_n_91_[6] ;
  wire \sum_step_3_reg_n_92_[0] ;
  wire \sum_step_3_reg_n_92_[1] ;
  wire \sum_step_3_reg_n_92_[2] ;
  wire \sum_step_3_reg_n_92_[3] ;
  wire \sum_step_3_reg_n_92_[4] ;
  wire \sum_step_3_reg_n_92_[5] ;
  wire \sum_step_3_reg_n_92_[6] ;
  wire \sum_step_3_reg_n_93_[0] ;
  wire \sum_step_3_reg_n_93_[1] ;
  wire \sum_step_3_reg_n_93_[2] ;
  wire \sum_step_3_reg_n_93_[3] ;
  wire \sum_step_3_reg_n_93_[4] ;
  wire \sum_step_3_reg_n_93_[5] ;
  wire \sum_step_3_reg_n_93_[6] ;
  wire \sum_step_3_reg_n_94_[0] ;
  wire \sum_step_3_reg_n_94_[1] ;
  wire \sum_step_3_reg_n_94_[2] ;
  wire \sum_step_3_reg_n_94_[3] ;
  wire \sum_step_3_reg_n_94_[4] ;
  wire \sum_step_3_reg_n_94_[5] ;
  wire \sum_step_3_reg_n_94_[6] ;
  wire \sum_step_3_reg_n_95_[0] ;
  wire \sum_step_3_reg_n_95_[1] ;
  wire \sum_step_3_reg_n_95_[2] ;
  wire \sum_step_3_reg_n_95_[3] ;
  wire \sum_step_3_reg_n_95_[4] ;
  wire \sum_step_3_reg_n_95_[5] ;
  wire \sum_step_3_reg_n_95_[6] ;
  wire \sum_step_3_reg_n_96_[0] ;
  wire \sum_step_3_reg_n_96_[1] ;
  wire \sum_step_3_reg_n_96_[2] ;
  wire \sum_step_3_reg_n_96_[3] ;
  wire \sum_step_3_reg_n_96_[4] ;
  wire \sum_step_3_reg_n_96_[5] ;
  wire \sum_step_3_reg_n_96_[6] ;
  wire \sum_step_3_reg_n_97_[0] ;
  wire \sum_step_3_reg_n_97_[1] ;
  wire \sum_step_3_reg_n_97_[2] ;
  wire \sum_step_3_reg_n_97_[3] ;
  wire \sum_step_3_reg_n_97_[4] ;
  wire \sum_step_3_reg_n_97_[5] ;
  wire \sum_step_3_reg_n_97_[6] ;
  wire \sum_step_3_reg_n_98_[0] ;
  wire \sum_step_3_reg_n_98_[1] ;
  wire \sum_step_3_reg_n_98_[2] ;
  wire \sum_step_3_reg_n_98_[3] ;
  wire \sum_step_3_reg_n_98_[4] ;
  wire \sum_step_3_reg_n_98_[5] ;
  wire \sum_step_3_reg_n_98_[6] ;
  wire \sum_step_3_reg_n_99_[0] ;
  wire \sum_step_3_reg_n_99_[1] ;
  wire \sum_step_3_reg_n_99_[2] ;
  wire \sum_step_3_reg_n_99_[3] ;
  wire \sum_step_3_reg_n_99_[4] ;
  wire \sum_step_3_reg_n_99_[5] ;
  wire \sum_step_3_reg_n_99_[6] ;
  wire [31:0]\sum_step_4_reg[3] ;
  wire \sum_step_4_reg_n_100_[0] ;
  wire \sum_step_4_reg_n_100_[1] ;
  wire \sum_step_4_reg_n_100_[2] ;
  wire \sum_step_4_reg_n_101_[0] ;
  wire \sum_step_4_reg_n_101_[1] ;
  wire \sum_step_4_reg_n_101_[2] ;
  wire \sum_step_4_reg_n_102_[0] ;
  wire \sum_step_4_reg_n_102_[1] ;
  wire \sum_step_4_reg_n_102_[2] ;
  wire \sum_step_4_reg_n_103_[0] ;
  wire \sum_step_4_reg_n_103_[1] ;
  wire \sum_step_4_reg_n_103_[2] ;
  wire \sum_step_4_reg_n_104_[0] ;
  wire \sum_step_4_reg_n_104_[1] ;
  wire \sum_step_4_reg_n_104_[2] ;
  wire \sum_step_4_reg_n_105_[0] ;
  wire \sum_step_4_reg_n_105_[1] ;
  wire \sum_step_4_reg_n_105_[2] ;
  wire \sum_step_4_reg_n_106_[2] ;
  wire \sum_step_4_reg_n_107_[2] ;
  wire \sum_step_4_reg_n_108_[2] ;
  wire \sum_step_4_reg_n_109_[2] ;
  wire \sum_step_4_reg_n_110_[2] ;
  wire \sum_step_4_reg_n_111_[2] ;
  wire \sum_step_4_reg_n_112_[2] ;
  wire \sum_step_4_reg_n_113_[2] ;
  wire \sum_step_4_reg_n_114_[2] ;
  wire \sum_step_4_reg_n_115_[2] ;
  wire \sum_step_4_reg_n_116_[2] ;
  wire \sum_step_4_reg_n_117_[2] ;
  wire \sum_step_4_reg_n_118_[2] ;
  wire \sum_step_4_reg_n_119_[2] ;
  wire \sum_step_4_reg_n_120_[2] ;
  wire \sum_step_4_reg_n_121_[2] ;
  wire \sum_step_4_reg_n_122_[2] ;
  wire \sum_step_4_reg_n_123_[2] ;
  wire \sum_step_4_reg_n_124_[2] ;
  wire \sum_step_4_reg_n_125_[2] ;
  wire \sum_step_4_reg_n_126_[2] ;
  wire \sum_step_4_reg_n_127_[2] ;
  wire \sum_step_4_reg_n_128_[2] ;
  wire \sum_step_4_reg_n_129_[2] ;
  wire \sum_step_4_reg_n_130_[2] ;
  wire \sum_step_4_reg_n_131_[2] ;
  wire \sum_step_4_reg_n_132_[2] ;
  wire \sum_step_4_reg_n_133_[2] ;
  wire \sum_step_4_reg_n_134_[2] ;
  wire \sum_step_4_reg_n_135_[2] ;
  wire \sum_step_4_reg_n_136_[2] ;
  wire \sum_step_4_reg_n_137_[2] ;
  wire \sum_step_4_reg_n_138_[2] ;
  wire \sum_step_4_reg_n_139_[2] ;
  wire \sum_step_4_reg_n_140_[2] ;
  wire \sum_step_4_reg_n_141_[2] ;
  wire \sum_step_4_reg_n_142_[2] ;
  wire \sum_step_4_reg_n_143_[2] ;
  wire \sum_step_4_reg_n_144_[2] ;
  wire \sum_step_4_reg_n_145_[2] ;
  wire \sum_step_4_reg_n_146_[2] ;
  wire \sum_step_4_reg_n_147_[2] ;
  wire \sum_step_4_reg_n_148_[2] ;
  wire \sum_step_4_reg_n_149_[2] ;
  wire \sum_step_4_reg_n_150_[2] ;
  wire \sum_step_4_reg_n_151_[2] ;
  wire \sum_step_4_reg_n_152_[2] ;
  wire \sum_step_4_reg_n_153_[2] ;
  wire \sum_step_4_reg_n_74_[0] ;
  wire \sum_step_4_reg_n_74_[1] ;
  wire \sum_step_4_reg_n_74_[2] ;
  wire \sum_step_4_reg_n_75_[0] ;
  wire \sum_step_4_reg_n_75_[1] ;
  wire \sum_step_4_reg_n_75_[2] ;
  wire \sum_step_4_reg_n_76_[0] ;
  wire \sum_step_4_reg_n_76_[1] ;
  wire \sum_step_4_reg_n_76_[2] ;
  wire \sum_step_4_reg_n_77_[0] ;
  wire \sum_step_4_reg_n_77_[1] ;
  wire \sum_step_4_reg_n_77_[2] ;
  wire \sum_step_4_reg_n_78_[0] ;
  wire \sum_step_4_reg_n_78_[1] ;
  wire \sum_step_4_reg_n_78_[2] ;
  wire \sum_step_4_reg_n_79_[0] ;
  wire \sum_step_4_reg_n_79_[1] ;
  wire \sum_step_4_reg_n_79_[2] ;
  wire \sum_step_4_reg_n_80_[0] ;
  wire \sum_step_4_reg_n_80_[1] ;
  wire \sum_step_4_reg_n_80_[2] ;
  wire \sum_step_4_reg_n_81_[0] ;
  wire \sum_step_4_reg_n_81_[1] ;
  wire \sum_step_4_reg_n_81_[2] ;
  wire \sum_step_4_reg_n_82_[0] ;
  wire \sum_step_4_reg_n_82_[1] ;
  wire \sum_step_4_reg_n_82_[2] ;
  wire \sum_step_4_reg_n_83_[0] ;
  wire \sum_step_4_reg_n_83_[1] ;
  wire \sum_step_4_reg_n_83_[2] ;
  wire \sum_step_4_reg_n_84_[0] ;
  wire \sum_step_4_reg_n_84_[1] ;
  wire \sum_step_4_reg_n_84_[2] ;
  wire \sum_step_4_reg_n_85_[0] ;
  wire \sum_step_4_reg_n_85_[1] ;
  wire \sum_step_4_reg_n_85_[2] ;
  wire \sum_step_4_reg_n_86_[0] ;
  wire \sum_step_4_reg_n_86_[1] ;
  wire \sum_step_4_reg_n_86_[2] ;
  wire \sum_step_4_reg_n_87_[0] ;
  wire \sum_step_4_reg_n_87_[1] ;
  wire \sum_step_4_reg_n_87_[2] ;
  wire \sum_step_4_reg_n_88_[0] ;
  wire \sum_step_4_reg_n_88_[1] ;
  wire \sum_step_4_reg_n_88_[2] ;
  wire \sum_step_4_reg_n_89_[0] ;
  wire \sum_step_4_reg_n_89_[1] ;
  wire \sum_step_4_reg_n_89_[2] ;
  wire \sum_step_4_reg_n_90_[0] ;
  wire \sum_step_4_reg_n_90_[1] ;
  wire \sum_step_4_reg_n_90_[2] ;
  wire \sum_step_4_reg_n_91_[0] ;
  wire \sum_step_4_reg_n_91_[1] ;
  wire \sum_step_4_reg_n_91_[2] ;
  wire \sum_step_4_reg_n_92_[0] ;
  wire \sum_step_4_reg_n_92_[1] ;
  wire \sum_step_4_reg_n_92_[2] ;
  wire \sum_step_4_reg_n_93_[0] ;
  wire \sum_step_4_reg_n_93_[1] ;
  wire \sum_step_4_reg_n_93_[2] ;
  wire \sum_step_4_reg_n_94_[0] ;
  wire \sum_step_4_reg_n_94_[1] ;
  wire \sum_step_4_reg_n_94_[2] ;
  wire \sum_step_4_reg_n_95_[0] ;
  wire \sum_step_4_reg_n_95_[1] ;
  wire \sum_step_4_reg_n_95_[2] ;
  wire \sum_step_4_reg_n_96_[0] ;
  wire \sum_step_4_reg_n_96_[1] ;
  wire \sum_step_4_reg_n_96_[2] ;
  wire \sum_step_4_reg_n_97_[0] ;
  wire \sum_step_4_reg_n_97_[1] ;
  wire \sum_step_4_reg_n_97_[2] ;
  wire \sum_step_4_reg_n_98_[0] ;
  wire \sum_step_4_reg_n_98_[1] ;
  wire \sum_step_4_reg_n_98_[2] ;
  wire \sum_step_4_reg_n_99_[0] ;
  wire \sum_step_4_reg_n_99_[1] ;
  wire \sum_step_4_reg_n_99_[2] ;
  wire \sum_step_5[1][11]_i_2_n_0 ;
  wire \sum_step_5[1][11]_i_3_n_0 ;
  wire \sum_step_5[1][11]_i_4_n_0 ;
  wire \sum_step_5[1][11]_i_5_n_0 ;
  wire \sum_step_5[1][15]_i_2_n_0 ;
  wire \sum_step_5[1][15]_i_3_n_0 ;
  wire \sum_step_5[1][15]_i_4_n_0 ;
  wire \sum_step_5[1][15]_i_5_n_0 ;
  wire \sum_step_5[1][19]_i_2_n_0 ;
  wire \sum_step_5[1][19]_i_3_n_0 ;
  wire \sum_step_5[1][19]_i_4_n_0 ;
  wire \sum_step_5[1][19]_i_5_n_0 ;
  wire \sum_step_5[1][23]_i_2_n_0 ;
  wire \sum_step_5[1][23]_i_3_n_0 ;
  wire \sum_step_5[1][23]_i_4_n_0 ;
  wire \sum_step_5[1][23]_i_5_n_0 ;
  wire \sum_step_5[1][27]_i_2_n_0 ;
  wire \sum_step_5[1][27]_i_3_n_0 ;
  wire \sum_step_5[1][27]_i_4_n_0 ;
  wire \sum_step_5[1][27]_i_5_n_0 ;
  wire \sum_step_5[1][31]_i_2_n_0 ;
  wire \sum_step_5[1][31]_i_3_n_0 ;
  wire \sum_step_5[1][31]_i_4_n_0 ;
  wire \sum_step_5[1][31]_i_5_n_0 ;
  wire \sum_step_5[1][3]_i_2_n_0 ;
  wire \sum_step_5[1][3]_i_3_n_0 ;
  wire \sum_step_5[1][3]_i_4_n_0 ;
  wire \sum_step_5[1][3]_i_5_n_0 ;
  wire \sum_step_5[1][7]_i_2_n_0 ;
  wire \sum_step_5[1][7]_i_3_n_0 ;
  wire \sum_step_5[1][7]_i_4_n_0 ;
  wire \sum_step_5[1][7]_i_5_n_0 ;
  wire [31:0]\sum_step_5_reg[1] ;
  wire \sum_step_5_reg[1][11]_i_1_n_0 ;
  wire \sum_step_5_reg[1][11]_i_1_n_1 ;
  wire \sum_step_5_reg[1][11]_i_1_n_2 ;
  wire \sum_step_5_reg[1][11]_i_1_n_3 ;
  wire \sum_step_5_reg[1][11]_i_1_n_4 ;
  wire \sum_step_5_reg[1][11]_i_1_n_5 ;
  wire \sum_step_5_reg[1][11]_i_1_n_6 ;
  wire \sum_step_5_reg[1][11]_i_1_n_7 ;
  wire \sum_step_5_reg[1][15]_i_1_n_0 ;
  wire \sum_step_5_reg[1][15]_i_1_n_1 ;
  wire \sum_step_5_reg[1][15]_i_1_n_2 ;
  wire \sum_step_5_reg[1][15]_i_1_n_3 ;
  wire \sum_step_5_reg[1][15]_i_1_n_4 ;
  wire \sum_step_5_reg[1][15]_i_1_n_5 ;
  wire \sum_step_5_reg[1][15]_i_1_n_6 ;
  wire \sum_step_5_reg[1][15]_i_1_n_7 ;
  wire \sum_step_5_reg[1][19]_i_1_n_0 ;
  wire \sum_step_5_reg[1][19]_i_1_n_1 ;
  wire \sum_step_5_reg[1][19]_i_1_n_2 ;
  wire \sum_step_5_reg[1][19]_i_1_n_3 ;
  wire \sum_step_5_reg[1][19]_i_1_n_4 ;
  wire \sum_step_5_reg[1][19]_i_1_n_5 ;
  wire \sum_step_5_reg[1][19]_i_1_n_6 ;
  wire \sum_step_5_reg[1][19]_i_1_n_7 ;
  wire \sum_step_5_reg[1][23]_i_1_n_0 ;
  wire \sum_step_5_reg[1][23]_i_1_n_1 ;
  wire \sum_step_5_reg[1][23]_i_1_n_2 ;
  wire \sum_step_5_reg[1][23]_i_1_n_3 ;
  wire \sum_step_5_reg[1][23]_i_1_n_4 ;
  wire \sum_step_5_reg[1][23]_i_1_n_5 ;
  wire \sum_step_5_reg[1][23]_i_1_n_6 ;
  wire \sum_step_5_reg[1][23]_i_1_n_7 ;
  wire \sum_step_5_reg[1][27]_i_1_n_0 ;
  wire \sum_step_5_reg[1][27]_i_1_n_1 ;
  wire \sum_step_5_reg[1][27]_i_1_n_2 ;
  wire \sum_step_5_reg[1][27]_i_1_n_3 ;
  wire \sum_step_5_reg[1][27]_i_1_n_4 ;
  wire \sum_step_5_reg[1][27]_i_1_n_5 ;
  wire \sum_step_5_reg[1][27]_i_1_n_6 ;
  wire \sum_step_5_reg[1][27]_i_1_n_7 ;
  wire \sum_step_5_reg[1][31]_i_1_n_1 ;
  wire \sum_step_5_reg[1][31]_i_1_n_2 ;
  wire \sum_step_5_reg[1][31]_i_1_n_3 ;
  wire \sum_step_5_reg[1][31]_i_1_n_4 ;
  wire \sum_step_5_reg[1][31]_i_1_n_5 ;
  wire \sum_step_5_reg[1][31]_i_1_n_6 ;
  wire \sum_step_5_reg[1][31]_i_1_n_7 ;
  wire \sum_step_5_reg[1][3]_i_1_n_0 ;
  wire \sum_step_5_reg[1][3]_i_1_n_1 ;
  wire \sum_step_5_reg[1][3]_i_1_n_2 ;
  wire \sum_step_5_reg[1][3]_i_1_n_3 ;
  wire \sum_step_5_reg[1][3]_i_1_n_4 ;
  wire \sum_step_5_reg[1][3]_i_1_n_5 ;
  wire \sum_step_5_reg[1][3]_i_1_n_6 ;
  wire \sum_step_5_reg[1][3]_i_1_n_7 ;
  wire \sum_step_5_reg[1][7]_i_1_n_0 ;
  wire \sum_step_5_reg[1][7]_i_1_n_1 ;
  wire \sum_step_5_reg[1][7]_i_1_n_2 ;
  wire \sum_step_5_reg[1][7]_i_1_n_3 ;
  wire \sum_step_5_reg[1][7]_i_1_n_4 ;
  wire \sum_step_5_reg[1][7]_i_1_n_5 ;
  wire \sum_step_5_reg[1][7]_i_1_n_6 ;
  wire \sum_step_5_reg[1][7]_i_1_n_7 ;
  wire \sum_step_5_reg_n_100_[0] ;
  wire \sum_step_5_reg_n_101_[0] ;
  wire \sum_step_5_reg_n_102_[0] ;
  wire \sum_step_5_reg_n_103_[0] ;
  wire \sum_step_5_reg_n_104_[0] ;
  wire \sum_step_5_reg_n_105_[0] ;
  wire \sum_step_5_reg_n_74_[0] ;
  wire \sum_step_5_reg_n_75_[0] ;
  wire \sum_step_5_reg_n_76_[0] ;
  wire \sum_step_5_reg_n_77_[0] ;
  wire \sum_step_5_reg_n_78_[0] ;
  wire \sum_step_5_reg_n_79_[0] ;
  wire \sum_step_5_reg_n_80_[0] ;
  wire \sum_step_5_reg_n_81_[0] ;
  wire \sum_step_5_reg_n_82_[0] ;
  wire \sum_step_5_reg_n_83_[0] ;
  wire \sum_step_5_reg_n_84_[0] ;
  wire \sum_step_5_reg_n_85_[0] ;
  wire \sum_step_5_reg_n_86_[0] ;
  wire \sum_step_5_reg_n_87_[0] ;
  wire \sum_step_5_reg_n_88_[0] ;
  wire \sum_step_5_reg_n_89_[0] ;
  wire \sum_step_5_reg_n_90_[0] ;
  wire \sum_step_5_reg_n_91_[0] ;
  wire \sum_step_5_reg_n_92_[0] ;
  wire \sum_step_5_reg_n_93_[0] ;
  wire \sum_step_5_reg_n_94_[0] ;
  wire \sum_step_5_reg_n_95_[0] ;
  wire \sum_step_5_reg_n_96_[0] ;
  wire \sum_step_5_reg_n_97_[0] ;
  wire \sum_step_5_reg_n_98_[0] ;
  wire \sum_step_5_reg_n_99_[0] ;
  wire [31:0]sum_value;
  wire \sum_value[11]_i_2_n_0 ;
  wire \sum_value[11]_i_3_n_0 ;
  wire \sum_value[11]_i_4_n_0 ;
  wire \sum_value[11]_i_5_n_0 ;
  wire \sum_value[15]_i_2_n_0 ;
  wire \sum_value[15]_i_3_n_0 ;
  wire \sum_value[15]_i_4_n_0 ;
  wire \sum_value[15]_i_5_n_0 ;
  wire \sum_value[19]_i_2_n_0 ;
  wire \sum_value[19]_i_3_n_0 ;
  wire \sum_value[19]_i_4_n_0 ;
  wire \sum_value[19]_i_5_n_0 ;
  wire \sum_value[23]_i_2_n_0 ;
  wire \sum_value[23]_i_3_n_0 ;
  wire \sum_value[23]_i_4_n_0 ;
  wire \sum_value[23]_i_5_n_0 ;
  wire \sum_value[27]_i_2_n_0 ;
  wire \sum_value[27]_i_3_n_0 ;
  wire \sum_value[27]_i_4_n_0 ;
  wire \sum_value[27]_i_5_n_0 ;
  wire \sum_value[31]_i_2_n_0 ;
  wire \sum_value[31]_i_3_n_0 ;
  wire \sum_value[31]_i_4_n_0 ;
  wire \sum_value[31]_i_5_n_0 ;
  wire \sum_value[3]_i_2_n_0 ;
  wire \sum_value[3]_i_3_n_0 ;
  wire \sum_value[3]_i_4_n_0 ;
  wire \sum_value[3]_i_5_n_0 ;
  wire \sum_value[7]_i_2_n_0 ;
  wire \sum_value[7]_i_3_n_0 ;
  wire \sum_value[7]_i_4_n_0 ;
  wire \sum_value[7]_i_5_n_0 ;
  wire \sum_value_reg[11]_i_1_n_0 ;
  wire \sum_value_reg[11]_i_1_n_1 ;
  wire \sum_value_reg[11]_i_1_n_2 ;
  wire \sum_value_reg[11]_i_1_n_3 ;
  wire \sum_value_reg[11]_i_1_n_4 ;
  wire \sum_value_reg[11]_i_1_n_5 ;
  wire \sum_value_reg[11]_i_1_n_6 ;
  wire \sum_value_reg[11]_i_1_n_7 ;
  wire \sum_value_reg[15]_i_1_n_0 ;
  wire \sum_value_reg[15]_i_1_n_1 ;
  wire \sum_value_reg[15]_i_1_n_2 ;
  wire \sum_value_reg[15]_i_1_n_3 ;
  wire \sum_value_reg[15]_i_1_n_4 ;
  wire \sum_value_reg[15]_i_1_n_5 ;
  wire \sum_value_reg[15]_i_1_n_6 ;
  wire \sum_value_reg[15]_i_1_n_7 ;
  wire \sum_value_reg[19]_i_1_n_0 ;
  wire \sum_value_reg[19]_i_1_n_1 ;
  wire \sum_value_reg[19]_i_1_n_2 ;
  wire \sum_value_reg[19]_i_1_n_3 ;
  wire \sum_value_reg[19]_i_1_n_4 ;
  wire \sum_value_reg[19]_i_1_n_5 ;
  wire \sum_value_reg[19]_i_1_n_6 ;
  wire \sum_value_reg[19]_i_1_n_7 ;
  wire \sum_value_reg[23]_i_1_n_0 ;
  wire \sum_value_reg[23]_i_1_n_1 ;
  wire \sum_value_reg[23]_i_1_n_2 ;
  wire \sum_value_reg[23]_i_1_n_3 ;
  wire \sum_value_reg[23]_i_1_n_4 ;
  wire \sum_value_reg[23]_i_1_n_5 ;
  wire \sum_value_reg[23]_i_1_n_6 ;
  wire \sum_value_reg[23]_i_1_n_7 ;
  wire \sum_value_reg[27]_i_1_n_0 ;
  wire \sum_value_reg[27]_i_1_n_1 ;
  wire \sum_value_reg[27]_i_1_n_2 ;
  wire \sum_value_reg[27]_i_1_n_3 ;
  wire \sum_value_reg[27]_i_1_n_4 ;
  wire \sum_value_reg[27]_i_1_n_5 ;
  wire \sum_value_reg[27]_i_1_n_6 ;
  wire \sum_value_reg[27]_i_1_n_7 ;
  wire \sum_value_reg[31]_i_1_n_1 ;
  wire \sum_value_reg[31]_i_1_n_2 ;
  wire \sum_value_reg[31]_i_1_n_3 ;
  wire \sum_value_reg[31]_i_1_n_4 ;
  wire \sum_value_reg[31]_i_1_n_5 ;
  wire \sum_value_reg[31]_i_1_n_6 ;
  wire \sum_value_reg[31]_i_1_n_7 ;
  wire \sum_value_reg[3]_i_1_n_0 ;
  wire \sum_value_reg[3]_i_1_n_1 ;
  wire \sum_value_reg[3]_i_1_n_2 ;
  wire \sum_value_reg[3]_i_1_n_3 ;
  wire \sum_value_reg[3]_i_1_n_4 ;
  wire \sum_value_reg[3]_i_1_n_5 ;
  wire \sum_value_reg[3]_i_1_n_6 ;
  wire \sum_value_reg[3]_i_1_n_7 ;
  wire \sum_value_reg[7]_i_1_n_0 ;
  wire \sum_value_reg[7]_i_1_n_1 ;
  wire \sum_value_reg[7]_i_1_n_2 ;
  wire \sum_value_reg[7]_i_1_n_3 ;
  wire \sum_value_reg[7]_i_1_n_4 ;
  wire \sum_value_reg[7]_i_1_n_5 ;
  wire \sum_value_reg[7]_i_1_n_6 ;
  wire \sum_value_reg[7]_i_1_n_7 ;
  wire \NLW_sum_step_1_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[0]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[10]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[10]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[10]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[10]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[10]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[10]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[10]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[10]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[10]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[10]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[10]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[11]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[11]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[11]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[11]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[11]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[11]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[11]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[11]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[11]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[11]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[11]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[12]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[12]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[12]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[12]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[12]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[12]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[12]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[12]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[12]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[12]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[12]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[13]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[13]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[13]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[13]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[13]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[13]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[13]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[13]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[13]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[13]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[13]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[14]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[14]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[14]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[14]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[14]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[14]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[14]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[14]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[14]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[14]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[15]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[15]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[15]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[15]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[15]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[15]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[15]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[15]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[15]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[15]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[16]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[16]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[16]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[16]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[16]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[16]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[16]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[16]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[16]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[16]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[17]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[17]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[17]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[17]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[17]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[17]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[17]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[17]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[17]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[17]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[18]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[18]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[18]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[18]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[18]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[18]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[18]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[18]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[18]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[18]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[19]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[19]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[19]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[19]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[19]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[19]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[19]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[19]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[19]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[19]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[1]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[1]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[20]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[20]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[20]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[20]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[20]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[20]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[20]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[20]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[20]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[20]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[21]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[21]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[21]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[21]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[21]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[21]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[21]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[21]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[21]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[21]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[22]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[22]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[22]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[22]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[22]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[22]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[22]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[22]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[22]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[22]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[23]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[23]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[23]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[23]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[23]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[23]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[23]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[23]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[23]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[23]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[24]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[24]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[24]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[24]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[24]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[24]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[24]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[24]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[24]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[24]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[25]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[25]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[25]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[25]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[25]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[25]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[25]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[25]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[25]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[25]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[26]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[26]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[26]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[26]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[26]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[26]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[26]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[26]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[26]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[26]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[27]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[27]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[27]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[27]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[27]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[27]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[27]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[27]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[27]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[27]_P_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[2]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[2]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[3]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[3]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[3]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[4]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[4]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[4]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[4]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[4]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[4]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[4]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[4]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[4]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[4]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[4]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[5]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[5]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[5]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[5]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[5]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[5]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[5]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[5]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[5]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[5]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[5]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[6]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[6]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[6]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[6]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[6]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[6]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[6]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[6]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[6]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[6]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[6]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[7]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[7]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[7]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[7]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[7]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[7]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[7]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[7]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[7]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[7]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[7]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[8]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[8]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[8]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[8]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[8]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[8]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[8]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[8]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[8]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[8]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[8]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[9]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[9]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[9]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[9]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[9]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_1_reg[9]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_1_reg[9]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_1_reg[9]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_1_reg[9]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_1_reg[9]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_1_reg[9]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_2_reg[0]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[10]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[10]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[10]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[10]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[10]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[10]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[10]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[10]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[10]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[10]_P_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[11]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[11]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[11]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[11]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[11]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[11]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[11]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[11]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[11]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[11]_P_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[12]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[12]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[12]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[12]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[12]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[12]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[12]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[12]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[12]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[12]_P_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[13]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[13]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[13]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[13]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[13]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[13]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[13]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[13]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[13]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[13]_P_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[1]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_2_reg[1]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[2]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_2_reg[2]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[3]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[3]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_2_reg[3]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[4]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[4]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[4]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[4]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[4]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[4]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[4]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[4]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[4]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[4]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_2_reg[4]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[5]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[5]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[5]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[5]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[5]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[5]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[5]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[5]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[5]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[5]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_2_reg[5]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[6]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[6]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[6]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[6]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[6]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[6]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[6]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[6]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[6]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[6]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_2_reg[6]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[7]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[7]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[7]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[7]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[7]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[7]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[7]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[7]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[7]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[7]_P_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[8]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[8]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[8]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[8]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[8]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[8]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[8]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[8]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[8]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[8]_P_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[9]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[9]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[9]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[9]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[9]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_2_reg[9]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_2_reg[9]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_2_reg[9]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_2_reg[9]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_2_reg[9]_P_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_3_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_3_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_3_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_3_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_3_reg[0]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_3_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_3_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_3_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_3_reg[1]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_3_reg[1]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_3_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_3_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_3_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_3_reg[2]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_3_reg[2]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[3]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[3]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[3]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[3]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[3]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[3]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_3_reg[3]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_3_reg[3]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_3_reg[3]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_3_reg[3]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_3_reg[3]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[4]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[4]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[4]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[4]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[4]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[4]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_3_reg[4]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_3_reg[4]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_3_reg[4]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_3_reg[4]_P_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[5]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[5]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[5]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[5]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[5]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[5]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_3_reg[5]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_3_reg[5]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_3_reg[5]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_3_reg[5]_P_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[6]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[6]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[6]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[6]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[6]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_3_reg[6]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_3_reg[6]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_3_reg[6]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_3_reg[6]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_3_reg[6]_P_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_4_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_4_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_4_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_4_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_4_reg[0]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_4_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_4_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_4_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_4_reg[1]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_4_reg[1]_PCOUT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_4_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_4_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_4_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_4_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_4_reg[2]_P_UNCONNECTED ;
  wire \NLW_sum_step_5_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_sum_step_5_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_sum_step_5_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_sum_step_5_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_sum_step_5_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_sum_step_5_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_sum_step_5_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_sum_step_5_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_sum_step_5_reg[0]_CARRYOUT_UNCONNECTED ;
  wire [47:32]\NLW_sum_step_5_reg[0]_P_UNCONNECTED ;
  wire [47:0]\NLW_sum_step_5_reg[0]_PCOUT_UNCONNECTED ;
  wire [3:3]\NLW_sum_step_5_reg[1][31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sum_value_reg[31]_i_1_CO_UNCONNECTED ;

  FDRE \data_out_s_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_s_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_s_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_s_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_s_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(sum_value[9]),
        .Q(Q[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[0] 
       (.A({\coeff_out_s_reg[0] [17],\coeff_out_s_reg[0] [17],\coeff_out_s_reg[0] [17],\coeff_out_s_reg[0] [17],\coeff_out_s_reg[0] [17],\coeff_out_s_reg[0] [17],\coeff_out_s_reg[0] [17],\coeff_out_s_reg[0] [17],\coeff_out_s_reg[0] [17],\coeff_out_s_reg[0] [17],\coeff_out_s_reg[0] [17],\coeff_out_s_reg[0] [17],\coeff_out_s_reg[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Data_in[7],Data_in[7],Data_in[7],Data_in[7],Data_in[7],Data_in[7],Data_in[7],Data_in[7],Data_in[7],Data_in[7],Data_in}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[0]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_75_[0] ,\sum_step_1_reg_n_76_[0] ,\sum_step_1_reg_n_77_[0] ,\sum_step_1_reg_n_78_[0] ,\sum_step_1_reg_n_79_[0] ,\sum_step_1_reg_n_80_[0] ,\sum_step_1_reg_n_81_[0] ,\sum_step_1_reg_n_82_[0] ,\sum_step_1_reg_n_83_[0] ,\sum_step_1_reg_n_84_[0] ,\sum_step_1_reg_n_85_[0] ,\sum_step_1_reg_n_86_[0] ,\sum_step_1_reg_n_87_[0] ,\sum_step_1_reg_n_88_[0] ,\sum_step_1_reg_n_89_[0] ,\sum_step_1_reg_n_90_[0] ,\sum_step_1_reg_n_91_[0] ,\sum_step_1_reg_n_92_[0] ,\sum_step_1_reg_n_93_[0] ,\sum_step_1_reg_n_94_[0] ,\sum_step_1_reg_n_95_[0] ,\sum_step_1_reg_n_96_[0] ,\sum_step_1_reg_n_97_[0] ,\sum_step_1_reg_n_98_[0] ,\sum_step_1_reg_n_99_[0] ,\sum_step_1_reg_n_100_[0] ,\sum_step_1_reg_n_101_[0] ,\sum_step_1_reg_n_102_[0] ,\sum_step_1_reg_n_103_[0] ,\sum_step_1_reg_n_104_[0] ,\sum_step_1_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[28] ),
        .PCOUT(\NLW_sum_step_1_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[10] 
       (.A({\coeff_out_s_reg[10] [17],\coeff_out_s_reg[10] [17],\coeff_out_s_reg[10] [17],\coeff_out_s_reg[10] [17],\coeff_out_s_reg[10] [17],\coeff_out_s_reg[10] [17],\coeff_out_s_reg[10] [17],\coeff_out_s_reg[10] [17],\coeff_out_s_reg[10] [17],\coeff_out_s_reg[10] [17],\coeff_out_s_reg[10] [17],\coeff_out_s_reg[10] [17],\coeff_out_s_reg[10] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[10]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[9][7] [7],\story_reg[9][7] [7],\story_reg[9][7] [7],\story_reg[9][7] [7],\story_reg[9][7] [7],\story_reg[9][7] [7],\story_reg[9][7] [7],\story_reg[9][7] [7],\story_reg[9][7] [7],\story_reg[9][7] [7],\story_reg[9][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[10]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[10]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[10]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[10]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[10]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[10]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_75_[10] ,\sum_step_1_reg_n_76_[10] ,\sum_step_1_reg_n_77_[10] ,\sum_step_1_reg_n_78_[10] ,\sum_step_1_reg_n_79_[10] ,\sum_step_1_reg_n_80_[10] ,\sum_step_1_reg_n_81_[10] ,\sum_step_1_reg_n_82_[10] ,\sum_step_1_reg_n_83_[10] ,\sum_step_1_reg_n_84_[10] ,\sum_step_1_reg_n_85_[10] ,\sum_step_1_reg_n_86_[10] ,\sum_step_1_reg_n_87_[10] ,\sum_step_1_reg_n_88_[10] ,\sum_step_1_reg_n_89_[10] ,\sum_step_1_reg_n_90_[10] ,\sum_step_1_reg_n_91_[10] ,\sum_step_1_reg_n_92_[10] ,\sum_step_1_reg_n_93_[10] ,\sum_step_1_reg_n_94_[10] ,\sum_step_1_reg_n_95_[10] ,\sum_step_1_reg_n_96_[10] ,\sum_step_1_reg_n_97_[10] ,\sum_step_1_reg_n_98_[10] ,\sum_step_1_reg_n_99_[10] ,\sum_step_1_reg_n_100_[10] ,\sum_step_1_reg_n_101_[10] ,\sum_step_1_reg_n_102_[10] ,\sum_step_1_reg_n_103_[10] ,\sum_step_1_reg_n_104_[10] ,\sum_step_1_reg_n_105_[10] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[10]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[10]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[38] ),
        .PCOUT(\NLW_sum_step_1_reg[10]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[10]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[11] 
       (.A({\coeff_out_s_reg[11] [17],\coeff_out_s_reg[11] [17],\coeff_out_s_reg[11] [17],\coeff_out_s_reg[11] [17],\coeff_out_s_reg[11] [17],\coeff_out_s_reg[11] [17],\coeff_out_s_reg[11] [17],\coeff_out_s_reg[11] [17],\coeff_out_s_reg[11] [17],\coeff_out_s_reg[11] [17],\coeff_out_s_reg[11] [17],\coeff_out_s_reg[11] [17],\coeff_out_s_reg[11] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[11]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[10][7] [7],\story_reg[10][7] [7],\story_reg[10][7] [7],\story_reg[10][7] [7],\story_reg[10][7] [7],\story_reg[10][7] [7],\story_reg[10][7] [7],\story_reg[10][7] [7],\story_reg[10][7] [7],\story_reg[10][7] [7],\story_reg[10][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[11]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[11]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[11]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[11]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[11]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[11]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_75_[11] ,\sum_step_1_reg_n_76_[11] ,\sum_step_1_reg_n_77_[11] ,\sum_step_1_reg_n_78_[11] ,\sum_step_1_reg_n_79_[11] ,\sum_step_1_reg_n_80_[11] ,\sum_step_1_reg_n_81_[11] ,\sum_step_1_reg_n_82_[11] ,\sum_step_1_reg_n_83_[11] ,\sum_step_1_reg_n_84_[11] ,\sum_step_1_reg_n_85_[11] ,\sum_step_1_reg_n_86_[11] ,\sum_step_1_reg_n_87_[11] ,\sum_step_1_reg_n_88_[11] ,\sum_step_1_reg_n_89_[11] ,\sum_step_1_reg_n_90_[11] ,\sum_step_1_reg_n_91_[11] ,\sum_step_1_reg_n_92_[11] ,\sum_step_1_reg_n_93_[11] ,\sum_step_1_reg_n_94_[11] ,\sum_step_1_reg_n_95_[11] ,\sum_step_1_reg_n_96_[11] ,\sum_step_1_reg_n_97_[11] ,\sum_step_1_reg_n_98_[11] ,\sum_step_1_reg_n_99_[11] ,\sum_step_1_reg_n_100_[11] ,\sum_step_1_reg_n_101_[11] ,\sum_step_1_reg_n_102_[11] ,\sum_step_1_reg_n_103_[11] ,\sum_step_1_reg_n_104_[11] ,\sum_step_1_reg_n_105_[11] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[11]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[11]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[39] ),
        .PCOUT(\NLW_sum_step_1_reg[11]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[11]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[12] 
       (.A({\coeff_out_s_reg[12] [17],\coeff_out_s_reg[12] [17],\coeff_out_s_reg[12] [17],\coeff_out_s_reg[12] [17],\coeff_out_s_reg[12] [17],\coeff_out_s_reg[12] [17],\coeff_out_s_reg[12] [17],\coeff_out_s_reg[12] [17],\coeff_out_s_reg[12] [17],\coeff_out_s_reg[12] [17],\coeff_out_s_reg[12] [17],\coeff_out_s_reg[12] [17],\coeff_out_s_reg[12] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[12]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[11][7] [7],\story_reg[11][7] [7],\story_reg[11][7] [7],\story_reg[11][7] [7],\story_reg[11][7] [7],\story_reg[11][7] [7],\story_reg[11][7] [7],\story_reg[11][7] [7],\story_reg[11][7] [7],\story_reg[11][7] [7],\story_reg[11][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[12]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[12]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[12]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[12]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[12]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[12]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_75_[12] ,\sum_step_1_reg_n_76_[12] ,\sum_step_1_reg_n_77_[12] ,\sum_step_1_reg_n_78_[12] ,\sum_step_1_reg_n_79_[12] ,\sum_step_1_reg_n_80_[12] ,\sum_step_1_reg_n_81_[12] ,\sum_step_1_reg_n_82_[12] ,\sum_step_1_reg_n_83_[12] ,\sum_step_1_reg_n_84_[12] ,\sum_step_1_reg_n_85_[12] ,\sum_step_1_reg_n_86_[12] ,\sum_step_1_reg_n_87_[12] ,\sum_step_1_reg_n_88_[12] ,\sum_step_1_reg_n_89_[12] ,\sum_step_1_reg_n_90_[12] ,\sum_step_1_reg_n_91_[12] ,\sum_step_1_reg_n_92_[12] ,\sum_step_1_reg_n_93_[12] ,\sum_step_1_reg_n_94_[12] ,\sum_step_1_reg_n_95_[12] ,\sum_step_1_reg_n_96_[12] ,\sum_step_1_reg_n_97_[12] ,\sum_step_1_reg_n_98_[12] ,\sum_step_1_reg_n_99_[12] ,\sum_step_1_reg_n_100_[12] ,\sum_step_1_reg_n_101_[12] ,\sum_step_1_reg_n_102_[12] ,\sum_step_1_reg_n_103_[12] ,\sum_step_1_reg_n_104_[12] ,\sum_step_1_reg_n_105_[12] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[12]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[12]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[40] ),
        .PCOUT(\NLW_sum_step_1_reg[12]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[12]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[13] 
       (.A({\coeff_out_s_reg[13] [17],\coeff_out_s_reg[13] [17],\coeff_out_s_reg[13] [17],\coeff_out_s_reg[13] [17],\coeff_out_s_reg[13] [17],\coeff_out_s_reg[13] [17],\coeff_out_s_reg[13] [17],\coeff_out_s_reg[13] [17],\coeff_out_s_reg[13] [17],\coeff_out_s_reg[13] [17],\coeff_out_s_reg[13] [17],\coeff_out_s_reg[13] [17],\coeff_out_s_reg[13] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[13]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[12][7] [7],\story_reg[12][7] [7],\story_reg[12][7] [7],\story_reg[12][7] [7],\story_reg[12][7] [7],\story_reg[12][7] [7],\story_reg[12][7] [7],\story_reg[12][7] [7],\story_reg[12][7] [7],\story_reg[12][7] [7],\story_reg[12][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[13]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[13]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[13]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[13]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[13]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[13]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_75_[13] ,\sum_step_1_reg_n_76_[13] ,\sum_step_1_reg_n_77_[13] ,\sum_step_1_reg_n_78_[13] ,\sum_step_1_reg_n_79_[13] ,\sum_step_1_reg_n_80_[13] ,\sum_step_1_reg_n_81_[13] ,\sum_step_1_reg_n_82_[13] ,\sum_step_1_reg_n_83_[13] ,\sum_step_1_reg_n_84_[13] ,\sum_step_1_reg_n_85_[13] ,\sum_step_1_reg_n_86_[13] ,\sum_step_1_reg_n_87_[13] ,\sum_step_1_reg_n_88_[13] ,\sum_step_1_reg_n_89_[13] ,\sum_step_1_reg_n_90_[13] ,\sum_step_1_reg_n_91_[13] ,\sum_step_1_reg_n_92_[13] ,\sum_step_1_reg_n_93_[13] ,\sum_step_1_reg_n_94_[13] ,\sum_step_1_reg_n_95_[13] ,\sum_step_1_reg_n_96_[13] ,\sum_step_1_reg_n_97_[13] ,\sum_step_1_reg_n_98_[13] ,\sum_step_1_reg_n_99_[13] ,\sum_step_1_reg_n_100_[13] ,\sum_step_1_reg_n_101_[13] ,\sum_step_1_reg_n_102_[13] ,\sum_step_1_reg_n_103_[13] ,\sum_step_1_reg_n_104_[13] ,\sum_step_1_reg_n_105_[13] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[13]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[13]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[41] ),
        .PCOUT(\NLW_sum_step_1_reg[13]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[13]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[14] 
       (.A({\coeff_out_s_reg[14] [17],\coeff_out_s_reg[14] [17],\coeff_out_s_reg[14] [17],\coeff_out_s_reg[14] [17],\coeff_out_s_reg[14] [17],\coeff_out_s_reg[14] [17],\coeff_out_s_reg[14] [17],\coeff_out_s_reg[14] [17],\coeff_out_s_reg[14] [17],\coeff_out_s_reg[14] [17],\coeff_out_s_reg[14] [17],\coeff_out_s_reg[14] [17],\coeff_out_s_reg[14] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[14]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[13][7] [7],\story_reg[13][7] [7],\story_reg[13][7] [7],\story_reg[13][7] [7],\story_reg[13][7] [7],\story_reg[13][7] [7],\story_reg[13][7] [7],\story_reg[13][7] [7],\story_reg[13][7] [7],\story_reg[13][7] [7],\story_reg[13][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[14]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[14]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[14]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[14]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[14]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[14]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[14]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[14]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[42] ),
        .PCOUT({\sum_step_1_reg_n_106_[14] ,\sum_step_1_reg_n_107_[14] ,\sum_step_1_reg_n_108_[14] ,\sum_step_1_reg_n_109_[14] ,\sum_step_1_reg_n_110_[14] ,\sum_step_1_reg_n_111_[14] ,\sum_step_1_reg_n_112_[14] ,\sum_step_1_reg_n_113_[14] ,\sum_step_1_reg_n_114_[14] ,\sum_step_1_reg_n_115_[14] ,\sum_step_1_reg_n_116_[14] ,\sum_step_1_reg_n_117_[14] ,\sum_step_1_reg_n_118_[14] ,\sum_step_1_reg_n_119_[14] ,\sum_step_1_reg_n_120_[14] ,\sum_step_1_reg_n_121_[14] ,\sum_step_1_reg_n_122_[14] ,\sum_step_1_reg_n_123_[14] ,\sum_step_1_reg_n_124_[14] ,\sum_step_1_reg_n_125_[14] ,\sum_step_1_reg_n_126_[14] ,\sum_step_1_reg_n_127_[14] ,\sum_step_1_reg_n_128_[14] ,\sum_step_1_reg_n_129_[14] ,\sum_step_1_reg_n_130_[14] ,\sum_step_1_reg_n_131_[14] ,\sum_step_1_reg_n_132_[14] ,\sum_step_1_reg_n_133_[14] ,\sum_step_1_reg_n_134_[14] ,\sum_step_1_reg_n_135_[14] ,\sum_step_1_reg_n_136_[14] ,\sum_step_1_reg_n_137_[14] ,\sum_step_1_reg_n_138_[14] ,\sum_step_1_reg_n_139_[14] ,\sum_step_1_reg_n_140_[14] ,\sum_step_1_reg_n_141_[14] ,\sum_step_1_reg_n_142_[14] ,\sum_step_1_reg_n_143_[14] ,\sum_step_1_reg_n_144_[14] ,\sum_step_1_reg_n_145_[14] ,\sum_step_1_reg_n_146_[14] ,\sum_step_1_reg_n_147_[14] ,\sum_step_1_reg_n_148_[14] ,\sum_step_1_reg_n_149_[14] ,\sum_step_1_reg_n_150_[14] ,\sum_step_1_reg_n_151_[14] ,\sum_step_1_reg_n_152_[14] ,\sum_step_1_reg_n_153_[14] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[14]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[15] 
       (.A({\coeff_out_s_reg[15] [17],\coeff_out_s_reg[15] [17],\coeff_out_s_reg[15] [17],\coeff_out_s_reg[15] [17],\coeff_out_s_reg[15] [17],\coeff_out_s_reg[15] [17],\coeff_out_s_reg[15] [17],\coeff_out_s_reg[15] [17],\coeff_out_s_reg[15] [17],\coeff_out_s_reg[15] [17],\coeff_out_s_reg[15] [17],\coeff_out_s_reg[15] [17],\coeff_out_s_reg[15] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[15]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[14][7] [7],\story_reg[14][7] [7],\story_reg[14][7] [7],\story_reg[14][7] [7],\story_reg[14][7] [7],\story_reg[14][7] [7],\story_reg[14][7] [7],\story_reg[14][7] [7],\story_reg[14][7] [7],\story_reg[14][7] [7],\story_reg[14][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[15]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[15]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[15]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[15]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[15]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[15]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[15]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[15]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[43] ),
        .PCOUT({\sum_step_1_reg_n_106_[15] ,\sum_step_1_reg_n_107_[15] ,\sum_step_1_reg_n_108_[15] ,\sum_step_1_reg_n_109_[15] ,\sum_step_1_reg_n_110_[15] ,\sum_step_1_reg_n_111_[15] ,\sum_step_1_reg_n_112_[15] ,\sum_step_1_reg_n_113_[15] ,\sum_step_1_reg_n_114_[15] ,\sum_step_1_reg_n_115_[15] ,\sum_step_1_reg_n_116_[15] ,\sum_step_1_reg_n_117_[15] ,\sum_step_1_reg_n_118_[15] ,\sum_step_1_reg_n_119_[15] ,\sum_step_1_reg_n_120_[15] ,\sum_step_1_reg_n_121_[15] ,\sum_step_1_reg_n_122_[15] ,\sum_step_1_reg_n_123_[15] ,\sum_step_1_reg_n_124_[15] ,\sum_step_1_reg_n_125_[15] ,\sum_step_1_reg_n_126_[15] ,\sum_step_1_reg_n_127_[15] ,\sum_step_1_reg_n_128_[15] ,\sum_step_1_reg_n_129_[15] ,\sum_step_1_reg_n_130_[15] ,\sum_step_1_reg_n_131_[15] ,\sum_step_1_reg_n_132_[15] ,\sum_step_1_reg_n_133_[15] ,\sum_step_1_reg_n_134_[15] ,\sum_step_1_reg_n_135_[15] ,\sum_step_1_reg_n_136_[15] ,\sum_step_1_reg_n_137_[15] ,\sum_step_1_reg_n_138_[15] ,\sum_step_1_reg_n_139_[15] ,\sum_step_1_reg_n_140_[15] ,\sum_step_1_reg_n_141_[15] ,\sum_step_1_reg_n_142_[15] ,\sum_step_1_reg_n_143_[15] ,\sum_step_1_reg_n_144_[15] ,\sum_step_1_reg_n_145_[15] ,\sum_step_1_reg_n_146_[15] ,\sum_step_1_reg_n_147_[15] ,\sum_step_1_reg_n_148_[15] ,\sum_step_1_reg_n_149_[15] ,\sum_step_1_reg_n_150_[15] ,\sum_step_1_reg_n_151_[15] ,\sum_step_1_reg_n_152_[15] ,\sum_step_1_reg_n_153_[15] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[15]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[16] 
       (.A({\coeff_out_s_reg[16] [17],\coeff_out_s_reg[16] [17],\coeff_out_s_reg[16] [17],\coeff_out_s_reg[16] [17],\coeff_out_s_reg[16] [17],\coeff_out_s_reg[16] [17],\coeff_out_s_reg[16] [17],\coeff_out_s_reg[16] [17],\coeff_out_s_reg[16] [17],\coeff_out_s_reg[16] [17],\coeff_out_s_reg[16] [17],\coeff_out_s_reg[16] [17],\coeff_out_s_reg[16] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[16]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[15][7] [7],\story_reg[15][7] [7],\story_reg[15][7] [7],\story_reg[15][7] [7],\story_reg[15][7] [7],\story_reg[15][7] [7],\story_reg[15][7] [7],\story_reg[15][7] [7],\story_reg[15][7] [7],\story_reg[15][7] [7],\story_reg[15][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[16]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[16]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[16]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[16]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[16]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[16]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[16]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[16]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[44] ),
        .PCOUT({\sum_step_1_reg_n_106_[16] ,\sum_step_1_reg_n_107_[16] ,\sum_step_1_reg_n_108_[16] ,\sum_step_1_reg_n_109_[16] ,\sum_step_1_reg_n_110_[16] ,\sum_step_1_reg_n_111_[16] ,\sum_step_1_reg_n_112_[16] ,\sum_step_1_reg_n_113_[16] ,\sum_step_1_reg_n_114_[16] ,\sum_step_1_reg_n_115_[16] ,\sum_step_1_reg_n_116_[16] ,\sum_step_1_reg_n_117_[16] ,\sum_step_1_reg_n_118_[16] ,\sum_step_1_reg_n_119_[16] ,\sum_step_1_reg_n_120_[16] ,\sum_step_1_reg_n_121_[16] ,\sum_step_1_reg_n_122_[16] ,\sum_step_1_reg_n_123_[16] ,\sum_step_1_reg_n_124_[16] ,\sum_step_1_reg_n_125_[16] ,\sum_step_1_reg_n_126_[16] ,\sum_step_1_reg_n_127_[16] ,\sum_step_1_reg_n_128_[16] ,\sum_step_1_reg_n_129_[16] ,\sum_step_1_reg_n_130_[16] ,\sum_step_1_reg_n_131_[16] ,\sum_step_1_reg_n_132_[16] ,\sum_step_1_reg_n_133_[16] ,\sum_step_1_reg_n_134_[16] ,\sum_step_1_reg_n_135_[16] ,\sum_step_1_reg_n_136_[16] ,\sum_step_1_reg_n_137_[16] ,\sum_step_1_reg_n_138_[16] ,\sum_step_1_reg_n_139_[16] ,\sum_step_1_reg_n_140_[16] ,\sum_step_1_reg_n_141_[16] ,\sum_step_1_reg_n_142_[16] ,\sum_step_1_reg_n_143_[16] ,\sum_step_1_reg_n_144_[16] ,\sum_step_1_reg_n_145_[16] ,\sum_step_1_reg_n_146_[16] ,\sum_step_1_reg_n_147_[16] ,\sum_step_1_reg_n_148_[16] ,\sum_step_1_reg_n_149_[16] ,\sum_step_1_reg_n_150_[16] ,\sum_step_1_reg_n_151_[16] ,\sum_step_1_reg_n_152_[16] ,\sum_step_1_reg_n_153_[16] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[16]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[17] 
       (.A({\coeff_out_s_reg[17] [17],\coeff_out_s_reg[17] [17],\coeff_out_s_reg[17] [17],\coeff_out_s_reg[17] [17],\coeff_out_s_reg[17] [17],\coeff_out_s_reg[17] [17],\coeff_out_s_reg[17] [17],\coeff_out_s_reg[17] [17],\coeff_out_s_reg[17] [17],\coeff_out_s_reg[17] [17],\coeff_out_s_reg[17] [17],\coeff_out_s_reg[17] [17],\coeff_out_s_reg[17] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[17]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[16][7] [7],\story_reg[16][7] [7],\story_reg[16][7] [7],\story_reg[16][7] [7],\story_reg[16][7] [7],\story_reg[16][7] [7],\story_reg[16][7] [7],\story_reg[16][7] [7],\story_reg[16][7] [7],\story_reg[16][7] [7],\story_reg[16][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[17]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[17]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[17]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[17]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[17]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[17]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[17]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[17]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[45] ),
        .PCOUT({\sum_step_1_reg_n_106_[17] ,\sum_step_1_reg_n_107_[17] ,\sum_step_1_reg_n_108_[17] ,\sum_step_1_reg_n_109_[17] ,\sum_step_1_reg_n_110_[17] ,\sum_step_1_reg_n_111_[17] ,\sum_step_1_reg_n_112_[17] ,\sum_step_1_reg_n_113_[17] ,\sum_step_1_reg_n_114_[17] ,\sum_step_1_reg_n_115_[17] ,\sum_step_1_reg_n_116_[17] ,\sum_step_1_reg_n_117_[17] ,\sum_step_1_reg_n_118_[17] ,\sum_step_1_reg_n_119_[17] ,\sum_step_1_reg_n_120_[17] ,\sum_step_1_reg_n_121_[17] ,\sum_step_1_reg_n_122_[17] ,\sum_step_1_reg_n_123_[17] ,\sum_step_1_reg_n_124_[17] ,\sum_step_1_reg_n_125_[17] ,\sum_step_1_reg_n_126_[17] ,\sum_step_1_reg_n_127_[17] ,\sum_step_1_reg_n_128_[17] ,\sum_step_1_reg_n_129_[17] ,\sum_step_1_reg_n_130_[17] ,\sum_step_1_reg_n_131_[17] ,\sum_step_1_reg_n_132_[17] ,\sum_step_1_reg_n_133_[17] ,\sum_step_1_reg_n_134_[17] ,\sum_step_1_reg_n_135_[17] ,\sum_step_1_reg_n_136_[17] ,\sum_step_1_reg_n_137_[17] ,\sum_step_1_reg_n_138_[17] ,\sum_step_1_reg_n_139_[17] ,\sum_step_1_reg_n_140_[17] ,\sum_step_1_reg_n_141_[17] ,\sum_step_1_reg_n_142_[17] ,\sum_step_1_reg_n_143_[17] ,\sum_step_1_reg_n_144_[17] ,\sum_step_1_reg_n_145_[17] ,\sum_step_1_reg_n_146_[17] ,\sum_step_1_reg_n_147_[17] ,\sum_step_1_reg_n_148_[17] ,\sum_step_1_reg_n_149_[17] ,\sum_step_1_reg_n_150_[17] ,\sum_step_1_reg_n_151_[17] ,\sum_step_1_reg_n_152_[17] ,\sum_step_1_reg_n_153_[17] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[17]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[18] 
       (.A({\coeff_out_s_reg[18] [17],\coeff_out_s_reg[18] [17],\coeff_out_s_reg[18] [17],\coeff_out_s_reg[18] [17],\coeff_out_s_reg[18] [17],\coeff_out_s_reg[18] [17],\coeff_out_s_reg[18] [17],\coeff_out_s_reg[18] [17],\coeff_out_s_reg[18] [17],\coeff_out_s_reg[18] [17],\coeff_out_s_reg[18] [17],\coeff_out_s_reg[18] [17],\coeff_out_s_reg[18] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[18]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[17][7] [7],\story_reg[17][7] [7],\story_reg[17][7] [7],\story_reg[17][7] [7],\story_reg[17][7] [7],\story_reg[17][7] [7],\story_reg[17][7] [7],\story_reg[17][7] [7],\story_reg[17][7] [7],\story_reg[17][7] [7],\story_reg[17][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[18]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[18]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[18]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[18]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[18]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[18]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[18]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[18]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[46] ),
        .PCOUT({\sum_step_1_reg_n_106_[18] ,\sum_step_1_reg_n_107_[18] ,\sum_step_1_reg_n_108_[18] ,\sum_step_1_reg_n_109_[18] ,\sum_step_1_reg_n_110_[18] ,\sum_step_1_reg_n_111_[18] ,\sum_step_1_reg_n_112_[18] ,\sum_step_1_reg_n_113_[18] ,\sum_step_1_reg_n_114_[18] ,\sum_step_1_reg_n_115_[18] ,\sum_step_1_reg_n_116_[18] ,\sum_step_1_reg_n_117_[18] ,\sum_step_1_reg_n_118_[18] ,\sum_step_1_reg_n_119_[18] ,\sum_step_1_reg_n_120_[18] ,\sum_step_1_reg_n_121_[18] ,\sum_step_1_reg_n_122_[18] ,\sum_step_1_reg_n_123_[18] ,\sum_step_1_reg_n_124_[18] ,\sum_step_1_reg_n_125_[18] ,\sum_step_1_reg_n_126_[18] ,\sum_step_1_reg_n_127_[18] ,\sum_step_1_reg_n_128_[18] ,\sum_step_1_reg_n_129_[18] ,\sum_step_1_reg_n_130_[18] ,\sum_step_1_reg_n_131_[18] ,\sum_step_1_reg_n_132_[18] ,\sum_step_1_reg_n_133_[18] ,\sum_step_1_reg_n_134_[18] ,\sum_step_1_reg_n_135_[18] ,\sum_step_1_reg_n_136_[18] ,\sum_step_1_reg_n_137_[18] ,\sum_step_1_reg_n_138_[18] ,\sum_step_1_reg_n_139_[18] ,\sum_step_1_reg_n_140_[18] ,\sum_step_1_reg_n_141_[18] ,\sum_step_1_reg_n_142_[18] ,\sum_step_1_reg_n_143_[18] ,\sum_step_1_reg_n_144_[18] ,\sum_step_1_reg_n_145_[18] ,\sum_step_1_reg_n_146_[18] ,\sum_step_1_reg_n_147_[18] ,\sum_step_1_reg_n_148_[18] ,\sum_step_1_reg_n_149_[18] ,\sum_step_1_reg_n_150_[18] ,\sum_step_1_reg_n_151_[18] ,\sum_step_1_reg_n_152_[18] ,\sum_step_1_reg_n_153_[18] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[18]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[19] 
       (.A({\coeff_out_s_reg[19] [17],\coeff_out_s_reg[19] [17],\coeff_out_s_reg[19] [17],\coeff_out_s_reg[19] [17],\coeff_out_s_reg[19] [17],\coeff_out_s_reg[19] [17],\coeff_out_s_reg[19] [17],\coeff_out_s_reg[19] [17],\coeff_out_s_reg[19] [17],\coeff_out_s_reg[19] [17],\coeff_out_s_reg[19] [17],\coeff_out_s_reg[19] [17],\coeff_out_s_reg[19] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[19]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[18][7] [7],\story_reg[18][7] [7],\story_reg[18][7] [7],\story_reg[18][7] [7],\story_reg[18][7] [7],\story_reg[18][7] [7],\story_reg[18][7] [7],\story_reg[18][7] [7],\story_reg[18][7] [7],\story_reg[18][7] [7],\story_reg[18][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[19]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[19]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[19]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[19]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[19]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[19]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[19]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[19]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[47] ),
        .PCOUT({\sum_step_1_reg_n_106_[19] ,\sum_step_1_reg_n_107_[19] ,\sum_step_1_reg_n_108_[19] ,\sum_step_1_reg_n_109_[19] ,\sum_step_1_reg_n_110_[19] ,\sum_step_1_reg_n_111_[19] ,\sum_step_1_reg_n_112_[19] ,\sum_step_1_reg_n_113_[19] ,\sum_step_1_reg_n_114_[19] ,\sum_step_1_reg_n_115_[19] ,\sum_step_1_reg_n_116_[19] ,\sum_step_1_reg_n_117_[19] ,\sum_step_1_reg_n_118_[19] ,\sum_step_1_reg_n_119_[19] ,\sum_step_1_reg_n_120_[19] ,\sum_step_1_reg_n_121_[19] ,\sum_step_1_reg_n_122_[19] ,\sum_step_1_reg_n_123_[19] ,\sum_step_1_reg_n_124_[19] ,\sum_step_1_reg_n_125_[19] ,\sum_step_1_reg_n_126_[19] ,\sum_step_1_reg_n_127_[19] ,\sum_step_1_reg_n_128_[19] ,\sum_step_1_reg_n_129_[19] ,\sum_step_1_reg_n_130_[19] ,\sum_step_1_reg_n_131_[19] ,\sum_step_1_reg_n_132_[19] ,\sum_step_1_reg_n_133_[19] ,\sum_step_1_reg_n_134_[19] ,\sum_step_1_reg_n_135_[19] ,\sum_step_1_reg_n_136_[19] ,\sum_step_1_reg_n_137_[19] ,\sum_step_1_reg_n_138_[19] ,\sum_step_1_reg_n_139_[19] ,\sum_step_1_reg_n_140_[19] ,\sum_step_1_reg_n_141_[19] ,\sum_step_1_reg_n_142_[19] ,\sum_step_1_reg_n_143_[19] ,\sum_step_1_reg_n_144_[19] ,\sum_step_1_reg_n_145_[19] ,\sum_step_1_reg_n_146_[19] ,\sum_step_1_reg_n_147_[19] ,\sum_step_1_reg_n_148_[19] ,\sum_step_1_reg_n_149_[19] ,\sum_step_1_reg_n_150_[19] ,\sum_step_1_reg_n_151_[19] ,\sum_step_1_reg_n_152_[19] ,\sum_step_1_reg_n_153_[19] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[19]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[1] 
       (.A({\coeff_out_s_reg[1] [17],\coeff_out_s_reg[1] [17],\coeff_out_s_reg[1] [17],\coeff_out_s_reg[1] [17],\coeff_out_s_reg[1] [17],\coeff_out_s_reg[1] [17],\coeff_out_s_reg[1] [17],\coeff_out_s_reg[1] [17],\coeff_out_s_reg[1] [17],\coeff_out_s_reg[1] [17],\coeff_out_s_reg[1] [17],\coeff_out_s_reg[1] [17],\coeff_out_s_reg[1] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[0][7] [7],\story_reg[0][7] [7],\story_reg[0][7] [7],\story_reg[0][7] [7],\story_reg[0][7] [7],\story_reg[0][7] [7],\story_reg[0][7] [7],\story_reg[0][7] [7],\story_reg[0][7] [7],\story_reg[0][7] [7],\story_reg[0][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[1]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_75_[1] ,\sum_step_1_reg_n_76_[1] ,\sum_step_1_reg_n_77_[1] ,\sum_step_1_reg_n_78_[1] ,\sum_step_1_reg_n_79_[1] ,\sum_step_1_reg_n_80_[1] ,\sum_step_1_reg_n_81_[1] ,\sum_step_1_reg_n_82_[1] ,\sum_step_1_reg_n_83_[1] ,\sum_step_1_reg_n_84_[1] ,\sum_step_1_reg_n_85_[1] ,\sum_step_1_reg_n_86_[1] ,\sum_step_1_reg_n_87_[1] ,\sum_step_1_reg_n_88_[1] ,\sum_step_1_reg_n_89_[1] ,\sum_step_1_reg_n_90_[1] ,\sum_step_1_reg_n_91_[1] ,\sum_step_1_reg_n_92_[1] ,\sum_step_1_reg_n_93_[1] ,\sum_step_1_reg_n_94_[1] ,\sum_step_1_reg_n_95_[1] ,\sum_step_1_reg_n_96_[1] ,\sum_step_1_reg_n_97_[1] ,\sum_step_1_reg_n_98_[1] ,\sum_step_1_reg_n_99_[1] ,\sum_step_1_reg_n_100_[1] ,\sum_step_1_reg_n_101_[1] ,\sum_step_1_reg_n_102_[1] ,\sum_step_1_reg_n_103_[1] ,\sum_step_1_reg_n_104_[1] ,\sum_step_1_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[29] ),
        .PCOUT(\NLW_sum_step_1_reg[1]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[1]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[20] 
       (.A({\coeff_out_s_reg[20] [17],\coeff_out_s_reg[20] [17],\coeff_out_s_reg[20] [17],\coeff_out_s_reg[20] [17],\coeff_out_s_reg[20] [17],\coeff_out_s_reg[20] [17],\coeff_out_s_reg[20] [17],\coeff_out_s_reg[20] [17],\coeff_out_s_reg[20] [17],\coeff_out_s_reg[20] [17],\coeff_out_s_reg[20] [17],\coeff_out_s_reg[20] [17],\coeff_out_s_reg[20] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[20]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[19][7] [7],\story_reg[19][7] [7],\story_reg[19][7] [7],\story_reg[19][7] [7],\story_reg[19][7] [7],\story_reg[19][7] [7],\story_reg[19][7] [7],\story_reg[19][7] [7],\story_reg[19][7] [7],\story_reg[19][7] [7],\story_reg[19][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[20]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[20]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[20]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[20]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[20]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[20]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[20]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[20]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[48] ),
        .PCOUT({\sum_step_1_reg_n_106_[20] ,\sum_step_1_reg_n_107_[20] ,\sum_step_1_reg_n_108_[20] ,\sum_step_1_reg_n_109_[20] ,\sum_step_1_reg_n_110_[20] ,\sum_step_1_reg_n_111_[20] ,\sum_step_1_reg_n_112_[20] ,\sum_step_1_reg_n_113_[20] ,\sum_step_1_reg_n_114_[20] ,\sum_step_1_reg_n_115_[20] ,\sum_step_1_reg_n_116_[20] ,\sum_step_1_reg_n_117_[20] ,\sum_step_1_reg_n_118_[20] ,\sum_step_1_reg_n_119_[20] ,\sum_step_1_reg_n_120_[20] ,\sum_step_1_reg_n_121_[20] ,\sum_step_1_reg_n_122_[20] ,\sum_step_1_reg_n_123_[20] ,\sum_step_1_reg_n_124_[20] ,\sum_step_1_reg_n_125_[20] ,\sum_step_1_reg_n_126_[20] ,\sum_step_1_reg_n_127_[20] ,\sum_step_1_reg_n_128_[20] ,\sum_step_1_reg_n_129_[20] ,\sum_step_1_reg_n_130_[20] ,\sum_step_1_reg_n_131_[20] ,\sum_step_1_reg_n_132_[20] ,\sum_step_1_reg_n_133_[20] ,\sum_step_1_reg_n_134_[20] ,\sum_step_1_reg_n_135_[20] ,\sum_step_1_reg_n_136_[20] ,\sum_step_1_reg_n_137_[20] ,\sum_step_1_reg_n_138_[20] ,\sum_step_1_reg_n_139_[20] ,\sum_step_1_reg_n_140_[20] ,\sum_step_1_reg_n_141_[20] ,\sum_step_1_reg_n_142_[20] ,\sum_step_1_reg_n_143_[20] ,\sum_step_1_reg_n_144_[20] ,\sum_step_1_reg_n_145_[20] ,\sum_step_1_reg_n_146_[20] ,\sum_step_1_reg_n_147_[20] ,\sum_step_1_reg_n_148_[20] ,\sum_step_1_reg_n_149_[20] ,\sum_step_1_reg_n_150_[20] ,\sum_step_1_reg_n_151_[20] ,\sum_step_1_reg_n_152_[20] ,\sum_step_1_reg_n_153_[20] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[20]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[21] 
       (.A({\coeff_out_s_reg[21] [17],\coeff_out_s_reg[21] [17],\coeff_out_s_reg[21] [17],\coeff_out_s_reg[21] [17],\coeff_out_s_reg[21] [17],\coeff_out_s_reg[21] [17],\coeff_out_s_reg[21] [17],\coeff_out_s_reg[21] [17],\coeff_out_s_reg[21] [17],\coeff_out_s_reg[21] [17],\coeff_out_s_reg[21] [17],\coeff_out_s_reg[21] [17],\coeff_out_s_reg[21] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[21]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[20][7] [7],\story_reg[20][7] [7],\story_reg[20][7] [7],\story_reg[20][7] [7],\story_reg[20][7] [7],\story_reg[20][7] [7],\story_reg[20][7] [7],\story_reg[20][7] [7],\story_reg[20][7] [7],\story_reg[20][7] [7],\story_reg[20][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[21]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[21]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[21]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[21]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[21]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[21]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[21]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[21]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[49] ),
        .PCOUT({\sum_step_1_reg_n_106_[21] ,\sum_step_1_reg_n_107_[21] ,\sum_step_1_reg_n_108_[21] ,\sum_step_1_reg_n_109_[21] ,\sum_step_1_reg_n_110_[21] ,\sum_step_1_reg_n_111_[21] ,\sum_step_1_reg_n_112_[21] ,\sum_step_1_reg_n_113_[21] ,\sum_step_1_reg_n_114_[21] ,\sum_step_1_reg_n_115_[21] ,\sum_step_1_reg_n_116_[21] ,\sum_step_1_reg_n_117_[21] ,\sum_step_1_reg_n_118_[21] ,\sum_step_1_reg_n_119_[21] ,\sum_step_1_reg_n_120_[21] ,\sum_step_1_reg_n_121_[21] ,\sum_step_1_reg_n_122_[21] ,\sum_step_1_reg_n_123_[21] ,\sum_step_1_reg_n_124_[21] ,\sum_step_1_reg_n_125_[21] ,\sum_step_1_reg_n_126_[21] ,\sum_step_1_reg_n_127_[21] ,\sum_step_1_reg_n_128_[21] ,\sum_step_1_reg_n_129_[21] ,\sum_step_1_reg_n_130_[21] ,\sum_step_1_reg_n_131_[21] ,\sum_step_1_reg_n_132_[21] ,\sum_step_1_reg_n_133_[21] ,\sum_step_1_reg_n_134_[21] ,\sum_step_1_reg_n_135_[21] ,\sum_step_1_reg_n_136_[21] ,\sum_step_1_reg_n_137_[21] ,\sum_step_1_reg_n_138_[21] ,\sum_step_1_reg_n_139_[21] ,\sum_step_1_reg_n_140_[21] ,\sum_step_1_reg_n_141_[21] ,\sum_step_1_reg_n_142_[21] ,\sum_step_1_reg_n_143_[21] ,\sum_step_1_reg_n_144_[21] ,\sum_step_1_reg_n_145_[21] ,\sum_step_1_reg_n_146_[21] ,\sum_step_1_reg_n_147_[21] ,\sum_step_1_reg_n_148_[21] ,\sum_step_1_reg_n_149_[21] ,\sum_step_1_reg_n_150_[21] ,\sum_step_1_reg_n_151_[21] ,\sum_step_1_reg_n_152_[21] ,\sum_step_1_reg_n_153_[21] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[21]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[22] 
       (.A({\coeff_out_s_reg[22] [17],\coeff_out_s_reg[22] [17],\coeff_out_s_reg[22] [17],\coeff_out_s_reg[22] [17],\coeff_out_s_reg[22] [17],\coeff_out_s_reg[22] [17],\coeff_out_s_reg[22] [17],\coeff_out_s_reg[22] [17],\coeff_out_s_reg[22] [17],\coeff_out_s_reg[22] [17],\coeff_out_s_reg[22] [17],\coeff_out_s_reg[22] [17],\coeff_out_s_reg[22] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[22]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[21][7] [7],\story_reg[21][7] [7],\story_reg[21][7] [7],\story_reg[21][7] [7],\story_reg[21][7] [7],\story_reg[21][7] [7],\story_reg[21][7] [7],\story_reg[21][7] [7],\story_reg[21][7] [7],\story_reg[21][7] [7],\story_reg[21][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[22]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[22]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[22]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[22]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[22]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[22]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[22]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[22]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[50] ),
        .PCOUT({\sum_step_1_reg_n_106_[22] ,\sum_step_1_reg_n_107_[22] ,\sum_step_1_reg_n_108_[22] ,\sum_step_1_reg_n_109_[22] ,\sum_step_1_reg_n_110_[22] ,\sum_step_1_reg_n_111_[22] ,\sum_step_1_reg_n_112_[22] ,\sum_step_1_reg_n_113_[22] ,\sum_step_1_reg_n_114_[22] ,\sum_step_1_reg_n_115_[22] ,\sum_step_1_reg_n_116_[22] ,\sum_step_1_reg_n_117_[22] ,\sum_step_1_reg_n_118_[22] ,\sum_step_1_reg_n_119_[22] ,\sum_step_1_reg_n_120_[22] ,\sum_step_1_reg_n_121_[22] ,\sum_step_1_reg_n_122_[22] ,\sum_step_1_reg_n_123_[22] ,\sum_step_1_reg_n_124_[22] ,\sum_step_1_reg_n_125_[22] ,\sum_step_1_reg_n_126_[22] ,\sum_step_1_reg_n_127_[22] ,\sum_step_1_reg_n_128_[22] ,\sum_step_1_reg_n_129_[22] ,\sum_step_1_reg_n_130_[22] ,\sum_step_1_reg_n_131_[22] ,\sum_step_1_reg_n_132_[22] ,\sum_step_1_reg_n_133_[22] ,\sum_step_1_reg_n_134_[22] ,\sum_step_1_reg_n_135_[22] ,\sum_step_1_reg_n_136_[22] ,\sum_step_1_reg_n_137_[22] ,\sum_step_1_reg_n_138_[22] ,\sum_step_1_reg_n_139_[22] ,\sum_step_1_reg_n_140_[22] ,\sum_step_1_reg_n_141_[22] ,\sum_step_1_reg_n_142_[22] ,\sum_step_1_reg_n_143_[22] ,\sum_step_1_reg_n_144_[22] ,\sum_step_1_reg_n_145_[22] ,\sum_step_1_reg_n_146_[22] ,\sum_step_1_reg_n_147_[22] ,\sum_step_1_reg_n_148_[22] ,\sum_step_1_reg_n_149_[22] ,\sum_step_1_reg_n_150_[22] ,\sum_step_1_reg_n_151_[22] ,\sum_step_1_reg_n_152_[22] ,\sum_step_1_reg_n_153_[22] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[22]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[23] 
       (.A({\coeff_out_s_reg[23] [17],\coeff_out_s_reg[23] [17],\coeff_out_s_reg[23] [17],\coeff_out_s_reg[23] [17],\coeff_out_s_reg[23] [17],\coeff_out_s_reg[23] [17],\coeff_out_s_reg[23] [17],\coeff_out_s_reg[23] [17],\coeff_out_s_reg[23] [17],\coeff_out_s_reg[23] [17],\coeff_out_s_reg[23] [17],\coeff_out_s_reg[23] [17],\coeff_out_s_reg[23] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[23]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[22][7] [7],\story_reg[22][7] [7],\story_reg[22][7] [7],\story_reg[22][7] [7],\story_reg[22][7] [7],\story_reg[22][7] [7],\story_reg[22][7] [7],\story_reg[22][7] [7],\story_reg[22][7] [7],\story_reg[22][7] [7],\story_reg[22][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[23]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[23]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[23]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[23]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[23]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[23]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[23]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[23]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[51] ),
        .PCOUT({\sum_step_1_reg_n_106_[23] ,\sum_step_1_reg_n_107_[23] ,\sum_step_1_reg_n_108_[23] ,\sum_step_1_reg_n_109_[23] ,\sum_step_1_reg_n_110_[23] ,\sum_step_1_reg_n_111_[23] ,\sum_step_1_reg_n_112_[23] ,\sum_step_1_reg_n_113_[23] ,\sum_step_1_reg_n_114_[23] ,\sum_step_1_reg_n_115_[23] ,\sum_step_1_reg_n_116_[23] ,\sum_step_1_reg_n_117_[23] ,\sum_step_1_reg_n_118_[23] ,\sum_step_1_reg_n_119_[23] ,\sum_step_1_reg_n_120_[23] ,\sum_step_1_reg_n_121_[23] ,\sum_step_1_reg_n_122_[23] ,\sum_step_1_reg_n_123_[23] ,\sum_step_1_reg_n_124_[23] ,\sum_step_1_reg_n_125_[23] ,\sum_step_1_reg_n_126_[23] ,\sum_step_1_reg_n_127_[23] ,\sum_step_1_reg_n_128_[23] ,\sum_step_1_reg_n_129_[23] ,\sum_step_1_reg_n_130_[23] ,\sum_step_1_reg_n_131_[23] ,\sum_step_1_reg_n_132_[23] ,\sum_step_1_reg_n_133_[23] ,\sum_step_1_reg_n_134_[23] ,\sum_step_1_reg_n_135_[23] ,\sum_step_1_reg_n_136_[23] ,\sum_step_1_reg_n_137_[23] ,\sum_step_1_reg_n_138_[23] ,\sum_step_1_reg_n_139_[23] ,\sum_step_1_reg_n_140_[23] ,\sum_step_1_reg_n_141_[23] ,\sum_step_1_reg_n_142_[23] ,\sum_step_1_reg_n_143_[23] ,\sum_step_1_reg_n_144_[23] ,\sum_step_1_reg_n_145_[23] ,\sum_step_1_reg_n_146_[23] ,\sum_step_1_reg_n_147_[23] ,\sum_step_1_reg_n_148_[23] ,\sum_step_1_reg_n_149_[23] ,\sum_step_1_reg_n_150_[23] ,\sum_step_1_reg_n_151_[23] ,\sum_step_1_reg_n_152_[23] ,\sum_step_1_reg_n_153_[23] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[23]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[24] 
       (.A({\coeff_out_s_reg[24] [17],\coeff_out_s_reg[24] [17],\coeff_out_s_reg[24] [17],\coeff_out_s_reg[24] [17],\coeff_out_s_reg[24] [17],\coeff_out_s_reg[24] [17],\coeff_out_s_reg[24] [17],\coeff_out_s_reg[24] [17],\coeff_out_s_reg[24] [17],\coeff_out_s_reg[24] [17],\coeff_out_s_reg[24] [17],\coeff_out_s_reg[24] [17],\coeff_out_s_reg[24] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[24]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[23][7] [7],\story_reg[23][7] [7],\story_reg[23][7] [7],\story_reg[23][7] [7],\story_reg[23][7] [7],\story_reg[23][7] [7],\story_reg[23][7] [7],\story_reg[23][7] [7],\story_reg[23][7] [7],\story_reg[23][7] [7],\story_reg[23][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[24]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[24]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[24]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[24]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[24]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[24]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[24]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[24]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[52] ),
        .PCOUT({\sum_step_1_reg_n_106_[24] ,\sum_step_1_reg_n_107_[24] ,\sum_step_1_reg_n_108_[24] ,\sum_step_1_reg_n_109_[24] ,\sum_step_1_reg_n_110_[24] ,\sum_step_1_reg_n_111_[24] ,\sum_step_1_reg_n_112_[24] ,\sum_step_1_reg_n_113_[24] ,\sum_step_1_reg_n_114_[24] ,\sum_step_1_reg_n_115_[24] ,\sum_step_1_reg_n_116_[24] ,\sum_step_1_reg_n_117_[24] ,\sum_step_1_reg_n_118_[24] ,\sum_step_1_reg_n_119_[24] ,\sum_step_1_reg_n_120_[24] ,\sum_step_1_reg_n_121_[24] ,\sum_step_1_reg_n_122_[24] ,\sum_step_1_reg_n_123_[24] ,\sum_step_1_reg_n_124_[24] ,\sum_step_1_reg_n_125_[24] ,\sum_step_1_reg_n_126_[24] ,\sum_step_1_reg_n_127_[24] ,\sum_step_1_reg_n_128_[24] ,\sum_step_1_reg_n_129_[24] ,\sum_step_1_reg_n_130_[24] ,\sum_step_1_reg_n_131_[24] ,\sum_step_1_reg_n_132_[24] ,\sum_step_1_reg_n_133_[24] ,\sum_step_1_reg_n_134_[24] ,\sum_step_1_reg_n_135_[24] ,\sum_step_1_reg_n_136_[24] ,\sum_step_1_reg_n_137_[24] ,\sum_step_1_reg_n_138_[24] ,\sum_step_1_reg_n_139_[24] ,\sum_step_1_reg_n_140_[24] ,\sum_step_1_reg_n_141_[24] ,\sum_step_1_reg_n_142_[24] ,\sum_step_1_reg_n_143_[24] ,\sum_step_1_reg_n_144_[24] ,\sum_step_1_reg_n_145_[24] ,\sum_step_1_reg_n_146_[24] ,\sum_step_1_reg_n_147_[24] ,\sum_step_1_reg_n_148_[24] ,\sum_step_1_reg_n_149_[24] ,\sum_step_1_reg_n_150_[24] ,\sum_step_1_reg_n_151_[24] ,\sum_step_1_reg_n_152_[24] ,\sum_step_1_reg_n_153_[24] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[24]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[25] 
       (.A({\coeff_out_s_reg[25] [17],\coeff_out_s_reg[25] [17],\coeff_out_s_reg[25] [17],\coeff_out_s_reg[25] [17],\coeff_out_s_reg[25] [17],\coeff_out_s_reg[25] [17],\coeff_out_s_reg[25] [17],\coeff_out_s_reg[25] [17],\coeff_out_s_reg[25] [17],\coeff_out_s_reg[25] [17],\coeff_out_s_reg[25] [17],\coeff_out_s_reg[25] [17],\coeff_out_s_reg[25] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[25]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[24][7] [7],\story_reg[24][7] [7],\story_reg[24][7] [7],\story_reg[24][7] [7],\story_reg[24][7] [7],\story_reg[24][7] [7],\story_reg[24][7] [7],\story_reg[24][7] [7],\story_reg[24][7] [7],\story_reg[24][7] [7],\story_reg[24][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[25]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[25]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[25]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[25]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[25]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[25]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[25]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[25]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[53] ),
        .PCOUT({\sum_step_1_reg_n_106_[25] ,\sum_step_1_reg_n_107_[25] ,\sum_step_1_reg_n_108_[25] ,\sum_step_1_reg_n_109_[25] ,\sum_step_1_reg_n_110_[25] ,\sum_step_1_reg_n_111_[25] ,\sum_step_1_reg_n_112_[25] ,\sum_step_1_reg_n_113_[25] ,\sum_step_1_reg_n_114_[25] ,\sum_step_1_reg_n_115_[25] ,\sum_step_1_reg_n_116_[25] ,\sum_step_1_reg_n_117_[25] ,\sum_step_1_reg_n_118_[25] ,\sum_step_1_reg_n_119_[25] ,\sum_step_1_reg_n_120_[25] ,\sum_step_1_reg_n_121_[25] ,\sum_step_1_reg_n_122_[25] ,\sum_step_1_reg_n_123_[25] ,\sum_step_1_reg_n_124_[25] ,\sum_step_1_reg_n_125_[25] ,\sum_step_1_reg_n_126_[25] ,\sum_step_1_reg_n_127_[25] ,\sum_step_1_reg_n_128_[25] ,\sum_step_1_reg_n_129_[25] ,\sum_step_1_reg_n_130_[25] ,\sum_step_1_reg_n_131_[25] ,\sum_step_1_reg_n_132_[25] ,\sum_step_1_reg_n_133_[25] ,\sum_step_1_reg_n_134_[25] ,\sum_step_1_reg_n_135_[25] ,\sum_step_1_reg_n_136_[25] ,\sum_step_1_reg_n_137_[25] ,\sum_step_1_reg_n_138_[25] ,\sum_step_1_reg_n_139_[25] ,\sum_step_1_reg_n_140_[25] ,\sum_step_1_reg_n_141_[25] ,\sum_step_1_reg_n_142_[25] ,\sum_step_1_reg_n_143_[25] ,\sum_step_1_reg_n_144_[25] ,\sum_step_1_reg_n_145_[25] ,\sum_step_1_reg_n_146_[25] ,\sum_step_1_reg_n_147_[25] ,\sum_step_1_reg_n_148_[25] ,\sum_step_1_reg_n_149_[25] ,\sum_step_1_reg_n_150_[25] ,\sum_step_1_reg_n_151_[25] ,\sum_step_1_reg_n_152_[25] ,\sum_step_1_reg_n_153_[25] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[25]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[26] 
       (.A({\coeff_out_s_reg[26] [17],\coeff_out_s_reg[26] [17],\coeff_out_s_reg[26] [17],\coeff_out_s_reg[26] [17],\coeff_out_s_reg[26] [17],\coeff_out_s_reg[26] [17],\coeff_out_s_reg[26] [17],\coeff_out_s_reg[26] [17],\coeff_out_s_reg[26] [17],\coeff_out_s_reg[26] [17],\coeff_out_s_reg[26] [17],\coeff_out_s_reg[26] [17],\coeff_out_s_reg[26] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[26]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[25][7] [7],\story_reg[25][7] [7],\story_reg[25][7] [7],\story_reg[25][7] [7],\story_reg[25][7] [7],\story_reg[25][7] [7],\story_reg[25][7] [7],\story_reg[25][7] [7],\story_reg[25][7] [7],\story_reg[25][7] [7],\story_reg[25][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[26]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[26]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[26]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[26]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[26]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[26]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[26]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[26]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(PCOUT),
        .PCOUT({\sum_step_1_reg_n_106_[26] ,\sum_step_1_reg_n_107_[26] ,\sum_step_1_reg_n_108_[26] ,\sum_step_1_reg_n_109_[26] ,\sum_step_1_reg_n_110_[26] ,\sum_step_1_reg_n_111_[26] ,\sum_step_1_reg_n_112_[26] ,\sum_step_1_reg_n_113_[26] ,\sum_step_1_reg_n_114_[26] ,\sum_step_1_reg_n_115_[26] ,\sum_step_1_reg_n_116_[26] ,\sum_step_1_reg_n_117_[26] ,\sum_step_1_reg_n_118_[26] ,\sum_step_1_reg_n_119_[26] ,\sum_step_1_reg_n_120_[26] ,\sum_step_1_reg_n_121_[26] ,\sum_step_1_reg_n_122_[26] ,\sum_step_1_reg_n_123_[26] ,\sum_step_1_reg_n_124_[26] ,\sum_step_1_reg_n_125_[26] ,\sum_step_1_reg_n_126_[26] ,\sum_step_1_reg_n_127_[26] ,\sum_step_1_reg_n_128_[26] ,\sum_step_1_reg_n_129_[26] ,\sum_step_1_reg_n_130_[26] ,\sum_step_1_reg_n_131_[26] ,\sum_step_1_reg_n_132_[26] ,\sum_step_1_reg_n_133_[26] ,\sum_step_1_reg_n_134_[26] ,\sum_step_1_reg_n_135_[26] ,\sum_step_1_reg_n_136_[26] ,\sum_step_1_reg_n_137_[26] ,\sum_step_1_reg_n_138_[26] ,\sum_step_1_reg_n_139_[26] ,\sum_step_1_reg_n_140_[26] ,\sum_step_1_reg_n_141_[26] ,\sum_step_1_reg_n_142_[26] ,\sum_step_1_reg_n_143_[26] ,\sum_step_1_reg_n_144_[26] ,\sum_step_1_reg_n_145_[26] ,\sum_step_1_reg_n_146_[26] ,\sum_step_1_reg_n_147_[26] ,\sum_step_1_reg_n_148_[26] ,\sum_step_1_reg_n_149_[26] ,\sum_step_1_reg_n_150_[26] ,\sum_step_1_reg_n_151_[26] ,\sum_step_1_reg_n_152_[26] ,\sum_step_1_reg_n_153_[26] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[26]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[27] 
       (.A({\coeff_out_s_reg[27] [17],\coeff_out_s_reg[27] [17],\coeff_out_s_reg[27] [17],\coeff_out_s_reg[27] [17],\coeff_out_s_reg[27] [17],\coeff_out_s_reg[27] [17],\coeff_out_s_reg[27] [17],\coeff_out_s_reg[27] [17],\coeff_out_s_reg[27] [17],\coeff_out_s_reg[27] [17],\coeff_out_s_reg[27] [17],\coeff_out_s_reg[27] [17],\coeff_out_s_reg[27] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[27]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[26][7] [7],\story_reg[26][7] [7],\story_reg[26][7] [7],\story_reg[26][7] [7],\story_reg[26][7] [7],\story_reg[26][7] [7],\story_reg[26][7] [7],\story_reg[26][7] [7],\story_reg[26][7] [7],\story_reg[26][7] [7],\story_reg[26][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[27]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[27]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[27]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[27]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[27]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_sum_step_1_reg[27]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[27]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[27]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[55] ),
        .PCOUT({\sum_step_1_reg_n_106_[27] ,\sum_step_1_reg_n_107_[27] ,\sum_step_1_reg_n_108_[27] ,\sum_step_1_reg_n_109_[27] ,\sum_step_1_reg_n_110_[27] ,\sum_step_1_reg_n_111_[27] ,\sum_step_1_reg_n_112_[27] ,\sum_step_1_reg_n_113_[27] ,\sum_step_1_reg_n_114_[27] ,\sum_step_1_reg_n_115_[27] ,\sum_step_1_reg_n_116_[27] ,\sum_step_1_reg_n_117_[27] ,\sum_step_1_reg_n_118_[27] ,\sum_step_1_reg_n_119_[27] ,\sum_step_1_reg_n_120_[27] ,\sum_step_1_reg_n_121_[27] ,\sum_step_1_reg_n_122_[27] ,\sum_step_1_reg_n_123_[27] ,\sum_step_1_reg_n_124_[27] ,\sum_step_1_reg_n_125_[27] ,\sum_step_1_reg_n_126_[27] ,\sum_step_1_reg_n_127_[27] ,\sum_step_1_reg_n_128_[27] ,\sum_step_1_reg_n_129_[27] ,\sum_step_1_reg_n_130_[27] ,\sum_step_1_reg_n_131_[27] ,\sum_step_1_reg_n_132_[27] ,\sum_step_1_reg_n_133_[27] ,\sum_step_1_reg_n_134_[27] ,\sum_step_1_reg_n_135_[27] ,\sum_step_1_reg_n_136_[27] ,\sum_step_1_reg_n_137_[27] ,\sum_step_1_reg_n_138_[27] ,\sum_step_1_reg_n_139_[27] ,\sum_step_1_reg_n_140_[27] ,\sum_step_1_reg_n_141_[27] ,\sum_step_1_reg_n_142_[27] ,\sum_step_1_reg_n_143_[27] ,\sum_step_1_reg_n_144_[27] ,\sum_step_1_reg_n_145_[27] ,\sum_step_1_reg_n_146_[27] ,\sum_step_1_reg_n_147_[27] ,\sum_step_1_reg_n_148_[27] ,\sum_step_1_reg_n_149_[27] ,\sum_step_1_reg_n_150_[27] ,\sum_step_1_reg_n_151_[27] ,\sum_step_1_reg_n_152_[27] ,\sum_step_1_reg_n_153_[27] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[27]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[2] 
       (.A({\coeff_out_s_reg[2] [17],\coeff_out_s_reg[2] [17],\coeff_out_s_reg[2] [17],\coeff_out_s_reg[2] [17],\coeff_out_s_reg[2] [17],\coeff_out_s_reg[2] [17],\coeff_out_s_reg[2] [17],\coeff_out_s_reg[2] [17],\coeff_out_s_reg[2] [17],\coeff_out_s_reg[2] [17],\coeff_out_s_reg[2] [17],\coeff_out_s_reg[2] [17],\coeff_out_s_reg[2] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[1][7] [7],\story_reg[1][7] [7],\story_reg[1][7] [7],\story_reg[1][7] [7],\story_reg[1][7] [7],\story_reg[1][7] [7],\story_reg[1][7] [7],\story_reg[1][7] [7],\story_reg[1][7] [7],\story_reg[1][7] [7],\story_reg[1][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[2]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_75_[2] ,\sum_step_1_reg_n_76_[2] ,\sum_step_1_reg_n_77_[2] ,\sum_step_1_reg_n_78_[2] ,\sum_step_1_reg_n_79_[2] ,\sum_step_1_reg_n_80_[2] ,\sum_step_1_reg_n_81_[2] ,\sum_step_1_reg_n_82_[2] ,\sum_step_1_reg_n_83_[2] ,\sum_step_1_reg_n_84_[2] ,\sum_step_1_reg_n_85_[2] ,\sum_step_1_reg_n_86_[2] ,\sum_step_1_reg_n_87_[2] ,\sum_step_1_reg_n_88_[2] ,\sum_step_1_reg_n_89_[2] ,\sum_step_1_reg_n_90_[2] ,\sum_step_1_reg_n_91_[2] ,\sum_step_1_reg_n_92_[2] ,\sum_step_1_reg_n_93_[2] ,\sum_step_1_reg_n_94_[2] ,\sum_step_1_reg_n_95_[2] ,\sum_step_1_reg_n_96_[2] ,\sum_step_1_reg_n_97_[2] ,\sum_step_1_reg_n_98_[2] ,\sum_step_1_reg_n_99_[2] ,\sum_step_1_reg_n_100_[2] ,\sum_step_1_reg_n_101_[2] ,\sum_step_1_reg_n_102_[2] ,\sum_step_1_reg_n_103_[2] ,\sum_step_1_reg_n_104_[2] ,\sum_step_1_reg_n_105_[2] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[30] ),
        .PCOUT(\NLW_sum_step_1_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[2]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[3] 
       (.A({\coeff_out_s_reg[3] [17],\coeff_out_s_reg[3] [17],\coeff_out_s_reg[3] [17],\coeff_out_s_reg[3] [17],\coeff_out_s_reg[3] [17],\coeff_out_s_reg[3] [17],\coeff_out_s_reg[3] [17],\coeff_out_s_reg[3] [17],\coeff_out_s_reg[3] [17],\coeff_out_s_reg[3] [17],\coeff_out_s_reg[3] [17],\coeff_out_s_reg[3] [17],\coeff_out_s_reg[3] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[2][7] [7],\story_reg[2][7] [7],\story_reg[2][7] [7],\story_reg[2][7] [7],\story_reg[2][7] [7],\story_reg[2][7] [7],\story_reg[2][7] [7],\story_reg[2][7] [7],\story_reg[2][7] [7],\story_reg[2][7] [7],\story_reg[2][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[3]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_75_[3] ,\sum_step_1_reg_n_76_[3] ,\sum_step_1_reg_n_77_[3] ,\sum_step_1_reg_n_78_[3] ,\sum_step_1_reg_n_79_[3] ,\sum_step_1_reg_n_80_[3] ,\sum_step_1_reg_n_81_[3] ,\sum_step_1_reg_n_82_[3] ,\sum_step_1_reg_n_83_[3] ,\sum_step_1_reg_n_84_[3] ,\sum_step_1_reg_n_85_[3] ,\sum_step_1_reg_n_86_[3] ,\sum_step_1_reg_n_87_[3] ,\sum_step_1_reg_n_88_[3] ,\sum_step_1_reg_n_89_[3] ,\sum_step_1_reg_n_90_[3] ,\sum_step_1_reg_n_91_[3] ,\sum_step_1_reg_n_92_[3] ,\sum_step_1_reg_n_93_[3] ,\sum_step_1_reg_n_94_[3] ,\sum_step_1_reg_n_95_[3] ,\sum_step_1_reg_n_96_[3] ,\sum_step_1_reg_n_97_[3] ,\sum_step_1_reg_n_98_[3] ,\sum_step_1_reg_n_99_[3] ,\sum_step_1_reg_n_100_[3] ,\sum_step_1_reg_n_101_[3] ,\sum_step_1_reg_n_102_[3] ,\sum_step_1_reg_n_103_[3] ,\sum_step_1_reg_n_104_[3] ,\sum_step_1_reg_n_105_[3] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[31] ),
        .PCOUT(\NLW_sum_step_1_reg[3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[3]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[4] 
       (.A({\coeff_out_s_reg[4] [17],\coeff_out_s_reg[4] [17],\coeff_out_s_reg[4] [17],\coeff_out_s_reg[4] [17],\coeff_out_s_reg[4] [17],\coeff_out_s_reg[4] [17],\coeff_out_s_reg[4] [17],\coeff_out_s_reg[4] [17],\coeff_out_s_reg[4] [17],\coeff_out_s_reg[4] [17],\coeff_out_s_reg[4] [17],\coeff_out_s_reg[4] [17],\coeff_out_s_reg[4] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[4]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[3][7] [7],\story_reg[3][7] [7],\story_reg[3][7] [7],\story_reg[3][7] [7],\story_reg[3][7] [7],\story_reg[3][7] [7],\story_reg[3][7] [7],\story_reg[3][7] [7],\story_reg[3][7] [7],\story_reg[3][7] [7],\story_reg[3][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[4]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[4]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[4]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[4]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[4]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[4]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_75_[4] ,\sum_step_1_reg_n_76_[4] ,\sum_step_1_reg_n_77_[4] ,\sum_step_1_reg_n_78_[4] ,\sum_step_1_reg_n_79_[4] ,\sum_step_1_reg_n_80_[4] ,\sum_step_1_reg_n_81_[4] ,\sum_step_1_reg_n_82_[4] ,\sum_step_1_reg_n_83_[4] ,\sum_step_1_reg_n_84_[4] ,\sum_step_1_reg_n_85_[4] ,\sum_step_1_reg_n_86_[4] ,\sum_step_1_reg_n_87_[4] ,\sum_step_1_reg_n_88_[4] ,\sum_step_1_reg_n_89_[4] ,\sum_step_1_reg_n_90_[4] ,\sum_step_1_reg_n_91_[4] ,\sum_step_1_reg_n_92_[4] ,\sum_step_1_reg_n_93_[4] ,\sum_step_1_reg_n_94_[4] ,\sum_step_1_reg_n_95_[4] ,\sum_step_1_reg_n_96_[4] ,\sum_step_1_reg_n_97_[4] ,\sum_step_1_reg_n_98_[4] ,\sum_step_1_reg_n_99_[4] ,\sum_step_1_reg_n_100_[4] ,\sum_step_1_reg_n_101_[4] ,\sum_step_1_reg_n_102_[4] ,\sum_step_1_reg_n_103_[4] ,\sum_step_1_reg_n_104_[4] ,\sum_step_1_reg_n_105_[4] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[4]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[4]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[32] ),
        .PCOUT(\NLW_sum_step_1_reg[4]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[4]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[5] 
       (.A({\coeff_out_s_reg[5] [17],\coeff_out_s_reg[5] [17],\coeff_out_s_reg[5] [17],\coeff_out_s_reg[5] [17],\coeff_out_s_reg[5] [17],\coeff_out_s_reg[5] [17],\coeff_out_s_reg[5] [17],\coeff_out_s_reg[5] [17],\coeff_out_s_reg[5] [17],\coeff_out_s_reg[5] [17],\coeff_out_s_reg[5] [17],\coeff_out_s_reg[5] [17],\coeff_out_s_reg[5] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[5]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[4][7] [7],\story_reg[4][7] [7],\story_reg[4][7] [7],\story_reg[4][7] [7],\story_reg[4][7] [7],\story_reg[4][7] [7],\story_reg[4][7] [7],\story_reg[4][7] [7],\story_reg[4][7] [7],\story_reg[4][7] [7],\story_reg[4][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[5]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[5]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[5]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[5]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[5]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[5]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_75_[5] ,\sum_step_1_reg_n_76_[5] ,\sum_step_1_reg_n_77_[5] ,\sum_step_1_reg_n_78_[5] ,\sum_step_1_reg_n_79_[5] ,\sum_step_1_reg_n_80_[5] ,\sum_step_1_reg_n_81_[5] ,\sum_step_1_reg_n_82_[5] ,\sum_step_1_reg_n_83_[5] ,\sum_step_1_reg_n_84_[5] ,\sum_step_1_reg_n_85_[5] ,\sum_step_1_reg_n_86_[5] ,\sum_step_1_reg_n_87_[5] ,\sum_step_1_reg_n_88_[5] ,\sum_step_1_reg_n_89_[5] ,\sum_step_1_reg_n_90_[5] ,\sum_step_1_reg_n_91_[5] ,\sum_step_1_reg_n_92_[5] ,\sum_step_1_reg_n_93_[5] ,\sum_step_1_reg_n_94_[5] ,\sum_step_1_reg_n_95_[5] ,\sum_step_1_reg_n_96_[5] ,\sum_step_1_reg_n_97_[5] ,\sum_step_1_reg_n_98_[5] ,\sum_step_1_reg_n_99_[5] ,\sum_step_1_reg_n_100_[5] ,\sum_step_1_reg_n_101_[5] ,\sum_step_1_reg_n_102_[5] ,\sum_step_1_reg_n_103_[5] ,\sum_step_1_reg_n_104_[5] ,\sum_step_1_reg_n_105_[5] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[5]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[5]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[33] ),
        .PCOUT(\NLW_sum_step_1_reg[5]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[5]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[6] 
       (.A({\coeff_out_s_reg[6] [17],\coeff_out_s_reg[6] [17],\coeff_out_s_reg[6] [17],\coeff_out_s_reg[6] [17],\coeff_out_s_reg[6] [17],\coeff_out_s_reg[6] [17],\coeff_out_s_reg[6] [17],\coeff_out_s_reg[6] [17],\coeff_out_s_reg[6] [17],\coeff_out_s_reg[6] [17],\coeff_out_s_reg[6] [17],\coeff_out_s_reg[6] [17],\coeff_out_s_reg[6] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[6]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[5][7] [7],\story_reg[5][7] [7],\story_reg[5][7] [7],\story_reg[5][7] [7],\story_reg[5][7] [7],\story_reg[5][7] [7],\story_reg[5][7] [7],\story_reg[5][7] [7],\story_reg[5][7] [7],\story_reg[5][7] [7],\story_reg[5][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[6]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[6]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[6]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[6]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[6]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[6]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_75_[6] ,\sum_step_1_reg_n_76_[6] ,\sum_step_1_reg_n_77_[6] ,\sum_step_1_reg_n_78_[6] ,\sum_step_1_reg_n_79_[6] ,\sum_step_1_reg_n_80_[6] ,\sum_step_1_reg_n_81_[6] ,\sum_step_1_reg_n_82_[6] ,\sum_step_1_reg_n_83_[6] ,\sum_step_1_reg_n_84_[6] ,\sum_step_1_reg_n_85_[6] ,\sum_step_1_reg_n_86_[6] ,\sum_step_1_reg_n_87_[6] ,\sum_step_1_reg_n_88_[6] ,\sum_step_1_reg_n_89_[6] ,\sum_step_1_reg_n_90_[6] ,\sum_step_1_reg_n_91_[6] ,\sum_step_1_reg_n_92_[6] ,\sum_step_1_reg_n_93_[6] ,\sum_step_1_reg_n_94_[6] ,\sum_step_1_reg_n_95_[6] ,\sum_step_1_reg_n_96_[6] ,\sum_step_1_reg_n_97_[6] ,\sum_step_1_reg_n_98_[6] ,\sum_step_1_reg_n_99_[6] ,\sum_step_1_reg_n_100_[6] ,\sum_step_1_reg_n_101_[6] ,\sum_step_1_reg_n_102_[6] ,\sum_step_1_reg_n_103_[6] ,\sum_step_1_reg_n_104_[6] ,\sum_step_1_reg_n_105_[6] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[6]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[6]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[34] ),
        .PCOUT(\NLW_sum_step_1_reg[6]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[6]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[7] 
       (.A({\coeff_out_s_reg[7] [17],\coeff_out_s_reg[7] [17],\coeff_out_s_reg[7] [17],\coeff_out_s_reg[7] [17],\coeff_out_s_reg[7] [17],\coeff_out_s_reg[7] [17],\coeff_out_s_reg[7] [17],\coeff_out_s_reg[7] [17],\coeff_out_s_reg[7] [17],\coeff_out_s_reg[7] [17],\coeff_out_s_reg[7] [17],\coeff_out_s_reg[7] [17],\coeff_out_s_reg[7] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[7]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[6][7] [7],\story_reg[6][7] [7],\story_reg[6][7] [7],\story_reg[6][7] [7],\story_reg[6][7] [7],\story_reg[6][7] [7],\story_reg[6][7] [7],\story_reg[6][7] [7],\story_reg[6][7] [7],\story_reg[6][7] [7],\story_reg[6][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[7]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[7]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[7]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[7]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[7]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[7]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_75_[7] ,\sum_step_1_reg_n_76_[7] ,\sum_step_1_reg_n_77_[7] ,\sum_step_1_reg_n_78_[7] ,\sum_step_1_reg_n_79_[7] ,\sum_step_1_reg_n_80_[7] ,\sum_step_1_reg_n_81_[7] ,\sum_step_1_reg_n_82_[7] ,\sum_step_1_reg_n_83_[7] ,\sum_step_1_reg_n_84_[7] ,\sum_step_1_reg_n_85_[7] ,\sum_step_1_reg_n_86_[7] ,\sum_step_1_reg_n_87_[7] ,\sum_step_1_reg_n_88_[7] ,\sum_step_1_reg_n_89_[7] ,\sum_step_1_reg_n_90_[7] ,\sum_step_1_reg_n_91_[7] ,\sum_step_1_reg_n_92_[7] ,\sum_step_1_reg_n_93_[7] ,\sum_step_1_reg_n_94_[7] ,\sum_step_1_reg_n_95_[7] ,\sum_step_1_reg_n_96_[7] ,\sum_step_1_reg_n_97_[7] ,\sum_step_1_reg_n_98_[7] ,\sum_step_1_reg_n_99_[7] ,\sum_step_1_reg_n_100_[7] ,\sum_step_1_reg_n_101_[7] ,\sum_step_1_reg_n_102_[7] ,\sum_step_1_reg_n_103_[7] ,\sum_step_1_reg_n_104_[7] ,\sum_step_1_reg_n_105_[7] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[7]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[7]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[35] ),
        .PCOUT(\NLW_sum_step_1_reg[7]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[7]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[8] 
       (.A({\coeff_out_s_reg[8] [17],\coeff_out_s_reg[8] [17],\coeff_out_s_reg[8] [17],\coeff_out_s_reg[8] [17],\coeff_out_s_reg[8] [17],\coeff_out_s_reg[8] [17],\coeff_out_s_reg[8] [17],\coeff_out_s_reg[8] [17],\coeff_out_s_reg[8] [17],\coeff_out_s_reg[8] [17],\coeff_out_s_reg[8] [17],\coeff_out_s_reg[8] [17],\coeff_out_s_reg[8] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[8]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[7][7] [7],\story_reg[7][7] [7],\story_reg[7][7] [7],\story_reg[7][7] [7],\story_reg[7][7] [7],\story_reg[7][7] [7],\story_reg[7][7] [7],\story_reg[7][7] [7],\story_reg[7][7] [7],\story_reg[7][7] [7],\story_reg[7][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[8]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[8]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[8]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[8]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[8]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[8]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_75_[8] ,\sum_step_1_reg_n_76_[8] ,\sum_step_1_reg_n_77_[8] ,\sum_step_1_reg_n_78_[8] ,\sum_step_1_reg_n_79_[8] ,\sum_step_1_reg_n_80_[8] ,\sum_step_1_reg_n_81_[8] ,\sum_step_1_reg_n_82_[8] ,\sum_step_1_reg_n_83_[8] ,\sum_step_1_reg_n_84_[8] ,\sum_step_1_reg_n_85_[8] ,\sum_step_1_reg_n_86_[8] ,\sum_step_1_reg_n_87_[8] ,\sum_step_1_reg_n_88_[8] ,\sum_step_1_reg_n_89_[8] ,\sum_step_1_reg_n_90_[8] ,\sum_step_1_reg_n_91_[8] ,\sum_step_1_reg_n_92_[8] ,\sum_step_1_reg_n_93_[8] ,\sum_step_1_reg_n_94_[8] ,\sum_step_1_reg_n_95_[8] ,\sum_step_1_reg_n_96_[8] ,\sum_step_1_reg_n_97_[8] ,\sum_step_1_reg_n_98_[8] ,\sum_step_1_reg_n_99_[8] ,\sum_step_1_reg_n_100_[8] ,\sum_step_1_reg_n_101_[8] ,\sum_step_1_reg_n_102_[8] ,\sum_step_1_reg_n_103_[8] ,\sum_step_1_reg_n_104_[8] ,\sum_step_1_reg_n_105_[8] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[8]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[8]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[36] ),
        .PCOUT(\NLW_sum_step_1_reg[8]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[8]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_1_reg[9] 
       (.A({\coeff_out_s_reg[9] [17],\coeff_out_s_reg[9] [17],\coeff_out_s_reg[9] [17],\coeff_out_s_reg[9] [17],\coeff_out_s_reg[9] [17],\coeff_out_s_reg[9] [17],\coeff_out_s_reg[9] [17],\coeff_out_s_reg[9] [17],\coeff_out_s_reg[9] [17],\coeff_out_s_reg[9] [17],\coeff_out_s_reg[9] [17],\coeff_out_s_reg[9] [17],\coeff_out_s_reg[9] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_1_reg[9]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[8][7] [7],\story_reg[8][7] [7],\story_reg[8][7] [7],\story_reg[8][7] [7],\story_reg[8][7] [7],\story_reg[8][7] [7],\story_reg[8][7] [7],\story_reg[8][7] [7],\story_reg[8][7] [7],\story_reg[8][7] [7],\story_reg[8][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_1_reg[9]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_1_reg[9]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_1_reg[9]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_1_reg[9]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_sum_step_1_reg[9]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_1_reg[9]_P_UNCONNECTED [47:32],\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_75_[9] ,\sum_step_1_reg_n_76_[9] ,\sum_step_1_reg_n_77_[9] ,\sum_step_1_reg_n_78_[9] ,\sum_step_1_reg_n_79_[9] ,\sum_step_1_reg_n_80_[9] ,\sum_step_1_reg_n_81_[9] ,\sum_step_1_reg_n_82_[9] ,\sum_step_1_reg_n_83_[9] ,\sum_step_1_reg_n_84_[9] ,\sum_step_1_reg_n_85_[9] ,\sum_step_1_reg_n_86_[9] ,\sum_step_1_reg_n_87_[9] ,\sum_step_1_reg_n_88_[9] ,\sum_step_1_reg_n_89_[9] ,\sum_step_1_reg_n_90_[9] ,\sum_step_1_reg_n_91_[9] ,\sum_step_1_reg_n_92_[9] ,\sum_step_1_reg_n_93_[9] ,\sum_step_1_reg_n_94_[9] ,\sum_step_1_reg_n_95_[9] ,\sum_step_1_reg_n_96_[9] ,\sum_step_1_reg_n_97_[9] ,\sum_step_1_reg_n_98_[9] ,\sum_step_1_reg_n_99_[9] ,\sum_step_1_reg_n_100_[9] ,\sum_step_1_reg_n_101_[9] ,\sum_step_1_reg_n_102_[9] ,\sum_step_1_reg_n_103_[9] ,\sum_step_1_reg_n_104_[9] ,\sum_step_1_reg_n_105_[9] }),
        .PATTERNBDETECT(\NLW_sum_step_1_reg[9]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_1_reg[9]_PATTERNDETECT_UNCONNECTED ),
        .PCIN(\mult_data_reg[37] ),
        .PCOUT(\NLW_sum_step_1_reg[9]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_1_reg[9]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[0] 
       (.A({\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_74_[0] ,\sum_step_1_reg_n_75_[0] ,\sum_step_1_reg_n_76_[0] ,\sum_step_1_reg_n_77_[0] ,\sum_step_1_reg_n_78_[0] ,\sum_step_1_reg_n_79_[0] ,\sum_step_1_reg_n_80_[0] ,\sum_step_1_reg_n_81_[0] ,\sum_step_1_reg_n_82_[0] ,\sum_step_1_reg_n_83_[0] ,\sum_step_1_reg_n_84_[0] ,\sum_step_1_reg_n_85_[0] ,\sum_step_1_reg_n_86_[0] ,\sum_step_1_reg_n_87_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[0] ,\sum_step_1_reg_n_89_[0] ,\sum_step_1_reg_n_90_[0] ,\sum_step_1_reg_n_91_[0] ,\sum_step_1_reg_n_92_[0] ,\sum_step_1_reg_n_93_[0] ,\sum_step_1_reg_n_94_[0] ,\sum_step_1_reg_n_95_[0] ,\sum_step_1_reg_n_96_[0] ,\sum_step_1_reg_n_97_[0] ,\sum_step_1_reg_n_98_[0] ,\sum_step_1_reg_n_99_[0] ,\sum_step_1_reg_n_100_[0] ,\sum_step_1_reg_n_101_[0] ,\sum_step_1_reg_n_102_[0] ,\sum_step_1_reg_n_103_[0] ,\sum_step_1_reg_n_104_[0] ,\sum_step_1_reg_n_105_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[0]_P_UNCONNECTED [47:32],\sum_step_2_reg[0]__0 }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[14] ,\sum_step_1_reg_n_107_[14] ,\sum_step_1_reg_n_108_[14] ,\sum_step_1_reg_n_109_[14] ,\sum_step_1_reg_n_110_[14] ,\sum_step_1_reg_n_111_[14] ,\sum_step_1_reg_n_112_[14] ,\sum_step_1_reg_n_113_[14] ,\sum_step_1_reg_n_114_[14] ,\sum_step_1_reg_n_115_[14] ,\sum_step_1_reg_n_116_[14] ,\sum_step_1_reg_n_117_[14] ,\sum_step_1_reg_n_118_[14] ,\sum_step_1_reg_n_119_[14] ,\sum_step_1_reg_n_120_[14] ,\sum_step_1_reg_n_121_[14] ,\sum_step_1_reg_n_122_[14] ,\sum_step_1_reg_n_123_[14] ,\sum_step_1_reg_n_124_[14] ,\sum_step_1_reg_n_125_[14] ,\sum_step_1_reg_n_126_[14] ,\sum_step_1_reg_n_127_[14] ,\sum_step_1_reg_n_128_[14] ,\sum_step_1_reg_n_129_[14] ,\sum_step_1_reg_n_130_[14] ,\sum_step_1_reg_n_131_[14] ,\sum_step_1_reg_n_132_[14] ,\sum_step_1_reg_n_133_[14] ,\sum_step_1_reg_n_134_[14] ,\sum_step_1_reg_n_135_[14] ,\sum_step_1_reg_n_136_[14] ,\sum_step_1_reg_n_137_[14] ,\sum_step_1_reg_n_138_[14] ,\sum_step_1_reg_n_139_[14] ,\sum_step_1_reg_n_140_[14] ,\sum_step_1_reg_n_141_[14] ,\sum_step_1_reg_n_142_[14] ,\sum_step_1_reg_n_143_[14] ,\sum_step_1_reg_n_144_[14] ,\sum_step_1_reg_n_145_[14] ,\sum_step_1_reg_n_146_[14] ,\sum_step_1_reg_n_147_[14] ,\sum_step_1_reg_n_148_[14] ,\sum_step_1_reg_n_149_[14] ,\sum_step_1_reg_n_150_[14] ,\sum_step_1_reg_n_151_[14] ,\sum_step_1_reg_n_152_[14] ,\sum_step_1_reg_n_153_[14] }),
        .PCOUT(\NLW_sum_step_2_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[0]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[10] 
       (.A({\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_74_[10] ,\sum_step_1_reg_n_75_[10] ,\sum_step_1_reg_n_76_[10] ,\sum_step_1_reg_n_77_[10] ,\sum_step_1_reg_n_78_[10] ,\sum_step_1_reg_n_79_[10] ,\sum_step_1_reg_n_80_[10] ,\sum_step_1_reg_n_81_[10] ,\sum_step_1_reg_n_82_[10] ,\sum_step_1_reg_n_83_[10] ,\sum_step_1_reg_n_84_[10] ,\sum_step_1_reg_n_85_[10] ,\sum_step_1_reg_n_86_[10] ,\sum_step_1_reg_n_87_[10] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[10]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[10] ,\sum_step_1_reg_n_89_[10] ,\sum_step_1_reg_n_90_[10] ,\sum_step_1_reg_n_91_[10] ,\sum_step_1_reg_n_92_[10] ,\sum_step_1_reg_n_93_[10] ,\sum_step_1_reg_n_94_[10] ,\sum_step_1_reg_n_95_[10] ,\sum_step_1_reg_n_96_[10] ,\sum_step_1_reg_n_97_[10] ,\sum_step_1_reg_n_98_[10] ,\sum_step_1_reg_n_99_[10] ,\sum_step_1_reg_n_100_[10] ,\sum_step_1_reg_n_101_[10] ,\sum_step_1_reg_n_102_[10] ,\sum_step_1_reg_n_103_[10] ,\sum_step_1_reg_n_104_[10] ,\sum_step_1_reg_n_105_[10] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[10]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[10]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[10]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[10]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[10]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[10]_P_UNCONNECTED [47:32],\sum_step_2_reg_n_74_[10] ,\sum_step_2_reg_n_75_[10] ,\sum_step_2_reg_n_76_[10] ,\sum_step_2_reg_n_77_[10] ,\sum_step_2_reg_n_78_[10] ,\sum_step_2_reg_n_79_[10] ,\sum_step_2_reg_n_80_[10] ,\sum_step_2_reg_n_81_[10] ,\sum_step_2_reg_n_82_[10] ,\sum_step_2_reg_n_83_[10] ,\sum_step_2_reg_n_84_[10] ,\sum_step_2_reg_n_85_[10] ,\sum_step_2_reg_n_86_[10] ,\sum_step_2_reg_n_87_[10] ,\sum_step_2_reg_n_88_[10] ,\sum_step_2_reg_n_89_[10] ,\sum_step_2_reg_n_90_[10] ,\sum_step_2_reg_n_91_[10] ,\sum_step_2_reg_n_92_[10] ,\sum_step_2_reg_n_93_[10] ,\sum_step_2_reg_n_94_[10] ,\sum_step_2_reg_n_95_[10] ,\sum_step_2_reg_n_96_[10] ,\sum_step_2_reg_n_97_[10] ,\sum_step_2_reg_n_98_[10] ,\sum_step_2_reg_n_99_[10] ,\sum_step_2_reg_n_100_[10] ,\sum_step_2_reg_n_101_[10] ,\sum_step_2_reg_n_102_[10] ,\sum_step_2_reg_n_103_[10] ,\sum_step_2_reg_n_104_[10] ,\sum_step_2_reg_n_105_[10] }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[10]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[10]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[24] ,\sum_step_1_reg_n_107_[24] ,\sum_step_1_reg_n_108_[24] ,\sum_step_1_reg_n_109_[24] ,\sum_step_1_reg_n_110_[24] ,\sum_step_1_reg_n_111_[24] ,\sum_step_1_reg_n_112_[24] ,\sum_step_1_reg_n_113_[24] ,\sum_step_1_reg_n_114_[24] ,\sum_step_1_reg_n_115_[24] ,\sum_step_1_reg_n_116_[24] ,\sum_step_1_reg_n_117_[24] ,\sum_step_1_reg_n_118_[24] ,\sum_step_1_reg_n_119_[24] ,\sum_step_1_reg_n_120_[24] ,\sum_step_1_reg_n_121_[24] ,\sum_step_1_reg_n_122_[24] ,\sum_step_1_reg_n_123_[24] ,\sum_step_1_reg_n_124_[24] ,\sum_step_1_reg_n_125_[24] ,\sum_step_1_reg_n_126_[24] ,\sum_step_1_reg_n_127_[24] ,\sum_step_1_reg_n_128_[24] ,\sum_step_1_reg_n_129_[24] ,\sum_step_1_reg_n_130_[24] ,\sum_step_1_reg_n_131_[24] ,\sum_step_1_reg_n_132_[24] ,\sum_step_1_reg_n_133_[24] ,\sum_step_1_reg_n_134_[24] ,\sum_step_1_reg_n_135_[24] ,\sum_step_1_reg_n_136_[24] ,\sum_step_1_reg_n_137_[24] ,\sum_step_1_reg_n_138_[24] ,\sum_step_1_reg_n_139_[24] ,\sum_step_1_reg_n_140_[24] ,\sum_step_1_reg_n_141_[24] ,\sum_step_1_reg_n_142_[24] ,\sum_step_1_reg_n_143_[24] ,\sum_step_1_reg_n_144_[24] ,\sum_step_1_reg_n_145_[24] ,\sum_step_1_reg_n_146_[24] ,\sum_step_1_reg_n_147_[24] ,\sum_step_1_reg_n_148_[24] ,\sum_step_1_reg_n_149_[24] ,\sum_step_1_reg_n_150_[24] ,\sum_step_1_reg_n_151_[24] ,\sum_step_1_reg_n_152_[24] ,\sum_step_1_reg_n_153_[24] }),
        .PCOUT({\sum_step_2_reg_n_106_[10] ,\sum_step_2_reg_n_107_[10] ,\sum_step_2_reg_n_108_[10] ,\sum_step_2_reg_n_109_[10] ,\sum_step_2_reg_n_110_[10] ,\sum_step_2_reg_n_111_[10] ,\sum_step_2_reg_n_112_[10] ,\sum_step_2_reg_n_113_[10] ,\sum_step_2_reg_n_114_[10] ,\sum_step_2_reg_n_115_[10] ,\sum_step_2_reg_n_116_[10] ,\sum_step_2_reg_n_117_[10] ,\sum_step_2_reg_n_118_[10] ,\sum_step_2_reg_n_119_[10] ,\sum_step_2_reg_n_120_[10] ,\sum_step_2_reg_n_121_[10] ,\sum_step_2_reg_n_122_[10] ,\sum_step_2_reg_n_123_[10] ,\sum_step_2_reg_n_124_[10] ,\sum_step_2_reg_n_125_[10] ,\sum_step_2_reg_n_126_[10] ,\sum_step_2_reg_n_127_[10] ,\sum_step_2_reg_n_128_[10] ,\sum_step_2_reg_n_129_[10] ,\sum_step_2_reg_n_130_[10] ,\sum_step_2_reg_n_131_[10] ,\sum_step_2_reg_n_132_[10] ,\sum_step_2_reg_n_133_[10] ,\sum_step_2_reg_n_134_[10] ,\sum_step_2_reg_n_135_[10] ,\sum_step_2_reg_n_136_[10] ,\sum_step_2_reg_n_137_[10] ,\sum_step_2_reg_n_138_[10] ,\sum_step_2_reg_n_139_[10] ,\sum_step_2_reg_n_140_[10] ,\sum_step_2_reg_n_141_[10] ,\sum_step_2_reg_n_142_[10] ,\sum_step_2_reg_n_143_[10] ,\sum_step_2_reg_n_144_[10] ,\sum_step_2_reg_n_145_[10] ,\sum_step_2_reg_n_146_[10] ,\sum_step_2_reg_n_147_[10] ,\sum_step_2_reg_n_148_[10] ,\sum_step_2_reg_n_149_[10] ,\sum_step_2_reg_n_150_[10] ,\sum_step_2_reg_n_151_[10] ,\sum_step_2_reg_n_152_[10] ,\sum_step_2_reg_n_153_[10] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[10]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[11] 
       (.A({\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_74_[11] ,\sum_step_1_reg_n_75_[11] ,\sum_step_1_reg_n_76_[11] ,\sum_step_1_reg_n_77_[11] ,\sum_step_1_reg_n_78_[11] ,\sum_step_1_reg_n_79_[11] ,\sum_step_1_reg_n_80_[11] ,\sum_step_1_reg_n_81_[11] ,\sum_step_1_reg_n_82_[11] ,\sum_step_1_reg_n_83_[11] ,\sum_step_1_reg_n_84_[11] ,\sum_step_1_reg_n_85_[11] ,\sum_step_1_reg_n_86_[11] ,\sum_step_1_reg_n_87_[11] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[11]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[11] ,\sum_step_1_reg_n_89_[11] ,\sum_step_1_reg_n_90_[11] ,\sum_step_1_reg_n_91_[11] ,\sum_step_1_reg_n_92_[11] ,\sum_step_1_reg_n_93_[11] ,\sum_step_1_reg_n_94_[11] ,\sum_step_1_reg_n_95_[11] ,\sum_step_1_reg_n_96_[11] ,\sum_step_1_reg_n_97_[11] ,\sum_step_1_reg_n_98_[11] ,\sum_step_1_reg_n_99_[11] ,\sum_step_1_reg_n_100_[11] ,\sum_step_1_reg_n_101_[11] ,\sum_step_1_reg_n_102_[11] ,\sum_step_1_reg_n_103_[11] ,\sum_step_1_reg_n_104_[11] ,\sum_step_1_reg_n_105_[11] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[11]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[11]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[11]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[11]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[11]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[11]_P_UNCONNECTED [47:32],\sum_step_2_reg_n_74_[11] ,\sum_step_2_reg_n_75_[11] ,\sum_step_2_reg_n_76_[11] ,\sum_step_2_reg_n_77_[11] ,\sum_step_2_reg_n_78_[11] ,\sum_step_2_reg_n_79_[11] ,\sum_step_2_reg_n_80_[11] ,\sum_step_2_reg_n_81_[11] ,\sum_step_2_reg_n_82_[11] ,\sum_step_2_reg_n_83_[11] ,\sum_step_2_reg_n_84_[11] ,\sum_step_2_reg_n_85_[11] ,\sum_step_2_reg_n_86_[11] ,\sum_step_2_reg_n_87_[11] ,\sum_step_2_reg_n_88_[11] ,\sum_step_2_reg_n_89_[11] ,\sum_step_2_reg_n_90_[11] ,\sum_step_2_reg_n_91_[11] ,\sum_step_2_reg_n_92_[11] ,\sum_step_2_reg_n_93_[11] ,\sum_step_2_reg_n_94_[11] ,\sum_step_2_reg_n_95_[11] ,\sum_step_2_reg_n_96_[11] ,\sum_step_2_reg_n_97_[11] ,\sum_step_2_reg_n_98_[11] ,\sum_step_2_reg_n_99_[11] ,\sum_step_2_reg_n_100_[11] ,\sum_step_2_reg_n_101_[11] ,\sum_step_2_reg_n_102_[11] ,\sum_step_2_reg_n_103_[11] ,\sum_step_2_reg_n_104_[11] ,\sum_step_2_reg_n_105_[11] }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[11]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[11]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[25] ,\sum_step_1_reg_n_107_[25] ,\sum_step_1_reg_n_108_[25] ,\sum_step_1_reg_n_109_[25] ,\sum_step_1_reg_n_110_[25] ,\sum_step_1_reg_n_111_[25] ,\sum_step_1_reg_n_112_[25] ,\sum_step_1_reg_n_113_[25] ,\sum_step_1_reg_n_114_[25] ,\sum_step_1_reg_n_115_[25] ,\sum_step_1_reg_n_116_[25] ,\sum_step_1_reg_n_117_[25] ,\sum_step_1_reg_n_118_[25] ,\sum_step_1_reg_n_119_[25] ,\sum_step_1_reg_n_120_[25] ,\sum_step_1_reg_n_121_[25] ,\sum_step_1_reg_n_122_[25] ,\sum_step_1_reg_n_123_[25] ,\sum_step_1_reg_n_124_[25] ,\sum_step_1_reg_n_125_[25] ,\sum_step_1_reg_n_126_[25] ,\sum_step_1_reg_n_127_[25] ,\sum_step_1_reg_n_128_[25] ,\sum_step_1_reg_n_129_[25] ,\sum_step_1_reg_n_130_[25] ,\sum_step_1_reg_n_131_[25] ,\sum_step_1_reg_n_132_[25] ,\sum_step_1_reg_n_133_[25] ,\sum_step_1_reg_n_134_[25] ,\sum_step_1_reg_n_135_[25] ,\sum_step_1_reg_n_136_[25] ,\sum_step_1_reg_n_137_[25] ,\sum_step_1_reg_n_138_[25] ,\sum_step_1_reg_n_139_[25] ,\sum_step_1_reg_n_140_[25] ,\sum_step_1_reg_n_141_[25] ,\sum_step_1_reg_n_142_[25] ,\sum_step_1_reg_n_143_[25] ,\sum_step_1_reg_n_144_[25] ,\sum_step_1_reg_n_145_[25] ,\sum_step_1_reg_n_146_[25] ,\sum_step_1_reg_n_147_[25] ,\sum_step_1_reg_n_148_[25] ,\sum_step_1_reg_n_149_[25] ,\sum_step_1_reg_n_150_[25] ,\sum_step_1_reg_n_151_[25] ,\sum_step_1_reg_n_152_[25] ,\sum_step_1_reg_n_153_[25] }),
        .PCOUT({\sum_step_2_reg_n_106_[11] ,\sum_step_2_reg_n_107_[11] ,\sum_step_2_reg_n_108_[11] ,\sum_step_2_reg_n_109_[11] ,\sum_step_2_reg_n_110_[11] ,\sum_step_2_reg_n_111_[11] ,\sum_step_2_reg_n_112_[11] ,\sum_step_2_reg_n_113_[11] ,\sum_step_2_reg_n_114_[11] ,\sum_step_2_reg_n_115_[11] ,\sum_step_2_reg_n_116_[11] ,\sum_step_2_reg_n_117_[11] ,\sum_step_2_reg_n_118_[11] ,\sum_step_2_reg_n_119_[11] ,\sum_step_2_reg_n_120_[11] ,\sum_step_2_reg_n_121_[11] ,\sum_step_2_reg_n_122_[11] ,\sum_step_2_reg_n_123_[11] ,\sum_step_2_reg_n_124_[11] ,\sum_step_2_reg_n_125_[11] ,\sum_step_2_reg_n_126_[11] ,\sum_step_2_reg_n_127_[11] ,\sum_step_2_reg_n_128_[11] ,\sum_step_2_reg_n_129_[11] ,\sum_step_2_reg_n_130_[11] ,\sum_step_2_reg_n_131_[11] ,\sum_step_2_reg_n_132_[11] ,\sum_step_2_reg_n_133_[11] ,\sum_step_2_reg_n_134_[11] ,\sum_step_2_reg_n_135_[11] ,\sum_step_2_reg_n_136_[11] ,\sum_step_2_reg_n_137_[11] ,\sum_step_2_reg_n_138_[11] ,\sum_step_2_reg_n_139_[11] ,\sum_step_2_reg_n_140_[11] ,\sum_step_2_reg_n_141_[11] ,\sum_step_2_reg_n_142_[11] ,\sum_step_2_reg_n_143_[11] ,\sum_step_2_reg_n_144_[11] ,\sum_step_2_reg_n_145_[11] ,\sum_step_2_reg_n_146_[11] ,\sum_step_2_reg_n_147_[11] ,\sum_step_2_reg_n_148_[11] ,\sum_step_2_reg_n_149_[11] ,\sum_step_2_reg_n_150_[11] ,\sum_step_2_reg_n_151_[11] ,\sum_step_2_reg_n_152_[11] ,\sum_step_2_reg_n_153_[11] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[11]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[12] 
       (.A({\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_74_[12] ,\sum_step_1_reg_n_75_[12] ,\sum_step_1_reg_n_76_[12] ,\sum_step_1_reg_n_77_[12] ,\sum_step_1_reg_n_78_[12] ,\sum_step_1_reg_n_79_[12] ,\sum_step_1_reg_n_80_[12] ,\sum_step_1_reg_n_81_[12] ,\sum_step_1_reg_n_82_[12] ,\sum_step_1_reg_n_83_[12] ,\sum_step_1_reg_n_84_[12] ,\sum_step_1_reg_n_85_[12] ,\sum_step_1_reg_n_86_[12] ,\sum_step_1_reg_n_87_[12] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[12]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[12] ,\sum_step_1_reg_n_89_[12] ,\sum_step_1_reg_n_90_[12] ,\sum_step_1_reg_n_91_[12] ,\sum_step_1_reg_n_92_[12] ,\sum_step_1_reg_n_93_[12] ,\sum_step_1_reg_n_94_[12] ,\sum_step_1_reg_n_95_[12] ,\sum_step_1_reg_n_96_[12] ,\sum_step_1_reg_n_97_[12] ,\sum_step_1_reg_n_98_[12] ,\sum_step_1_reg_n_99_[12] ,\sum_step_1_reg_n_100_[12] ,\sum_step_1_reg_n_101_[12] ,\sum_step_1_reg_n_102_[12] ,\sum_step_1_reg_n_103_[12] ,\sum_step_1_reg_n_104_[12] ,\sum_step_1_reg_n_105_[12] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[12]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[12]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[12]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[12]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[12]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[12]_P_UNCONNECTED [47:32],\sum_step_2_reg_n_74_[12] ,\sum_step_2_reg_n_75_[12] ,\sum_step_2_reg_n_76_[12] ,\sum_step_2_reg_n_77_[12] ,\sum_step_2_reg_n_78_[12] ,\sum_step_2_reg_n_79_[12] ,\sum_step_2_reg_n_80_[12] ,\sum_step_2_reg_n_81_[12] ,\sum_step_2_reg_n_82_[12] ,\sum_step_2_reg_n_83_[12] ,\sum_step_2_reg_n_84_[12] ,\sum_step_2_reg_n_85_[12] ,\sum_step_2_reg_n_86_[12] ,\sum_step_2_reg_n_87_[12] ,\sum_step_2_reg_n_88_[12] ,\sum_step_2_reg_n_89_[12] ,\sum_step_2_reg_n_90_[12] ,\sum_step_2_reg_n_91_[12] ,\sum_step_2_reg_n_92_[12] ,\sum_step_2_reg_n_93_[12] ,\sum_step_2_reg_n_94_[12] ,\sum_step_2_reg_n_95_[12] ,\sum_step_2_reg_n_96_[12] ,\sum_step_2_reg_n_97_[12] ,\sum_step_2_reg_n_98_[12] ,\sum_step_2_reg_n_99_[12] ,\sum_step_2_reg_n_100_[12] ,\sum_step_2_reg_n_101_[12] ,\sum_step_2_reg_n_102_[12] ,\sum_step_2_reg_n_103_[12] ,\sum_step_2_reg_n_104_[12] ,\sum_step_2_reg_n_105_[12] }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[12]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[12]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[26] ,\sum_step_1_reg_n_107_[26] ,\sum_step_1_reg_n_108_[26] ,\sum_step_1_reg_n_109_[26] ,\sum_step_1_reg_n_110_[26] ,\sum_step_1_reg_n_111_[26] ,\sum_step_1_reg_n_112_[26] ,\sum_step_1_reg_n_113_[26] ,\sum_step_1_reg_n_114_[26] ,\sum_step_1_reg_n_115_[26] ,\sum_step_1_reg_n_116_[26] ,\sum_step_1_reg_n_117_[26] ,\sum_step_1_reg_n_118_[26] ,\sum_step_1_reg_n_119_[26] ,\sum_step_1_reg_n_120_[26] ,\sum_step_1_reg_n_121_[26] ,\sum_step_1_reg_n_122_[26] ,\sum_step_1_reg_n_123_[26] ,\sum_step_1_reg_n_124_[26] ,\sum_step_1_reg_n_125_[26] ,\sum_step_1_reg_n_126_[26] ,\sum_step_1_reg_n_127_[26] ,\sum_step_1_reg_n_128_[26] ,\sum_step_1_reg_n_129_[26] ,\sum_step_1_reg_n_130_[26] ,\sum_step_1_reg_n_131_[26] ,\sum_step_1_reg_n_132_[26] ,\sum_step_1_reg_n_133_[26] ,\sum_step_1_reg_n_134_[26] ,\sum_step_1_reg_n_135_[26] ,\sum_step_1_reg_n_136_[26] ,\sum_step_1_reg_n_137_[26] ,\sum_step_1_reg_n_138_[26] ,\sum_step_1_reg_n_139_[26] ,\sum_step_1_reg_n_140_[26] ,\sum_step_1_reg_n_141_[26] ,\sum_step_1_reg_n_142_[26] ,\sum_step_1_reg_n_143_[26] ,\sum_step_1_reg_n_144_[26] ,\sum_step_1_reg_n_145_[26] ,\sum_step_1_reg_n_146_[26] ,\sum_step_1_reg_n_147_[26] ,\sum_step_1_reg_n_148_[26] ,\sum_step_1_reg_n_149_[26] ,\sum_step_1_reg_n_150_[26] ,\sum_step_1_reg_n_151_[26] ,\sum_step_1_reg_n_152_[26] ,\sum_step_1_reg_n_153_[26] }),
        .PCOUT({\sum_step_2_reg_n_106_[12] ,\sum_step_2_reg_n_107_[12] ,\sum_step_2_reg_n_108_[12] ,\sum_step_2_reg_n_109_[12] ,\sum_step_2_reg_n_110_[12] ,\sum_step_2_reg_n_111_[12] ,\sum_step_2_reg_n_112_[12] ,\sum_step_2_reg_n_113_[12] ,\sum_step_2_reg_n_114_[12] ,\sum_step_2_reg_n_115_[12] ,\sum_step_2_reg_n_116_[12] ,\sum_step_2_reg_n_117_[12] ,\sum_step_2_reg_n_118_[12] ,\sum_step_2_reg_n_119_[12] ,\sum_step_2_reg_n_120_[12] ,\sum_step_2_reg_n_121_[12] ,\sum_step_2_reg_n_122_[12] ,\sum_step_2_reg_n_123_[12] ,\sum_step_2_reg_n_124_[12] ,\sum_step_2_reg_n_125_[12] ,\sum_step_2_reg_n_126_[12] ,\sum_step_2_reg_n_127_[12] ,\sum_step_2_reg_n_128_[12] ,\sum_step_2_reg_n_129_[12] ,\sum_step_2_reg_n_130_[12] ,\sum_step_2_reg_n_131_[12] ,\sum_step_2_reg_n_132_[12] ,\sum_step_2_reg_n_133_[12] ,\sum_step_2_reg_n_134_[12] ,\sum_step_2_reg_n_135_[12] ,\sum_step_2_reg_n_136_[12] ,\sum_step_2_reg_n_137_[12] ,\sum_step_2_reg_n_138_[12] ,\sum_step_2_reg_n_139_[12] ,\sum_step_2_reg_n_140_[12] ,\sum_step_2_reg_n_141_[12] ,\sum_step_2_reg_n_142_[12] ,\sum_step_2_reg_n_143_[12] ,\sum_step_2_reg_n_144_[12] ,\sum_step_2_reg_n_145_[12] ,\sum_step_2_reg_n_146_[12] ,\sum_step_2_reg_n_147_[12] ,\sum_step_2_reg_n_148_[12] ,\sum_step_2_reg_n_149_[12] ,\sum_step_2_reg_n_150_[12] ,\sum_step_2_reg_n_151_[12] ,\sum_step_2_reg_n_152_[12] ,\sum_step_2_reg_n_153_[12] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[12]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[13] 
       (.A({\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_74_[13] ,\sum_step_1_reg_n_75_[13] ,\sum_step_1_reg_n_76_[13] ,\sum_step_1_reg_n_77_[13] ,\sum_step_1_reg_n_78_[13] ,\sum_step_1_reg_n_79_[13] ,\sum_step_1_reg_n_80_[13] ,\sum_step_1_reg_n_81_[13] ,\sum_step_1_reg_n_82_[13] ,\sum_step_1_reg_n_83_[13] ,\sum_step_1_reg_n_84_[13] ,\sum_step_1_reg_n_85_[13] ,\sum_step_1_reg_n_86_[13] ,\sum_step_1_reg_n_87_[13] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[13]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[13] ,\sum_step_1_reg_n_89_[13] ,\sum_step_1_reg_n_90_[13] ,\sum_step_1_reg_n_91_[13] ,\sum_step_1_reg_n_92_[13] ,\sum_step_1_reg_n_93_[13] ,\sum_step_1_reg_n_94_[13] ,\sum_step_1_reg_n_95_[13] ,\sum_step_1_reg_n_96_[13] ,\sum_step_1_reg_n_97_[13] ,\sum_step_1_reg_n_98_[13] ,\sum_step_1_reg_n_99_[13] ,\sum_step_1_reg_n_100_[13] ,\sum_step_1_reg_n_101_[13] ,\sum_step_1_reg_n_102_[13] ,\sum_step_1_reg_n_103_[13] ,\sum_step_1_reg_n_104_[13] ,\sum_step_1_reg_n_105_[13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[13]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[13]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[13]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[13]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[13]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[13]_P_UNCONNECTED [47:32],\sum_step_2_reg_n_74_[13] ,\sum_step_2_reg_n_75_[13] ,\sum_step_2_reg_n_76_[13] ,\sum_step_2_reg_n_77_[13] ,\sum_step_2_reg_n_78_[13] ,\sum_step_2_reg_n_79_[13] ,\sum_step_2_reg_n_80_[13] ,\sum_step_2_reg_n_81_[13] ,\sum_step_2_reg_n_82_[13] ,\sum_step_2_reg_n_83_[13] ,\sum_step_2_reg_n_84_[13] ,\sum_step_2_reg_n_85_[13] ,\sum_step_2_reg_n_86_[13] ,\sum_step_2_reg_n_87_[13] ,\sum_step_2_reg_n_88_[13] ,\sum_step_2_reg_n_89_[13] ,\sum_step_2_reg_n_90_[13] ,\sum_step_2_reg_n_91_[13] ,\sum_step_2_reg_n_92_[13] ,\sum_step_2_reg_n_93_[13] ,\sum_step_2_reg_n_94_[13] ,\sum_step_2_reg_n_95_[13] ,\sum_step_2_reg_n_96_[13] ,\sum_step_2_reg_n_97_[13] ,\sum_step_2_reg_n_98_[13] ,\sum_step_2_reg_n_99_[13] ,\sum_step_2_reg_n_100_[13] ,\sum_step_2_reg_n_101_[13] ,\sum_step_2_reg_n_102_[13] ,\sum_step_2_reg_n_103_[13] ,\sum_step_2_reg_n_104_[13] ,\sum_step_2_reg_n_105_[13] }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[13]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[13]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[27] ,\sum_step_1_reg_n_107_[27] ,\sum_step_1_reg_n_108_[27] ,\sum_step_1_reg_n_109_[27] ,\sum_step_1_reg_n_110_[27] ,\sum_step_1_reg_n_111_[27] ,\sum_step_1_reg_n_112_[27] ,\sum_step_1_reg_n_113_[27] ,\sum_step_1_reg_n_114_[27] ,\sum_step_1_reg_n_115_[27] ,\sum_step_1_reg_n_116_[27] ,\sum_step_1_reg_n_117_[27] ,\sum_step_1_reg_n_118_[27] ,\sum_step_1_reg_n_119_[27] ,\sum_step_1_reg_n_120_[27] ,\sum_step_1_reg_n_121_[27] ,\sum_step_1_reg_n_122_[27] ,\sum_step_1_reg_n_123_[27] ,\sum_step_1_reg_n_124_[27] ,\sum_step_1_reg_n_125_[27] ,\sum_step_1_reg_n_126_[27] ,\sum_step_1_reg_n_127_[27] ,\sum_step_1_reg_n_128_[27] ,\sum_step_1_reg_n_129_[27] ,\sum_step_1_reg_n_130_[27] ,\sum_step_1_reg_n_131_[27] ,\sum_step_1_reg_n_132_[27] ,\sum_step_1_reg_n_133_[27] ,\sum_step_1_reg_n_134_[27] ,\sum_step_1_reg_n_135_[27] ,\sum_step_1_reg_n_136_[27] ,\sum_step_1_reg_n_137_[27] ,\sum_step_1_reg_n_138_[27] ,\sum_step_1_reg_n_139_[27] ,\sum_step_1_reg_n_140_[27] ,\sum_step_1_reg_n_141_[27] ,\sum_step_1_reg_n_142_[27] ,\sum_step_1_reg_n_143_[27] ,\sum_step_1_reg_n_144_[27] ,\sum_step_1_reg_n_145_[27] ,\sum_step_1_reg_n_146_[27] ,\sum_step_1_reg_n_147_[27] ,\sum_step_1_reg_n_148_[27] ,\sum_step_1_reg_n_149_[27] ,\sum_step_1_reg_n_150_[27] ,\sum_step_1_reg_n_151_[27] ,\sum_step_1_reg_n_152_[27] ,\sum_step_1_reg_n_153_[27] }),
        .PCOUT({\sum_step_2_reg_n_106_[13] ,\sum_step_2_reg_n_107_[13] ,\sum_step_2_reg_n_108_[13] ,\sum_step_2_reg_n_109_[13] ,\sum_step_2_reg_n_110_[13] ,\sum_step_2_reg_n_111_[13] ,\sum_step_2_reg_n_112_[13] ,\sum_step_2_reg_n_113_[13] ,\sum_step_2_reg_n_114_[13] ,\sum_step_2_reg_n_115_[13] ,\sum_step_2_reg_n_116_[13] ,\sum_step_2_reg_n_117_[13] ,\sum_step_2_reg_n_118_[13] ,\sum_step_2_reg_n_119_[13] ,\sum_step_2_reg_n_120_[13] ,\sum_step_2_reg_n_121_[13] ,\sum_step_2_reg_n_122_[13] ,\sum_step_2_reg_n_123_[13] ,\sum_step_2_reg_n_124_[13] ,\sum_step_2_reg_n_125_[13] ,\sum_step_2_reg_n_126_[13] ,\sum_step_2_reg_n_127_[13] ,\sum_step_2_reg_n_128_[13] ,\sum_step_2_reg_n_129_[13] ,\sum_step_2_reg_n_130_[13] ,\sum_step_2_reg_n_131_[13] ,\sum_step_2_reg_n_132_[13] ,\sum_step_2_reg_n_133_[13] ,\sum_step_2_reg_n_134_[13] ,\sum_step_2_reg_n_135_[13] ,\sum_step_2_reg_n_136_[13] ,\sum_step_2_reg_n_137_[13] ,\sum_step_2_reg_n_138_[13] ,\sum_step_2_reg_n_139_[13] ,\sum_step_2_reg_n_140_[13] ,\sum_step_2_reg_n_141_[13] ,\sum_step_2_reg_n_142_[13] ,\sum_step_2_reg_n_143_[13] ,\sum_step_2_reg_n_144_[13] ,\sum_step_2_reg_n_145_[13] ,\sum_step_2_reg_n_146_[13] ,\sum_step_2_reg_n_147_[13] ,\sum_step_2_reg_n_148_[13] ,\sum_step_2_reg_n_149_[13] ,\sum_step_2_reg_n_150_[13] ,\sum_step_2_reg_n_151_[13] ,\sum_step_2_reg_n_152_[13] ,\sum_step_2_reg_n_153_[13] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[13]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[1] 
       (.A({\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_74_[1] ,\sum_step_1_reg_n_75_[1] ,\sum_step_1_reg_n_76_[1] ,\sum_step_1_reg_n_77_[1] ,\sum_step_1_reg_n_78_[1] ,\sum_step_1_reg_n_79_[1] ,\sum_step_1_reg_n_80_[1] ,\sum_step_1_reg_n_81_[1] ,\sum_step_1_reg_n_82_[1] ,\sum_step_1_reg_n_83_[1] ,\sum_step_1_reg_n_84_[1] ,\sum_step_1_reg_n_85_[1] ,\sum_step_1_reg_n_86_[1] ,\sum_step_1_reg_n_87_[1] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[1] ,\sum_step_1_reg_n_89_[1] ,\sum_step_1_reg_n_90_[1] ,\sum_step_1_reg_n_91_[1] ,\sum_step_1_reg_n_92_[1] ,\sum_step_1_reg_n_93_[1] ,\sum_step_1_reg_n_94_[1] ,\sum_step_1_reg_n_95_[1] ,\sum_step_1_reg_n_96_[1] ,\sum_step_1_reg_n_97_[1] ,\sum_step_1_reg_n_98_[1] ,\sum_step_1_reg_n_99_[1] ,\sum_step_1_reg_n_100_[1] ,\sum_step_1_reg_n_101_[1] ,\sum_step_1_reg_n_102_[1] ,\sum_step_1_reg_n_103_[1] ,\sum_step_1_reg_n_104_[1] ,\sum_step_1_reg_n_105_[1] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[1]_P_UNCONNECTED [47:32],\sum_step_2_reg[1]__0 }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[15] ,\sum_step_1_reg_n_107_[15] ,\sum_step_1_reg_n_108_[15] ,\sum_step_1_reg_n_109_[15] ,\sum_step_1_reg_n_110_[15] ,\sum_step_1_reg_n_111_[15] ,\sum_step_1_reg_n_112_[15] ,\sum_step_1_reg_n_113_[15] ,\sum_step_1_reg_n_114_[15] ,\sum_step_1_reg_n_115_[15] ,\sum_step_1_reg_n_116_[15] ,\sum_step_1_reg_n_117_[15] ,\sum_step_1_reg_n_118_[15] ,\sum_step_1_reg_n_119_[15] ,\sum_step_1_reg_n_120_[15] ,\sum_step_1_reg_n_121_[15] ,\sum_step_1_reg_n_122_[15] ,\sum_step_1_reg_n_123_[15] ,\sum_step_1_reg_n_124_[15] ,\sum_step_1_reg_n_125_[15] ,\sum_step_1_reg_n_126_[15] ,\sum_step_1_reg_n_127_[15] ,\sum_step_1_reg_n_128_[15] ,\sum_step_1_reg_n_129_[15] ,\sum_step_1_reg_n_130_[15] ,\sum_step_1_reg_n_131_[15] ,\sum_step_1_reg_n_132_[15] ,\sum_step_1_reg_n_133_[15] ,\sum_step_1_reg_n_134_[15] ,\sum_step_1_reg_n_135_[15] ,\sum_step_1_reg_n_136_[15] ,\sum_step_1_reg_n_137_[15] ,\sum_step_1_reg_n_138_[15] ,\sum_step_1_reg_n_139_[15] ,\sum_step_1_reg_n_140_[15] ,\sum_step_1_reg_n_141_[15] ,\sum_step_1_reg_n_142_[15] ,\sum_step_1_reg_n_143_[15] ,\sum_step_1_reg_n_144_[15] ,\sum_step_1_reg_n_145_[15] ,\sum_step_1_reg_n_146_[15] ,\sum_step_1_reg_n_147_[15] ,\sum_step_1_reg_n_148_[15] ,\sum_step_1_reg_n_149_[15] ,\sum_step_1_reg_n_150_[15] ,\sum_step_1_reg_n_151_[15] ,\sum_step_1_reg_n_152_[15] ,\sum_step_1_reg_n_153_[15] }),
        .PCOUT(\NLW_sum_step_2_reg[1]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[1]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[2] 
       (.A({\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_74_[2] ,\sum_step_1_reg_n_75_[2] ,\sum_step_1_reg_n_76_[2] ,\sum_step_1_reg_n_77_[2] ,\sum_step_1_reg_n_78_[2] ,\sum_step_1_reg_n_79_[2] ,\sum_step_1_reg_n_80_[2] ,\sum_step_1_reg_n_81_[2] ,\sum_step_1_reg_n_82_[2] ,\sum_step_1_reg_n_83_[2] ,\sum_step_1_reg_n_84_[2] ,\sum_step_1_reg_n_85_[2] ,\sum_step_1_reg_n_86_[2] ,\sum_step_1_reg_n_87_[2] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[2] ,\sum_step_1_reg_n_89_[2] ,\sum_step_1_reg_n_90_[2] ,\sum_step_1_reg_n_91_[2] ,\sum_step_1_reg_n_92_[2] ,\sum_step_1_reg_n_93_[2] ,\sum_step_1_reg_n_94_[2] ,\sum_step_1_reg_n_95_[2] ,\sum_step_1_reg_n_96_[2] ,\sum_step_1_reg_n_97_[2] ,\sum_step_1_reg_n_98_[2] ,\sum_step_1_reg_n_99_[2] ,\sum_step_1_reg_n_100_[2] ,\sum_step_1_reg_n_101_[2] ,\sum_step_1_reg_n_102_[2] ,\sum_step_1_reg_n_103_[2] ,\sum_step_1_reg_n_104_[2] ,\sum_step_1_reg_n_105_[2] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[2]_P_UNCONNECTED [47:32],\sum_step_2_reg[2]__0 }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[16] ,\sum_step_1_reg_n_107_[16] ,\sum_step_1_reg_n_108_[16] ,\sum_step_1_reg_n_109_[16] ,\sum_step_1_reg_n_110_[16] ,\sum_step_1_reg_n_111_[16] ,\sum_step_1_reg_n_112_[16] ,\sum_step_1_reg_n_113_[16] ,\sum_step_1_reg_n_114_[16] ,\sum_step_1_reg_n_115_[16] ,\sum_step_1_reg_n_116_[16] ,\sum_step_1_reg_n_117_[16] ,\sum_step_1_reg_n_118_[16] ,\sum_step_1_reg_n_119_[16] ,\sum_step_1_reg_n_120_[16] ,\sum_step_1_reg_n_121_[16] ,\sum_step_1_reg_n_122_[16] ,\sum_step_1_reg_n_123_[16] ,\sum_step_1_reg_n_124_[16] ,\sum_step_1_reg_n_125_[16] ,\sum_step_1_reg_n_126_[16] ,\sum_step_1_reg_n_127_[16] ,\sum_step_1_reg_n_128_[16] ,\sum_step_1_reg_n_129_[16] ,\sum_step_1_reg_n_130_[16] ,\sum_step_1_reg_n_131_[16] ,\sum_step_1_reg_n_132_[16] ,\sum_step_1_reg_n_133_[16] ,\sum_step_1_reg_n_134_[16] ,\sum_step_1_reg_n_135_[16] ,\sum_step_1_reg_n_136_[16] ,\sum_step_1_reg_n_137_[16] ,\sum_step_1_reg_n_138_[16] ,\sum_step_1_reg_n_139_[16] ,\sum_step_1_reg_n_140_[16] ,\sum_step_1_reg_n_141_[16] ,\sum_step_1_reg_n_142_[16] ,\sum_step_1_reg_n_143_[16] ,\sum_step_1_reg_n_144_[16] ,\sum_step_1_reg_n_145_[16] ,\sum_step_1_reg_n_146_[16] ,\sum_step_1_reg_n_147_[16] ,\sum_step_1_reg_n_148_[16] ,\sum_step_1_reg_n_149_[16] ,\sum_step_1_reg_n_150_[16] ,\sum_step_1_reg_n_151_[16] ,\sum_step_1_reg_n_152_[16] ,\sum_step_1_reg_n_153_[16] }),
        .PCOUT(\NLW_sum_step_2_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[2]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[3] 
       (.A({\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_74_[3] ,\sum_step_1_reg_n_75_[3] ,\sum_step_1_reg_n_76_[3] ,\sum_step_1_reg_n_77_[3] ,\sum_step_1_reg_n_78_[3] ,\sum_step_1_reg_n_79_[3] ,\sum_step_1_reg_n_80_[3] ,\sum_step_1_reg_n_81_[3] ,\sum_step_1_reg_n_82_[3] ,\sum_step_1_reg_n_83_[3] ,\sum_step_1_reg_n_84_[3] ,\sum_step_1_reg_n_85_[3] ,\sum_step_1_reg_n_86_[3] ,\sum_step_1_reg_n_87_[3] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[3] ,\sum_step_1_reg_n_89_[3] ,\sum_step_1_reg_n_90_[3] ,\sum_step_1_reg_n_91_[3] ,\sum_step_1_reg_n_92_[3] ,\sum_step_1_reg_n_93_[3] ,\sum_step_1_reg_n_94_[3] ,\sum_step_1_reg_n_95_[3] ,\sum_step_1_reg_n_96_[3] ,\sum_step_1_reg_n_97_[3] ,\sum_step_1_reg_n_98_[3] ,\sum_step_1_reg_n_99_[3] ,\sum_step_1_reg_n_100_[3] ,\sum_step_1_reg_n_101_[3] ,\sum_step_1_reg_n_102_[3] ,\sum_step_1_reg_n_103_[3] ,\sum_step_1_reg_n_104_[3] ,\sum_step_1_reg_n_105_[3] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[3]_P_UNCONNECTED [47:32],\sum_step_2_reg[3]__0 }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[17] ,\sum_step_1_reg_n_107_[17] ,\sum_step_1_reg_n_108_[17] ,\sum_step_1_reg_n_109_[17] ,\sum_step_1_reg_n_110_[17] ,\sum_step_1_reg_n_111_[17] ,\sum_step_1_reg_n_112_[17] ,\sum_step_1_reg_n_113_[17] ,\sum_step_1_reg_n_114_[17] ,\sum_step_1_reg_n_115_[17] ,\sum_step_1_reg_n_116_[17] ,\sum_step_1_reg_n_117_[17] ,\sum_step_1_reg_n_118_[17] ,\sum_step_1_reg_n_119_[17] ,\sum_step_1_reg_n_120_[17] ,\sum_step_1_reg_n_121_[17] ,\sum_step_1_reg_n_122_[17] ,\sum_step_1_reg_n_123_[17] ,\sum_step_1_reg_n_124_[17] ,\sum_step_1_reg_n_125_[17] ,\sum_step_1_reg_n_126_[17] ,\sum_step_1_reg_n_127_[17] ,\sum_step_1_reg_n_128_[17] ,\sum_step_1_reg_n_129_[17] ,\sum_step_1_reg_n_130_[17] ,\sum_step_1_reg_n_131_[17] ,\sum_step_1_reg_n_132_[17] ,\sum_step_1_reg_n_133_[17] ,\sum_step_1_reg_n_134_[17] ,\sum_step_1_reg_n_135_[17] ,\sum_step_1_reg_n_136_[17] ,\sum_step_1_reg_n_137_[17] ,\sum_step_1_reg_n_138_[17] ,\sum_step_1_reg_n_139_[17] ,\sum_step_1_reg_n_140_[17] ,\sum_step_1_reg_n_141_[17] ,\sum_step_1_reg_n_142_[17] ,\sum_step_1_reg_n_143_[17] ,\sum_step_1_reg_n_144_[17] ,\sum_step_1_reg_n_145_[17] ,\sum_step_1_reg_n_146_[17] ,\sum_step_1_reg_n_147_[17] ,\sum_step_1_reg_n_148_[17] ,\sum_step_1_reg_n_149_[17] ,\sum_step_1_reg_n_150_[17] ,\sum_step_1_reg_n_151_[17] ,\sum_step_1_reg_n_152_[17] ,\sum_step_1_reg_n_153_[17] }),
        .PCOUT(\NLW_sum_step_2_reg[3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[3]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[4] 
       (.A({\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_74_[4] ,\sum_step_1_reg_n_75_[4] ,\sum_step_1_reg_n_76_[4] ,\sum_step_1_reg_n_77_[4] ,\sum_step_1_reg_n_78_[4] ,\sum_step_1_reg_n_79_[4] ,\sum_step_1_reg_n_80_[4] ,\sum_step_1_reg_n_81_[4] ,\sum_step_1_reg_n_82_[4] ,\sum_step_1_reg_n_83_[4] ,\sum_step_1_reg_n_84_[4] ,\sum_step_1_reg_n_85_[4] ,\sum_step_1_reg_n_86_[4] ,\sum_step_1_reg_n_87_[4] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[4]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[4] ,\sum_step_1_reg_n_89_[4] ,\sum_step_1_reg_n_90_[4] ,\sum_step_1_reg_n_91_[4] ,\sum_step_1_reg_n_92_[4] ,\sum_step_1_reg_n_93_[4] ,\sum_step_1_reg_n_94_[4] ,\sum_step_1_reg_n_95_[4] ,\sum_step_1_reg_n_96_[4] ,\sum_step_1_reg_n_97_[4] ,\sum_step_1_reg_n_98_[4] ,\sum_step_1_reg_n_99_[4] ,\sum_step_1_reg_n_100_[4] ,\sum_step_1_reg_n_101_[4] ,\sum_step_1_reg_n_102_[4] ,\sum_step_1_reg_n_103_[4] ,\sum_step_1_reg_n_104_[4] ,\sum_step_1_reg_n_105_[4] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[4]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[4]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[4]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[4]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[4]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[4]_P_UNCONNECTED [47:32],\sum_step_2_reg[4]__0 }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[4]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[4]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[18] ,\sum_step_1_reg_n_107_[18] ,\sum_step_1_reg_n_108_[18] ,\sum_step_1_reg_n_109_[18] ,\sum_step_1_reg_n_110_[18] ,\sum_step_1_reg_n_111_[18] ,\sum_step_1_reg_n_112_[18] ,\sum_step_1_reg_n_113_[18] ,\sum_step_1_reg_n_114_[18] ,\sum_step_1_reg_n_115_[18] ,\sum_step_1_reg_n_116_[18] ,\sum_step_1_reg_n_117_[18] ,\sum_step_1_reg_n_118_[18] ,\sum_step_1_reg_n_119_[18] ,\sum_step_1_reg_n_120_[18] ,\sum_step_1_reg_n_121_[18] ,\sum_step_1_reg_n_122_[18] ,\sum_step_1_reg_n_123_[18] ,\sum_step_1_reg_n_124_[18] ,\sum_step_1_reg_n_125_[18] ,\sum_step_1_reg_n_126_[18] ,\sum_step_1_reg_n_127_[18] ,\sum_step_1_reg_n_128_[18] ,\sum_step_1_reg_n_129_[18] ,\sum_step_1_reg_n_130_[18] ,\sum_step_1_reg_n_131_[18] ,\sum_step_1_reg_n_132_[18] ,\sum_step_1_reg_n_133_[18] ,\sum_step_1_reg_n_134_[18] ,\sum_step_1_reg_n_135_[18] ,\sum_step_1_reg_n_136_[18] ,\sum_step_1_reg_n_137_[18] ,\sum_step_1_reg_n_138_[18] ,\sum_step_1_reg_n_139_[18] ,\sum_step_1_reg_n_140_[18] ,\sum_step_1_reg_n_141_[18] ,\sum_step_1_reg_n_142_[18] ,\sum_step_1_reg_n_143_[18] ,\sum_step_1_reg_n_144_[18] ,\sum_step_1_reg_n_145_[18] ,\sum_step_1_reg_n_146_[18] ,\sum_step_1_reg_n_147_[18] ,\sum_step_1_reg_n_148_[18] ,\sum_step_1_reg_n_149_[18] ,\sum_step_1_reg_n_150_[18] ,\sum_step_1_reg_n_151_[18] ,\sum_step_1_reg_n_152_[18] ,\sum_step_1_reg_n_153_[18] }),
        .PCOUT(\NLW_sum_step_2_reg[4]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[4]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[5] 
       (.A({\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_74_[5] ,\sum_step_1_reg_n_75_[5] ,\sum_step_1_reg_n_76_[5] ,\sum_step_1_reg_n_77_[5] ,\sum_step_1_reg_n_78_[5] ,\sum_step_1_reg_n_79_[5] ,\sum_step_1_reg_n_80_[5] ,\sum_step_1_reg_n_81_[5] ,\sum_step_1_reg_n_82_[5] ,\sum_step_1_reg_n_83_[5] ,\sum_step_1_reg_n_84_[5] ,\sum_step_1_reg_n_85_[5] ,\sum_step_1_reg_n_86_[5] ,\sum_step_1_reg_n_87_[5] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[5]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[5] ,\sum_step_1_reg_n_89_[5] ,\sum_step_1_reg_n_90_[5] ,\sum_step_1_reg_n_91_[5] ,\sum_step_1_reg_n_92_[5] ,\sum_step_1_reg_n_93_[5] ,\sum_step_1_reg_n_94_[5] ,\sum_step_1_reg_n_95_[5] ,\sum_step_1_reg_n_96_[5] ,\sum_step_1_reg_n_97_[5] ,\sum_step_1_reg_n_98_[5] ,\sum_step_1_reg_n_99_[5] ,\sum_step_1_reg_n_100_[5] ,\sum_step_1_reg_n_101_[5] ,\sum_step_1_reg_n_102_[5] ,\sum_step_1_reg_n_103_[5] ,\sum_step_1_reg_n_104_[5] ,\sum_step_1_reg_n_105_[5] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[5]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[5]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[5]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[5]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[5]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[5]_P_UNCONNECTED [47:32],\sum_step_2_reg[5]__0 }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[5]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[5]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[19] ,\sum_step_1_reg_n_107_[19] ,\sum_step_1_reg_n_108_[19] ,\sum_step_1_reg_n_109_[19] ,\sum_step_1_reg_n_110_[19] ,\sum_step_1_reg_n_111_[19] ,\sum_step_1_reg_n_112_[19] ,\sum_step_1_reg_n_113_[19] ,\sum_step_1_reg_n_114_[19] ,\sum_step_1_reg_n_115_[19] ,\sum_step_1_reg_n_116_[19] ,\sum_step_1_reg_n_117_[19] ,\sum_step_1_reg_n_118_[19] ,\sum_step_1_reg_n_119_[19] ,\sum_step_1_reg_n_120_[19] ,\sum_step_1_reg_n_121_[19] ,\sum_step_1_reg_n_122_[19] ,\sum_step_1_reg_n_123_[19] ,\sum_step_1_reg_n_124_[19] ,\sum_step_1_reg_n_125_[19] ,\sum_step_1_reg_n_126_[19] ,\sum_step_1_reg_n_127_[19] ,\sum_step_1_reg_n_128_[19] ,\sum_step_1_reg_n_129_[19] ,\sum_step_1_reg_n_130_[19] ,\sum_step_1_reg_n_131_[19] ,\sum_step_1_reg_n_132_[19] ,\sum_step_1_reg_n_133_[19] ,\sum_step_1_reg_n_134_[19] ,\sum_step_1_reg_n_135_[19] ,\sum_step_1_reg_n_136_[19] ,\sum_step_1_reg_n_137_[19] ,\sum_step_1_reg_n_138_[19] ,\sum_step_1_reg_n_139_[19] ,\sum_step_1_reg_n_140_[19] ,\sum_step_1_reg_n_141_[19] ,\sum_step_1_reg_n_142_[19] ,\sum_step_1_reg_n_143_[19] ,\sum_step_1_reg_n_144_[19] ,\sum_step_1_reg_n_145_[19] ,\sum_step_1_reg_n_146_[19] ,\sum_step_1_reg_n_147_[19] ,\sum_step_1_reg_n_148_[19] ,\sum_step_1_reg_n_149_[19] ,\sum_step_1_reg_n_150_[19] ,\sum_step_1_reg_n_151_[19] ,\sum_step_1_reg_n_152_[19] ,\sum_step_1_reg_n_153_[19] }),
        .PCOUT(\NLW_sum_step_2_reg[5]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[5]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[6] 
       (.A({\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_74_[6] ,\sum_step_1_reg_n_75_[6] ,\sum_step_1_reg_n_76_[6] ,\sum_step_1_reg_n_77_[6] ,\sum_step_1_reg_n_78_[6] ,\sum_step_1_reg_n_79_[6] ,\sum_step_1_reg_n_80_[6] ,\sum_step_1_reg_n_81_[6] ,\sum_step_1_reg_n_82_[6] ,\sum_step_1_reg_n_83_[6] ,\sum_step_1_reg_n_84_[6] ,\sum_step_1_reg_n_85_[6] ,\sum_step_1_reg_n_86_[6] ,\sum_step_1_reg_n_87_[6] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[6]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[6] ,\sum_step_1_reg_n_89_[6] ,\sum_step_1_reg_n_90_[6] ,\sum_step_1_reg_n_91_[6] ,\sum_step_1_reg_n_92_[6] ,\sum_step_1_reg_n_93_[6] ,\sum_step_1_reg_n_94_[6] ,\sum_step_1_reg_n_95_[6] ,\sum_step_1_reg_n_96_[6] ,\sum_step_1_reg_n_97_[6] ,\sum_step_1_reg_n_98_[6] ,\sum_step_1_reg_n_99_[6] ,\sum_step_1_reg_n_100_[6] ,\sum_step_1_reg_n_101_[6] ,\sum_step_1_reg_n_102_[6] ,\sum_step_1_reg_n_103_[6] ,\sum_step_1_reg_n_104_[6] ,\sum_step_1_reg_n_105_[6] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[6]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[6]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[6]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[6]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[6]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[6]_P_UNCONNECTED [47:32],\sum_step_2_reg[6]__0 }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[6]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[6]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[20] ,\sum_step_1_reg_n_107_[20] ,\sum_step_1_reg_n_108_[20] ,\sum_step_1_reg_n_109_[20] ,\sum_step_1_reg_n_110_[20] ,\sum_step_1_reg_n_111_[20] ,\sum_step_1_reg_n_112_[20] ,\sum_step_1_reg_n_113_[20] ,\sum_step_1_reg_n_114_[20] ,\sum_step_1_reg_n_115_[20] ,\sum_step_1_reg_n_116_[20] ,\sum_step_1_reg_n_117_[20] ,\sum_step_1_reg_n_118_[20] ,\sum_step_1_reg_n_119_[20] ,\sum_step_1_reg_n_120_[20] ,\sum_step_1_reg_n_121_[20] ,\sum_step_1_reg_n_122_[20] ,\sum_step_1_reg_n_123_[20] ,\sum_step_1_reg_n_124_[20] ,\sum_step_1_reg_n_125_[20] ,\sum_step_1_reg_n_126_[20] ,\sum_step_1_reg_n_127_[20] ,\sum_step_1_reg_n_128_[20] ,\sum_step_1_reg_n_129_[20] ,\sum_step_1_reg_n_130_[20] ,\sum_step_1_reg_n_131_[20] ,\sum_step_1_reg_n_132_[20] ,\sum_step_1_reg_n_133_[20] ,\sum_step_1_reg_n_134_[20] ,\sum_step_1_reg_n_135_[20] ,\sum_step_1_reg_n_136_[20] ,\sum_step_1_reg_n_137_[20] ,\sum_step_1_reg_n_138_[20] ,\sum_step_1_reg_n_139_[20] ,\sum_step_1_reg_n_140_[20] ,\sum_step_1_reg_n_141_[20] ,\sum_step_1_reg_n_142_[20] ,\sum_step_1_reg_n_143_[20] ,\sum_step_1_reg_n_144_[20] ,\sum_step_1_reg_n_145_[20] ,\sum_step_1_reg_n_146_[20] ,\sum_step_1_reg_n_147_[20] ,\sum_step_1_reg_n_148_[20] ,\sum_step_1_reg_n_149_[20] ,\sum_step_1_reg_n_150_[20] ,\sum_step_1_reg_n_151_[20] ,\sum_step_1_reg_n_152_[20] ,\sum_step_1_reg_n_153_[20] }),
        .PCOUT(\NLW_sum_step_2_reg[6]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[6]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[7] 
       (.A({\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_74_[7] ,\sum_step_1_reg_n_75_[7] ,\sum_step_1_reg_n_76_[7] ,\sum_step_1_reg_n_77_[7] ,\sum_step_1_reg_n_78_[7] ,\sum_step_1_reg_n_79_[7] ,\sum_step_1_reg_n_80_[7] ,\sum_step_1_reg_n_81_[7] ,\sum_step_1_reg_n_82_[7] ,\sum_step_1_reg_n_83_[7] ,\sum_step_1_reg_n_84_[7] ,\sum_step_1_reg_n_85_[7] ,\sum_step_1_reg_n_86_[7] ,\sum_step_1_reg_n_87_[7] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[7]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[7] ,\sum_step_1_reg_n_89_[7] ,\sum_step_1_reg_n_90_[7] ,\sum_step_1_reg_n_91_[7] ,\sum_step_1_reg_n_92_[7] ,\sum_step_1_reg_n_93_[7] ,\sum_step_1_reg_n_94_[7] ,\sum_step_1_reg_n_95_[7] ,\sum_step_1_reg_n_96_[7] ,\sum_step_1_reg_n_97_[7] ,\sum_step_1_reg_n_98_[7] ,\sum_step_1_reg_n_99_[7] ,\sum_step_1_reg_n_100_[7] ,\sum_step_1_reg_n_101_[7] ,\sum_step_1_reg_n_102_[7] ,\sum_step_1_reg_n_103_[7] ,\sum_step_1_reg_n_104_[7] ,\sum_step_1_reg_n_105_[7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[7]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[7]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[7]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[7]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[7]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[7]_P_UNCONNECTED [47:32],\sum_step_2_reg_n_74_[7] ,\sum_step_2_reg_n_75_[7] ,\sum_step_2_reg_n_76_[7] ,\sum_step_2_reg_n_77_[7] ,\sum_step_2_reg_n_78_[7] ,\sum_step_2_reg_n_79_[7] ,\sum_step_2_reg_n_80_[7] ,\sum_step_2_reg_n_81_[7] ,\sum_step_2_reg_n_82_[7] ,\sum_step_2_reg_n_83_[7] ,\sum_step_2_reg_n_84_[7] ,\sum_step_2_reg_n_85_[7] ,\sum_step_2_reg_n_86_[7] ,\sum_step_2_reg_n_87_[7] ,\sum_step_2_reg_n_88_[7] ,\sum_step_2_reg_n_89_[7] ,\sum_step_2_reg_n_90_[7] ,\sum_step_2_reg_n_91_[7] ,\sum_step_2_reg_n_92_[7] ,\sum_step_2_reg_n_93_[7] ,\sum_step_2_reg_n_94_[7] ,\sum_step_2_reg_n_95_[7] ,\sum_step_2_reg_n_96_[7] ,\sum_step_2_reg_n_97_[7] ,\sum_step_2_reg_n_98_[7] ,\sum_step_2_reg_n_99_[7] ,\sum_step_2_reg_n_100_[7] ,\sum_step_2_reg_n_101_[7] ,\sum_step_2_reg_n_102_[7] ,\sum_step_2_reg_n_103_[7] ,\sum_step_2_reg_n_104_[7] ,\sum_step_2_reg_n_105_[7] }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[7]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[7]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[21] ,\sum_step_1_reg_n_107_[21] ,\sum_step_1_reg_n_108_[21] ,\sum_step_1_reg_n_109_[21] ,\sum_step_1_reg_n_110_[21] ,\sum_step_1_reg_n_111_[21] ,\sum_step_1_reg_n_112_[21] ,\sum_step_1_reg_n_113_[21] ,\sum_step_1_reg_n_114_[21] ,\sum_step_1_reg_n_115_[21] ,\sum_step_1_reg_n_116_[21] ,\sum_step_1_reg_n_117_[21] ,\sum_step_1_reg_n_118_[21] ,\sum_step_1_reg_n_119_[21] ,\sum_step_1_reg_n_120_[21] ,\sum_step_1_reg_n_121_[21] ,\sum_step_1_reg_n_122_[21] ,\sum_step_1_reg_n_123_[21] ,\sum_step_1_reg_n_124_[21] ,\sum_step_1_reg_n_125_[21] ,\sum_step_1_reg_n_126_[21] ,\sum_step_1_reg_n_127_[21] ,\sum_step_1_reg_n_128_[21] ,\sum_step_1_reg_n_129_[21] ,\sum_step_1_reg_n_130_[21] ,\sum_step_1_reg_n_131_[21] ,\sum_step_1_reg_n_132_[21] ,\sum_step_1_reg_n_133_[21] ,\sum_step_1_reg_n_134_[21] ,\sum_step_1_reg_n_135_[21] ,\sum_step_1_reg_n_136_[21] ,\sum_step_1_reg_n_137_[21] ,\sum_step_1_reg_n_138_[21] ,\sum_step_1_reg_n_139_[21] ,\sum_step_1_reg_n_140_[21] ,\sum_step_1_reg_n_141_[21] ,\sum_step_1_reg_n_142_[21] ,\sum_step_1_reg_n_143_[21] ,\sum_step_1_reg_n_144_[21] ,\sum_step_1_reg_n_145_[21] ,\sum_step_1_reg_n_146_[21] ,\sum_step_1_reg_n_147_[21] ,\sum_step_1_reg_n_148_[21] ,\sum_step_1_reg_n_149_[21] ,\sum_step_1_reg_n_150_[21] ,\sum_step_1_reg_n_151_[21] ,\sum_step_1_reg_n_152_[21] ,\sum_step_1_reg_n_153_[21] }),
        .PCOUT({\sum_step_2_reg_n_106_[7] ,\sum_step_2_reg_n_107_[7] ,\sum_step_2_reg_n_108_[7] ,\sum_step_2_reg_n_109_[7] ,\sum_step_2_reg_n_110_[7] ,\sum_step_2_reg_n_111_[7] ,\sum_step_2_reg_n_112_[7] ,\sum_step_2_reg_n_113_[7] ,\sum_step_2_reg_n_114_[7] ,\sum_step_2_reg_n_115_[7] ,\sum_step_2_reg_n_116_[7] ,\sum_step_2_reg_n_117_[7] ,\sum_step_2_reg_n_118_[7] ,\sum_step_2_reg_n_119_[7] ,\sum_step_2_reg_n_120_[7] ,\sum_step_2_reg_n_121_[7] ,\sum_step_2_reg_n_122_[7] ,\sum_step_2_reg_n_123_[7] ,\sum_step_2_reg_n_124_[7] ,\sum_step_2_reg_n_125_[7] ,\sum_step_2_reg_n_126_[7] ,\sum_step_2_reg_n_127_[7] ,\sum_step_2_reg_n_128_[7] ,\sum_step_2_reg_n_129_[7] ,\sum_step_2_reg_n_130_[7] ,\sum_step_2_reg_n_131_[7] ,\sum_step_2_reg_n_132_[7] ,\sum_step_2_reg_n_133_[7] ,\sum_step_2_reg_n_134_[7] ,\sum_step_2_reg_n_135_[7] ,\sum_step_2_reg_n_136_[7] ,\sum_step_2_reg_n_137_[7] ,\sum_step_2_reg_n_138_[7] ,\sum_step_2_reg_n_139_[7] ,\sum_step_2_reg_n_140_[7] ,\sum_step_2_reg_n_141_[7] ,\sum_step_2_reg_n_142_[7] ,\sum_step_2_reg_n_143_[7] ,\sum_step_2_reg_n_144_[7] ,\sum_step_2_reg_n_145_[7] ,\sum_step_2_reg_n_146_[7] ,\sum_step_2_reg_n_147_[7] ,\sum_step_2_reg_n_148_[7] ,\sum_step_2_reg_n_149_[7] ,\sum_step_2_reg_n_150_[7] ,\sum_step_2_reg_n_151_[7] ,\sum_step_2_reg_n_152_[7] ,\sum_step_2_reg_n_153_[7] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[7]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[8] 
       (.A({\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_74_[8] ,\sum_step_1_reg_n_75_[8] ,\sum_step_1_reg_n_76_[8] ,\sum_step_1_reg_n_77_[8] ,\sum_step_1_reg_n_78_[8] ,\sum_step_1_reg_n_79_[8] ,\sum_step_1_reg_n_80_[8] ,\sum_step_1_reg_n_81_[8] ,\sum_step_1_reg_n_82_[8] ,\sum_step_1_reg_n_83_[8] ,\sum_step_1_reg_n_84_[8] ,\sum_step_1_reg_n_85_[8] ,\sum_step_1_reg_n_86_[8] ,\sum_step_1_reg_n_87_[8] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[8]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[8] ,\sum_step_1_reg_n_89_[8] ,\sum_step_1_reg_n_90_[8] ,\sum_step_1_reg_n_91_[8] ,\sum_step_1_reg_n_92_[8] ,\sum_step_1_reg_n_93_[8] ,\sum_step_1_reg_n_94_[8] ,\sum_step_1_reg_n_95_[8] ,\sum_step_1_reg_n_96_[8] ,\sum_step_1_reg_n_97_[8] ,\sum_step_1_reg_n_98_[8] ,\sum_step_1_reg_n_99_[8] ,\sum_step_1_reg_n_100_[8] ,\sum_step_1_reg_n_101_[8] ,\sum_step_1_reg_n_102_[8] ,\sum_step_1_reg_n_103_[8] ,\sum_step_1_reg_n_104_[8] ,\sum_step_1_reg_n_105_[8] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[8]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[8]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[8]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[8]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[8]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[8]_P_UNCONNECTED [47:32],\sum_step_2_reg_n_74_[8] ,\sum_step_2_reg_n_75_[8] ,\sum_step_2_reg_n_76_[8] ,\sum_step_2_reg_n_77_[8] ,\sum_step_2_reg_n_78_[8] ,\sum_step_2_reg_n_79_[8] ,\sum_step_2_reg_n_80_[8] ,\sum_step_2_reg_n_81_[8] ,\sum_step_2_reg_n_82_[8] ,\sum_step_2_reg_n_83_[8] ,\sum_step_2_reg_n_84_[8] ,\sum_step_2_reg_n_85_[8] ,\sum_step_2_reg_n_86_[8] ,\sum_step_2_reg_n_87_[8] ,\sum_step_2_reg_n_88_[8] ,\sum_step_2_reg_n_89_[8] ,\sum_step_2_reg_n_90_[8] ,\sum_step_2_reg_n_91_[8] ,\sum_step_2_reg_n_92_[8] ,\sum_step_2_reg_n_93_[8] ,\sum_step_2_reg_n_94_[8] ,\sum_step_2_reg_n_95_[8] ,\sum_step_2_reg_n_96_[8] ,\sum_step_2_reg_n_97_[8] ,\sum_step_2_reg_n_98_[8] ,\sum_step_2_reg_n_99_[8] ,\sum_step_2_reg_n_100_[8] ,\sum_step_2_reg_n_101_[8] ,\sum_step_2_reg_n_102_[8] ,\sum_step_2_reg_n_103_[8] ,\sum_step_2_reg_n_104_[8] ,\sum_step_2_reg_n_105_[8] }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[8]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[8]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[22] ,\sum_step_1_reg_n_107_[22] ,\sum_step_1_reg_n_108_[22] ,\sum_step_1_reg_n_109_[22] ,\sum_step_1_reg_n_110_[22] ,\sum_step_1_reg_n_111_[22] ,\sum_step_1_reg_n_112_[22] ,\sum_step_1_reg_n_113_[22] ,\sum_step_1_reg_n_114_[22] ,\sum_step_1_reg_n_115_[22] ,\sum_step_1_reg_n_116_[22] ,\sum_step_1_reg_n_117_[22] ,\sum_step_1_reg_n_118_[22] ,\sum_step_1_reg_n_119_[22] ,\sum_step_1_reg_n_120_[22] ,\sum_step_1_reg_n_121_[22] ,\sum_step_1_reg_n_122_[22] ,\sum_step_1_reg_n_123_[22] ,\sum_step_1_reg_n_124_[22] ,\sum_step_1_reg_n_125_[22] ,\sum_step_1_reg_n_126_[22] ,\sum_step_1_reg_n_127_[22] ,\sum_step_1_reg_n_128_[22] ,\sum_step_1_reg_n_129_[22] ,\sum_step_1_reg_n_130_[22] ,\sum_step_1_reg_n_131_[22] ,\sum_step_1_reg_n_132_[22] ,\sum_step_1_reg_n_133_[22] ,\sum_step_1_reg_n_134_[22] ,\sum_step_1_reg_n_135_[22] ,\sum_step_1_reg_n_136_[22] ,\sum_step_1_reg_n_137_[22] ,\sum_step_1_reg_n_138_[22] ,\sum_step_1_reg_n_139_[22] ,\sum_step_1_reg_n_140_[22] ,\sum_step_1_reg_n_141_[22] ,\sum_step_1_reg_n_142_[22] ,\sum_step_1_reg_n_143_[22] ,\sum_step_1_reg_n_144_[22] ,\sum_step_1_reg_n_145_[22] ,\sum_step_1_reg_n_146_[22] ,\sum_step_1_reg_n_147_[22] ,\sum_step_1_reg_n_148_[22] ,\sum_step_1_reg_n_149_[22] ,\sum_step_1_reg_n_150_[22] ,\sum_step_1_reg_n_151_[22] ,\sum_step_1_reg_n_152_[22] ,\sum_step_1_reg_n_153_[22] }),
        .PCOUT({\sum_step_2_reg_n_106_[8] ,\sum_step_2_reg_n_107_[8] ,\sum_step_2_reg_n_108_[8] ,\sum_step_2_reg_n_109_[8] ,\sum_step_2_reg_n_110_[8] ,\sum_step_2_reg_n_111_[8] ,\sum_step_2_reg_n_112_[8] ,\sum_step_2_reg_n_113_[8] ,\sum_step_2_reg_n_114_[8] ,\sum_step_2_reg_n_115_[8] ,\sum_step_2_reg_n_116_[8] ,\sum_step_2_reg_n_117_[8] ,\sum_step_2_reg_n_118_[8] ,\sum_step_2_reg_n_119_[8] ,\sum_step_2_reg_n_120_[8] ,\sum_step_2_reg_n_121_[8] ,\sum_step_2_reg_n_122_[8] ,\sum_step_2_reg_n_123_[8] ,\sum_step_2_reg_n_124_[8] ,\sum_step_2_reg_n_125_[8] ,\sum_step_2_reg_n_126_[8] ,\sum_step_2_reg_n_127_[8] ,\sum_step_2_reg_n_128_[8] ,\sum_step_2_reg_n_129_[8] ,\sum_step_2_reg_n_130_[8] ,\sum_step_2_reg_n_131_[8] ,\sum_step_2_reg_n_132_[8] ,\sum_step_2_reg_n_133_[8] ,\sum_step_2_reg_n_134_[8] ,\sum_step_2_reg_n_135_[8] ,\sum_step_2_reg_n_136_[8] ,\sum_step_2_reg_n_137_[8] ,\sum_step_2_reg_n_138_[8] ,\sum_step_2_reg_n_139_[8] ,\sum_step_2_reg_n_140_[8] ,\sum_step_2_reg_n_141_[8] ,\sum_step_2_reg_n_142_[8] ,\sum_step_2_reg_n_143_[8] ,\sum_step_2_reg_n_144_[8] ,\sum_step_2_reg_n_145_[8] ,\sum_step_2_reg_n_146_[8] ,\sum_step_2_reg_n_147_[8] ,\sum_step_2_reg_n_148_[8] ,\sum_step_2_reg_n_149_[8] ,\sum_step_2_reg_n_150_[8] ,\sum_step_2_reg_n_151_[8] ,\sum_step_2_reg_n_152_[8] ,\sum_step_2_reg_n_153_[8] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[8]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_2_reg[9] 
       (.A({\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_74_[9] ,\sum_step_1_reg_n_75_[9] ,\sum_step_1_reg_n_76_[9] ,\sum_step_1_reg_n_77_[9] ,\sum_step_1_reg_n_78_[9] ,\sum_step_1_reg_n_79_[9] ,\sum_step_1_reg_n_80_[9] ,\sum_step_1_reg_n_81_[9] ,\sum_step_1_reg_n_82_[9] ,\sum_step_1_reg_n_83_[9] ,\sum_step_1_reg_n_84_[9] ,\sum_step_1_reg_n_85_[9] ,\sum_step_1_reg_n_86_[9] ,\sum_step_1_reg_n_87_[9] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_2_reg[9]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_1_reg_n_88_[9] ,\sum_step_1_reg_n_89_[9] ,\sum_step_1_reg_n_90_[9] ,\sum_step_1_reg_n_91_[9] ,\sum_step_1_reg_n_92_[9] ,\sum_step_1_reg_n_93_[9] ,\sum_step_1_reg_n_94_[9] ,\sum_step_1_reg_n_95_[9] ,\sum_step_1_reg_n_96_[9] ,\sum_step_1_reg_n_97_[9] ,\sum_step_1_reg_n_98_[9] ,\sum_step_1_reg_n_99_[9] ,\sum_step_1_reg_n_100_[9] ,\sum_step_1_reg_n_101_[9] ,\sum_step_1_reg_n_102_[9] ,\sum_step_1_reg_n_103_[9] ,\sum_step_1_reg_n_104_[9] ,\sum_step_1_reg_n_105_[9] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_2_reg[9]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_2_reg[9]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_2_reg[9]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_2_reg[9]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_2_reg[9]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_2_reg[9]_P_UNCONNECTED [47:32],\sum_step_2_reg_n_74_[9] ,\sum_step_2_reg_n_75_[9] ,\sum_step_2_reg_n_76_[9] ,\sum_step_2_reg_n_77_[9] ,\sum_step_2_reg_n_78_[9] ,\sum_step_2_reg_n_79_[9] ,\sum_step_2_reg_n_80_[9] ,\sum_step_2_reg_n_81_[9] ,\sum_step_2_reg_n_82_[9] ,\sum_step_2_reg_n_83_[9] ,\sum_step_2_reg_n_84_[9] ,\sum_step_2_reg_n_85_[9] ,\sum_step_2_reg_n_86_[9] ,\sum_step_2_reg_n_87_[9] ,\sum_step_2_reg_n_88_[9] ,\sum_step_2_reg_n_89_[9] ,\sum_step_2_reg_n_90_[9] ,\sum_step_2_reg_n_91_[9] ,\sum_step_2_reg_n_92_[9] ,\sum_step_2_reg_n_93_[9] ,\sum_step_2_reg_n_94_[9] ,\sum_step_2_reg_n_95_[9] ,\sum_step_2_reg_n_96_[9] ,\sum_step_2_reg_n_97_[9] ,\sum_step_2_reg_n_98_[9] ,\sum_step_2_reg_n_99_[9] ,\sum_step_2_reg_n_100_[9] ,\sum_step_2_reg_n_101_[9] ,\sum_step_2_reg_n_102_[9] ,\sum_step_2_reg_n_103_[9] ,\sum_step_2_reg_n_104_[9] ,\sum_step_2_reg_n_105_[9] }),
        .PATTERNBDETECT(\NLW_sum_step_2_reg[9]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_2_reg[9]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_1_reg_n_106_[23] ,\sum_step_1_reg_n_107_[23] ,\sum_step_1_reg_n_108_[23] ,\sum_step_1_reg_n_109_[23] ,\sum_step_1_reg_n_110_[23] ,\sum_step_1_reg_n_111_[23] ,\sum_step_1_reg_n_112_[23] ,\sum_step_1_reg_n_113_[23] ,\sum_step_1_reg_n_114_[23] ,\sum_step_1_reg_n_115_[23] ,\sum_step_1_reg_n_116_[23] ,\sum_step_1_reg_n_117_[23] ,\sum_step_1_reg_n_118_[23] ,\sum_step_1_reg_n_119_[23] ,\sum_step_1_reg_n_120_[23] ,\sum_step_1_reg_n_121_[23] ,\sum_step_1_reg_n_122_[23] ,\sum_step_1_reg_n_123_[23] ,\sum_step_1_reg_n_124_[23] ,\sum_step_1_reg_n_125_[23] ,\sum_step_1_reg_n_126_[23] ,\sum_step_1_reg_n_127_[23] ,\sum_step_1_reg_n_128_[23] ,\sum_step_1_reg_n_129_[23] ,\sum_step_1_reg_n_130_[23] ,\sum_step_1_reg_n_131_[23] ,\sum_step_1_reg_n_132_[23] ,\sum_step_1_reg_n_133_[23] ,\sum_step_1_reg_n_134_[23] ,\sum_step_1_reg_n_135_[23] ,\sum_step_1_reg_n_136_[23] ,\sum_step_1_reg_n_137_[23] ,\sum_step_1_reg_n_138_[23] ,\sum_step_1_reg_n_139_[23] ,\sum_step_1_reg_n_140_[23] ,\sum_step_1_reg_n_141_[23] ,\sum_step_1_reg_n_142_[23] ,\sum_step_1_reg_n_143_[23] ,\sum_step_1_reg_n_144_[23] ,\sum_step_1_reg_n_145_[23] ,\sum_step_1_reg_n_146_[23] ,\sum_step_1_reg_n_147_[23] ,\sum_step_1_reg_n_148_[23] ,\sum_step_1_reg_n_149_[23] ,\sum_step_1_reg_n_150_[23] ,\sum_step_1_reg_n_151_[23] ,\sum_step_1_reg_n_152_[23] ,\sum_step_1_reg_n_153_[23] }),
        .PCOUT({\sum_step_2_reg_n_106_[9] ,\sum_step_2_reg_n_107_[9] ,\sum_step_2_reg_n_108_[9] ,\sum_step_2_reg_n_109_[9] ,\sum_step_2_reg_n_110_[9] ,\sum_step_2_reg_n_111_[9] ,\sum_step_2_reg_n_112_[9] ,\sum_step_2_reg_n_113_[9] ,\sum_step_2_reg_n_114_[9] ,\sum_step_2_reg_n_115_[9] ,\sum_step_2_reg_n_116_[9] ,\sum_step_2_reg_n_117_[9] ,\sum_step_2_reg_n_118_[9] ,\sum_step_2_reg_n_119_[9] ,\sum_step_2_reg_n_120_[9] ,\sum_step_2_reg_n_121_[9] ,\sum_step_2_reg_n_122_[9] ,\sum_step_2_reg_n_123_[9] ,\sum_step_2_reg_n_124_[9] ,\sum_step_2_reg_n_125_[9] ,\sum_step_2_reg_n_126_[9] ,\sum_step_2_reg_n_127_[9] ,\sum_step_2_reg_n_128_[9] ,\sum_step_2_reg_n_129_[9] ,\sum_step_2_reg_n_130_[9] ,\sum_step_2_reg_n_131_[9] ,\sum_step_2_reg_n_132_[9] ,\sum_step_2_reg_n_133_[9] ,\sum_step_2_reg_n_134_[9] ,\sum_step_2_reg_n_135_[9] ,\sum_step_2_reg_n_136_[9] ,\sum_step_2_reg_n_137_[9] ,\sum_step_2_reg_n_138_[9] ,\sum_step_2_reg_n_139_[9] ,\sum_step_2_reg_n_140_[9] ,\sum_step_2_reg_n_141_[9] ,\sum_step_2_reg_n_142_[9] ,\sum_step_2_reg_n_143_[9] ,\sum_step_2_reg_n_144_[9] ,\sum_step_2_reg_n_145_[9] ,\sum_step_2_reg_n_146_[9] ,\sum_step_2_reg_n_147_[9] ,\sum_step_2_reg_n_148_[9] ,\sum_step_2_reg_n_149_[9] ,\sum_step_2_reg_n_150_[9] ,\sum_step_2_reg_n_151_[9] ,\sum_step_2_reg_n_152_[9] ,\sum_step_2_reg_n_153_[9] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_2_reg[9]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_3_reg[0] 
       (.A({\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31],\sum_step_2_reg[0]__0 [31:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_3_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(\sum_step_2_reg[0]__0 [17:0]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_3_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_3_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_3_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_3_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_3_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_3_reg[0]_P_UNCONNECTED [47:32],\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_75_[0] ,\sum_step_3_reg_n_76_[0] ,\sum_step_3_reg_n_77_[0] ,\sum_step_3_reg_n_78_[0] ,\sum_step_3_reg_n_79_[0] ,\sum_step_3_reg_n_80_[0] ,\sum_step_3_reg_n_81_[0] ,\sum_step_3_reg_n_82_[0] ,\sum_step_3_reg_n_83_[0] ,\sum_step_3_reg_n_84_[0] ,\sum_step_3_reg_n_85_[0] ,\sum_step_3_reg_n_86_[0] ,\sum_step_3_reg_n_87_[0] ,\sum_step_3_reg_n_88_[0] ,\sum_step_3_reg_n_89_[0] ,\sum_step_3_reg_n_90_[0] ,\sum_step_3_reg_n_91_[0] ,\sum_step_3_reg_n_92_[0] ,\sum_step_3_reg_n_93_[0] ,\sum_step_3_reg_n_94_[0] ,\sum_step_3_reg_n_95_[0] ,\sum_step_3_reg_n_96_[0] ,\sum_step_3_reg_n_97_[0] ,\sum_step_3_reg_n_98_[0] ,\sum_step_3_reg_n_99_[0] ,\sum_step_3_reg_n_100_[0] ,\sum_step_3_reg_n_101_[0] ,\sum_step_3_reg_n_102_[0] ,\sum_step_3_reg_n_103_[0] ,\sum_step_3_reg_n_104_[0] ,\sum_step_3_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_sum_step_3_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_3_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_2_reg_n_106_[7] ,\sum_step_2_reg_n_107_[7] ,\sum_step_2_reg_n_108_[7] ,\sum_step_2_reg_n_109_[7] ,\sum_step_2_reg_n_110_[7] ,\sum_step_2_reg_n_111_[7] ,\sum_step_2_reg_n_112_[7] ,\sum_step_2_reg_n_113_[7] ,\sum_step_2_reg_n_114_[7] ,\sum_step_2_reg_n_115_[7] ,\sum_step_2_reg_n_116_[7] ,\sum_step_2_reg_n_117_[7] ,\sum_step_2_reg_n_118_[7] ,\sum_step_2_reg_n_119_[7] ,\sum_step_2_reg_n_120_[7] ,\sum_step_2_reg_n_121_[7] ,\sum_step_2_reg_n_122_[7] ,\sum_step_2_reg_n_123_[7] ,\sum_step_2_reg_n_124_[7] ,\sum_step_2_reg_n_125_[7] ,\sum_step_2_reg_n_126_[7] ,\sum_step_2_reg_n_127_[7] ,\sum_step_2_reg_n_128_[7] ,\sum_step_2_reg_n_129_[7] ,\sum_step_2_reg_n_130_[7] ,\sum_step_2_reg_n_131_[7] ,\sum_step_2_reg_n_132_[7] ,\sum_step_2_reg_n_133_[7] ,\sum_step_2_reg_n_134_[7] ,\sum_step_2_reg_n_135_[7] ,\sum_step_2_reg_n_136_[7] ,\sum_step_2_reg_n_137_[7] ,\sum_step_2_reg_n_138_[7] ,\sum_step_2_reg_n_139_[7] ,\sum_step_2_reg_n_140_[7] ,\sum_step_2_reg_n_141_[7] ,\sum_step_2_reg_n_142_[7] ,\sum_step_2_reg_n_143_[7] ,\sum_step_2_reg_n_144_[7] ,\sum_step_2_reg_n_145_[7] ,\sum_step_2_reg_n_146_[7] ,\sum_step_2_reg_n_147_[7] ,\sum_step_2_reg_n_148_[7] ,\sum_step_2_reg_n_149_[7] ,\sum_step_2_reg_n_150_[7] ,\sum_step_2_reg_n_151_[7] ,\sum_step_2_reg_n_152_[7] ,\sum_step_2_reg_n_153_[7] }),
        .PCOUT(\NLW_sum_step_3_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_3_reg[0]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_3_reg[1] 
       (.A({\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31],\sum_step_2_reg[1]__0 [31:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_3_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(\sum_step_2_reg[1]__0 [17:0]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_3_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_3_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_3_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_3_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_3_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_3_reg[1]_P_UNCONNECTED [47:32],\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_75_[1] ,\sum_step_3_reg_n_76_[1] ,\sum_step_3_reg_n_77_[1] ,\sum_step_3_reg_n_78_[1] ,\sum_step_3_reg_n_79_[1] ,\sum_step_3_reg_n_80_[1] ,\sum_step_3_reg_n_81_[1] ,\sum_step_3_reg_n_82_[1] ,\sum_step_3_reg_n_83_[1] ,\sum_step_3_reg_n_84_[1] ,\sum_step_3_reg_n_85_[1] ,\sum_step_3_reg_n_86_[1] ,\sum_step_3_reg_n_87_[1] ,\sum_step_3_reg_n_88_[1] ,\sum_step_3_reg_n_89_[1] ,\sum_step_3_reg_n_90_[1] ,\sum_step_3_reg_n_91_[1] ,\sum_step_3_reg_n_92_[1] ,\sum_step_3_reg_n_93_[1] ,\sum_step_3_reg_n_94_[1] ,\sum_step_3_reg_n_95_[1] ,\sum_step_3_reg_n_96_[1] ,\sum_step_3_reg_n_97_[1] ,\sum_step_3_reg_n_98_[1] ,\sum_step_3_reg_n_99_[1] ,\sum_step_3_reg_n_100_[1] ,\sum_step_3_reg_n_101_[1] ,\sum_step_3_reg_n_102_[1] ,\sum_step_3_reg_n_103_[1] ,\sum_step_3_reg_n_104_[1] ,\sum_step_3_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_sum_step_3_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_3_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_2_reg_n_106_[8] ,\sum_step_2_reg_n_107_[8] ,\sum_step_2_reg_n_108_[8] ,\sum_step_2_reg_n_109_[8] ,\sum_step_2_reg_n_110_[8] ,\sum_step_2_reg_n_111_[8] ,\sum_step_2_reg_n_112_[8] ,\sum_step_2_reg_n_113_[8] ,\sum_step_2_reg_n_114_[8] ,\sum_step_2_reg_n_115_[8] ,\sum_step_2_reg_n_116_[8] ,\sum_step_2_reg_n_117_[8] ,\sum_step_2_reg_n_118_[8] ,\sum_step_2_reg_n_119_[8] ,\sum_step_2_reg_n_120_[8] ,\sum_step_2_reg_n_121_[8] ,\sum_step_2_reg_n_122_[8] ,\sum_step_2_reg_n_123_[8] ,\sum_step_2_reg_n_124_[8] ,\sum_step_2_reg_n_125_[8] ,\sum_step_2_reg_n_126_[8] ,\sum_step_2_reg_n_127_[8] ,\sum_step_2_reg_n_128_[8] ,\sum_step_2_reg_n_129_[8] ,\sum_step_2_reg_n_130_[8] ,\sum_step_2_reg_n_131_[8] ,\sum_step_2_reg_n_132_[8] ,\sum_step_2_reg_n_133_[8] ,\sum_step_2_reg_n_134_[8] ,\sum_step_2_reg_n_135_[8] ,\sum_step_2_reg_n_136_[8] ,\sum_step_2_reg_n_137_[8] ,\sum_step_2_reg_n_138_[8] ,\sum_step_2_reg_n_139_[8] ,\sum_step_2_reg_n_140_[8] ,\sum_step_2_reg_n_141_[8] ,\sum_step_2_reg_n_142_[8] ,\sum_step_2_reg_n_143_[8] ,\sum_step_2_reg_n_144_[8] ,\sum_step_2_reg_n_145_[8] ,\sum_step_2_reg_n_146_[8] ,\sum_step_2_reg_n_147_[8] ,\sum_step_2_reg_n_148_[8] ,\sum_step_2_reg_n_149_[8] ,\sum_step_2_reg_n_150_[8] ,\sum_step_2_reg_n_151_[8] ,\sum_step_2_reg_n_152_[8] ,\sum_step_2_reg_n_153_[8] }),
        .PCOUT(\NLW_sum_step_3_reg[1]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_3_reg[1]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_3_reg[2] 
       (.A({\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31],\sum_step_2_reg[2]__0 [31:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_3_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(\sum_step_2_reg[2]__0 [17:0]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_3_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_3_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_3_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_3_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_3_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_3_reg[2]_P_UNCONNECTED [47:32],\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_75_[2] ,\sum_step_3_reg_n_76_[2] ,\sum_step_3_reg_n_77_[2] ,\sum_step_3_reg_n_78_[2] ,\sum_step_3_reg_n_79_[2] ,\sum_step_3_reg_n_80_[2] ,\sum_step_3_reg_n_81_[2] ,\sum_step_3_reg_n_82_[2] ,\sum_step_3_reg_n_83_[2] ,\sum_step_3_reg_n_84_[2] ,\sum_step_3_reg_n_85_[2] ,\sum_step_3_reg_n_86_[2] ,\sum_step_3_reg_n_87_[2] ,\sum_step_3_reg_n_88_[2] ,\sum_step_3_reg_n_89_[2] ,\sum_step_3_reg_n_90_[2] ,\sum_step_3_reg_n_91_[2] ,\sum_step_3_reg_n_92_[2] ,\sum_step_3_reg_n_93_[2] ,\sum_step_3_reg_n_94_[2] ,\sum_step_3_reg_n_95_[2] ,\sum_step_3_reg_n_96_[2] ,\sum_step_3_reg_n_97_[2] ,\sum_step_3_reg_n_98_[2] ,\sum_step_3_reg_n_99_[2] ,\sum_step_3_reg_n_100_[2] ,\sum_step_3_reg_n_101_[2] ,\sum_step_3_reg_n_102_[2] ,\sum_step_3_reg_n_103_[2] ,\sum_step_3_reg_n_104_[2] ,\sum_step_3_reg_n_105_[2] }),
        .PATTERNBDETECT(\NLW_sum_step_3_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_3_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_2_reg_n_106_[9] ,\sum_step_2_reg_n_107_[9] ,\sum_step_2_reg_n_108_[9] ,\sum_step_2_reg_n_109_[9] ,\sum_step_2_reg_n_110_[9] ,\sum_step_2_reg_n_111_[9] ,\sum_step_2_reg_n_112_[9] ,\sum_step_2_reg_n_113_[9] ,\sum_step_2_reg_n_114_[9] ,\sum_step_2_reg_n_115_[9] ,\sum_step_2_reg_n_116_[9] ,\sum_step_2_reg_n_117_[9] ,\sum_step_2_reg_n_118_[9] ,\sum_step_2_reg_n_119_[9] ,\sum_step_2_reg_n_120_[9] ,\sum_step_2_reg_n_121_[9] ,\sum_step_2_reg_n_122_[9] ,\sum_step_2_reg_n_123_[9] ,\sum_step_2_reg_n_124_[9] ,\sum_step_2_reg_n_125_[9] ,\sum_step_2_reg_n_126_[9] ,\sum_step_2_reg_n_127_[9] ,\sum_step_2_reg_n_128_[9] ,\sum_step_2_reg_n_129_[9] ,\sum_step_2_reg_n_130_[9] ,\sum_step_2_reg_n_131_[9] ,\sum_step_2_reg_n_132_[9] ,\sum_step_2_reg_n_133_[9] ,\sum_step_2_reg_n_134_[9] ,\sum_step_2_reg_n_135_[9] ,\sum_step_2_reg_n_136_[9] ,\sum_step_2_reg_n_137_[9] ,\sum_step_2_reg_n_138_[9] ,\sum_step_2_reg_n_139_[9] ,\sum_step_2_reg_n_140_[9] ,\sum_step_2_reg_n_141_[9] ,\sum_step_2_reg_n_142_[9] ,\sum_step_2_reg_n_143_[9] ,\sum_step_2_reg_n_144_[9] ,\sum_step_2_reg_n_145_[9] ,\sum_step_2_reg_n_146_[9] ,\sum_step_2_reg_n_147_[9] ,\sum_step_2_reg_n_148_[9] ,\sum_step_2_reg_n_149_[9] ,\sum_step_2_reg_n_150_[9] ,\sum_step_2_reg_n_151_[9] ,\sum_step_2_reg_n_152_[9] ,\sum_step_2_reg_n_153_[9] }),
        .PCOUT(\NLW_sum_step_3_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_3_reg[2]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_3_reg[3] 
       (.A({\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31],\sum_step_2_reg[3]__0 [31:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_3_reg[3]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(\sum_step_2_reg[3]__0 [17:0]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_3_reg[3]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_3_reg[3]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_3_reg[3]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_3_reg[3]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_3_reg[3]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_3_reg[3]_P_UNCONNECTED [47:32],\sum_step_3_reg_n_74_[3] ,\sum_step_3_reg_n_75_[3] ,\sum_step_3_reg_n_76_[3] ,\sum_step_3_reg_n_77_[3] ,\sum_step_3_reg_n_78_[3] ,\sum_step_3_reg_n_79_[3] ,\sum_step_3_reg_n_80_[3] ,\sum_step_3_reg_n_81_[3] ,\sum_step_3_reg_n_82_[3] ,\sum_step_3_reg_n_83_[3] ,\sum_step_3_reg_n_84_[3] ,\sum_step_3_reg_n_85_[3] ,\sum_step_3_reg_n_86_[3] ,\sum_step_3_reg_n_87_[3] ,\sum_step_3_reg_n_88_[3] ,\sum_step_3_reg_n_89_[3] ,\sum_step_3_reg_n_90_[3] ,\sum_step_3_reg_n_91_[3] ,\sum_step_3_reg_n_92_[3] ,\sum_step_3_reg_n_93_[3] ,\sum_step_3_reg_n_94_[3] ,\sum_step_3_reg_n_95_[3] ,\sum_step_3_reg_n_96_[3] ,\sum_step_3_reg_n_97_[3] ,\sum_step_3_reg_n_98_[3] ,\sum_step_3_reg_n_99_[3] ,\sum_step_3_reg_n_100_[3] ,\sum_step_3_reg_n_101_[3] ,\sum_step_3_reg_n_102_[3] ,\sum_step_3_reg_n_103_[3] ,\sum_step_3_reg_n_104_[3] ,\sum_step_3_reg_n_105_[3] }),
        .PATTERNBDETECT(\NLW_sum_step_3_reg[3]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_3_reg[3]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_2_reg_n_106_[10] ,\sum_step_2_reg_n_107_[10] ,\sum_step_2_reg_n_108_[10] ,\sum_step_2_reg_n_109_[10] ,\sum_step_2_reg_n_110_[10] ,\sum_step_2_reg_n_111_[10] ,\sum_step_2_reg_n_112_[10] ,\sum_step_2_reg_n_113_[10] ,\sum_step_2_reg_n_114_[10] ,\sum_step_2_reg_n_115_[10] ,\sum_step_2_reg_n_116_[10] ,\sum_step_2_reg_n_117_[10] ,\sum_step_2_reg_n_118_[10] ,\sum_step_2_reg_n_119_[10] ,\sum_step_2_reg_n_120_[10] ,\sum_step_2_reg_n_121_[10] ,\sum_step_2_reg_n_122_[10] ,\sum_step_2_reg_n_123_[10] ,\sum_step_2_reg_n_124_[10] ,\sum_step_2_reg_n_125_[10] ,\sum_step_2_reg_n_126_[10] ,\sum_step_2_reg_n_127_[10] ,\sum_step_2_reg_n_128_[10] ,\sum_step_2_reg_n_129_[10] ,\sum_step_2_reg_n_130_[10] ,\sum_step_2_reg_n_131_[10] ,\sum_step_2_reg_n_132_[10] ,\sum_step_2_reg_n_133_[10] ,\sum_step_2_reg_n_134_[10] ,\sum_step_2_reg_n_135_[10] ,\sum_step_2_reg_n_136_[10] ,\sum_step_2_reg_n_137_[10] ,\sum_step_2_reg_n_138_[10] ,\sum_step_2_reg_n_139_[10] ,\sum_step_2_reg_n_140_[10] ,\sum_step_2_reg_n_141_[10] ,\sum_step_2_reg_n_142_[10] ,\sum_step_2_reg_n_143_[10] ,\sum_step_2_reg_n_144_[10] ,\sum_step_2_reg_n_145_[10] ,\sum_step_2_reg_n_146_[10] ,\sum_step_2_reg_n_147_[10] ,\sum_step_2_reg_n_148_[10] ,\sum_step_2_reg_n_149_[10] ,\sum_step_2_reg_n_150_[10] ,\sum_step_2_reg_n_151_[10] ,\sum_step_2_reg_n_152_[10] ,\sum_step_2_reg_n_153_[10] }),
        .PCOUT(\NLW_sum_step_3_reg[3]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_3_reg[3]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_3_reg[4] 
       (.A({\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31],\sum_step_2_reg[4]__0 [31:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_3_reg[4]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(\sum_step_2_reg[4]__0 [17:0]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_3_reg[4]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_3_reg[4]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_3_reg[4]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_3_reg[4]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_3_reg[4]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_3_reg[4]_P_UNCONNECTED [47:32],\sum_step_3_reg_n_74_[4] ,\sum_step_3_reg_n_75_[4] ,\sum_step_3_reg_n_76_[4] ,\sum_step_3_reg_n_77_[4] ,\sum_step_3_reg_n_78_[4] ,\sum_step_3_reg_n_79_[4] ,\sum_step_3_reg_n_80_[4] ,\sum_step_3_reg_n_81_[4] ,\sum_step_3_reg_n_82_[4] ,\sum_step_3_reg_n_83_[4] ,\sum_step_3_reg_n_84_[4] ,\sum_step_3_reg_n_85_[4] ,\sum_step_3_reg_n_86_[4] ,\sum_step_3_reg_n_87_[4] ,\sum_step_3_reg_n_88_[4] ,\sum_step_3_reg_n_89_[4] ,\sum_step_3_reg_n_90_[4] ,\sum_step_3_reg_n_91_[4] ,\sum_step_3_reg_n_92_[4] ,\sum_step_3_reg_n_93_[4] ,\sum_step_3_reg_n_94_[4] ,\sum_step_3_reg_n_95_[4] ,\sum_step_3_reg_n_96_[4] ,\sum_step_3_reg_n_97_[4] ,\sum_step_3_reg_n_98_[4] ,\sum_step_3_reg_n_99_[4] ,\sum_step_3_reg_n_100_[4] ,\sum_step_3_reg_n_101_[4] ,\sum_step_3_reg_n_102_[4] ,\sum_step_3_reg_n_103_[4] ,\sum_step_3_reg_n_104_[4] ,\sum_step_3_reg_n_105_[4] }),
        .PATTERNBDETECT(\NLW_sum_step_3_reg[4]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_3_reg[4]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_2_reg_n_106_[11] ,\sum_step_2_reg_n_107_[11] ,\sum_step_2_reg_n_108_[11] ,\sum_step_2_reg_n_109_[11] ,\sum_step_2_reg_n_110_[11] ,\sum_step_2_reg_n_111_[11] ,\sum_step_2_reg_n_112_[11] ,\sum_step_2_reg_n_113_[11] ,\sum_step_2_reg_n_114_[11] ,\sum_step_2_reg_n_115_[11] ,\sum_step_2_reg_n_116_[11] ,\sum_step_2_reg_n_117_[11] ,\sum_step_2_reg_n_118_[11] ,\sum_step_2_reg_n_119_[11] ,\sum_step_2_reg_n_120_[11] ,\sum_step_2_reg_n_121_[11] ,\sum_step_2_reg_n_122_[11] ,\sum_step_2_reg_n_123_[11] ,\sum_step_2_reg_n_124_[11] ,\sum_step_2_reg_n_125_[11] ,\sum_step_2_reg_n_126_[11] ,\sum_step_2_reg_n_127_[11] ,\sum_step_2_reg_n_128_[11] ,\sum_step_2_reg_n_129_[11] ,\sum_step_2_reg_n_130_[11] ,\sum_step_2_reg_n_131_[11] ,\sum_step_2_reg_n_132_[11] ,\sum_step_2_reg_n_133_[11] ,\sum_step_2_reg_n_134_[11] ,\sum_step_2_reg_n_135_[11] ,\sum_step_2_reg_n_136_[11] ,\sum_step_2_reg_n_137_[11] ,\sum_step_2_reg_n_138_[11] ,\sum_step_2_reg_n_139_[11] ,\sum_step_2_reg_n_140_[11] ,\sum_step_2_reg_n_141_[11] ,\sum_step_2_reg_n_142_[11] ,\sum_step_2_reg_n_143_[11] ,\sum_step_2_reg_n_144_[11] ,\sum_step_2_reg_n_145_[11] ,\sum_step_2_reg_n_146_[11] ,\sum_step_2_reg_n_147_[11] ,\sum_step_2_reg_n_148_[11] ,\sum_step_2_reg_n_149_[11] ,\sum_step_2_reg_n_150_[11] ,\sum_step_2_reg_n_151_[11] ,\sum_step_2_reg_n_152_[11] ,\sum_step_2_reg_n_153_[11] }),
        .PCOUT({\sum_step_3_reg_n_106_[4] ,\sum_step_3_reg_n_107_[4] ,\sum_step_3_reg_n_108_[4] ,\sum_step_3_reg_n_109_[4] ,\sum_step_3_reg_n_110_[4] ,\sum_step_3_reg_n_111_[4] ,\sum_step_3_reg_n_112_[4] ,\sum_step_3_reg_n_113_[4] ,\sum_step_3_reg_n_114_[4] ,\sum_step_3_reg_n_115_[4] ,\sum_step_3_reg_n_116_[4] ,\sum_step_3_reg_n_117_[4] ,\sum_step_3_reg_n_118_[4] ,\sum_step_3_reg_n_119_[4] ,\sum_step_3_reg_n_120_[4] ,\sum_step_3_reg_n_121_[4] ,\sum_step_3_reg_n_122_[4] ,\sum_step_3_reg_n_123_[4] ,\sum_step_3_reg_n_124_[4] ,\sum_step_3_reg_n_125_[4] ,\sum_step_3_reg_n_126_[4] ,\sum_step_3_reg_n_127_[4] ,\sum_step_3_reg_n_128_[4] ,\sum_step_3_reg_n_129_[4] ,\sum_step_3_reg_n_130_[4] ,\sum_step_3_reg_n_131_[4] ,\sum_step_3_reg_n_132_[4] ,\sum_step_3_reg_n_133_[4] ,\sum_step_3_reg_n_134_[4] ,\sum_step_3_reg_n_135_[4] ,\sum_step_3_reg_n_136_[4] ,\sum_step_3_reg_n_137_[4] ,\sum_step_3_reg_n_138_[4] ,\sum_step_3_reg_n_139_[4] ,\sum_step_3_reg_n_140_[4] ,\sum_step_3_reg_n_141_[4] ,\sum_step_3_reg_n_142_[4] ,\sum_step_3_reg_n_143_[4] ,\sum_step_3_reg_n_144_[4] ,\sum_step_3_reg_n_145_[4] ,\sum_step_3_reg_n_146_[4] ,\sum_step_3_reg_n_147_[4] ,\sum_step_3_reg_n_148_[4] ,\sum_step_3_reg_n_149_[4] ,\sum_step_3_reg_n_150_[4] ,\sum_step_3_reg_n_151_[4] ,\sum_step_3_reg_n_152_[4] ,\sum_step_3_reg_n_153_[4] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_3_reg[4]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_3_reg[5] 
       (.A({\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31],\sum_step_2_reg[5]__0 [31:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_3_reg[5]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(\sum_step_2_reg[5]__0 [17:0]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_3_reg[5]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_3_reg[5]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_3_reg[5]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_3_reg[5]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_3_reg[5]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_3_reg[5]_P_UNCONNECTED [47:32],\sum_step_3_reg_n_74_[5] ,\sum_step_3_reg_n_75_[5] ,\sum_step_3_reg_n_76_[5] ,\sum_step_3_reg_n_77_[5] ,\sum_step_3_reg_n_78_[5] ,\sum_step_3_reg_n_79_[5] ,\sum_step_3_reg_n_80_[5] ,\sum_step_3_reg_n_81_[5] ,\sum_step_3_reg_n_82_[5] ,\sum_step_3_reg_n_83_[5] ,\sum_step_3_reg_n_84_[5] ,\sum_step_3_reg_n_85_[5] ,\sum_step_3_reg_n_86_[5] ,\sum_step_3_reg_n_87_[5] ,\sum_step_3_reg_n_88_[5] ,\sum_step_3_reg_n_89_[5] ,\sum_step_3_reg_n_90_[5] ,\sum_step_3_reg_n_91_[5] ,\sum_step_3_reg_n_92_[5] ,\sum_step_3_reg_n_93_[5] ,\sum_step_3_reg_n_94_[5] ,\sum_step_3_reg_n_95_[5] ,\sum_step_3_reg_n_96_[5] ,\sum_step_3_reg_n_97_[5] ,\sum_step_3_reg_n_98_[5] ,\sum_step_3_reg_n_99_[5] ,\sum_step_3_reg_n_100_[5] ,\sum_step_3_reg_n_101_[5] ,\sum_step_3_reg_n_102_[5] ,\sum_step_3_reg_n_103_[5] ,\sum_step_3_reg_n_104_[5] ,\sum_step_3_reg_n_105_[5] }),
        .PATTERNBDETECT(\NLW_sum_step_3_reg[5]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_3_reg[5]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_2_reg_n_106_[12] ,\sum_step_2_reg_n_107_[12] ,\sum_step_2_reg_n_108_[12] ,\sum_step_2_reg_n_109_[12] ,\sum_step_2_reg_n_110_[12] ,\sum_step_2_reg_n_111_[12] ,\sum_step_2_reg_n_112_[12] ,\sum_step_2_reg_n_113_[12] ,\sum_step_2_reg_n_114_[12] ,\sum_step_2_reg_n_115_[12] ,\sum_step_2_reg_n_116_[12] ,\sum_step_2_reg_n_117_[12] ,\sum_step_2_reg_n_118_[12] ,\sum_step_2_reg_n_119_[12] ,\sum_step_2_reg_n_120_[12] ,\sum_step_2_reg_n_121_[12] ,\sum_step_2_reg_n_122_[12] ,\sum_step_2_reg_n_123_[12] ,\sum_step_2_reg_n_124_[12] ,\sum_step_2_reg_n_125_[12] ,\sum_step_2_reg_n_126_[12] ,\sum_step_2_reg_n_127_[12] ,\sum_step_2_reg_n_128_[12] ,\sum_step_2_reg_n_129_[12] ,\sum_step_2_reg_n_130_[12] ,\sum_step_2_reg_n_131_[12] ,\sum_step_2_reg_n_132_[12] ,\sum_step_2_reg_n_133_[12] ,\sum_step_2_reg_n_134_[12] ,\sum_step_2_reg_n_135_[12] ,\sum_step_2_reg_n_136_[12] ,\sum_step_2_reg_n_137_[12] ,\sum_step_2_reg_n_138_[12] ,\sum_step_2_reg_n_139_[12] ,\sum_step_2_reg_n_140_[12] ,\sum_step_2_reg_n_141_[12] ,\sum_step_2_reg_n_142_[12] ,\sum_step_2_reg_n_143_[12] ,\sum_step_2_reg_n_144_[12] ,\sum_step_2_reg_n_145_[12] ,\sum_step_2_reg_n_146_[12] ,\sum_step_2_reg_n_147_[12] ,\sum_step_2_reg_n_148_[12] ,\sum_step_2_reg_n_149_[12] ,\sum_step_2_reg_n_150_[12] ,\sum_step_2_reg_n_151_[12] ,\sum_step_2_reg_n_152_[12] ,\sum_step_2_reg_n_153_[12] }),
        .PCOUT({\sum_step_3_reg_n_106_[5] ,\sum_step_3_reg_n_107_[5] ,\sum_step_3_reg_n_108_[5] ,\sum_step_3_reg_n_109_[5] ,\sum_step_3_reg_n_110_[5] ,\sum_step_3_reg_n_111_[5] ,\sum_step_3_reg_n_112_[5] ,\sum_step_3_reg_n_113_[5] ,\sum_step_3_reg_n_114_[5] ,\sum_step_3_reg_n_115_[5] ,\sum_step_3_reg_n_116_[5] ,\sum_step_3_reg_n_117_[5] ,\sum_step_3_reg_n_118_[5] ,\sum_step_3_reg_n_119_[5] ,\sum_step_3_reg_n_120_[5] ,\sum_step_3_reg_n_121_[5] ,\sum_step_3_reg_n_122_[5] ,\sum_step_3_reg_n_123_[5] ,\sum_step_3_reg_n_124_[5] ,\sum_step_3_reg_n_125_[5] ,\sum_step_3_reg_n_126_[5] ,\sum_step_3_reg_n_127_[5] ,\sum_step_3_reg_n_128_[5] ,\sum_step_3_reg_n_129_[5] ,\sum_step_3_reg_n_130_[5] ,\sum_step_3_reg_n_131_[5] ,\sum_step_3_reg_n_132_[5] ,\sum_step_3_reg_n_133_[5] ,\sum_step_3_reg_n_134_[5] ,\sum_step_3_reg_n_135_[5] ,\sum_step_3_reg_n_136_[5] ,\sum_step_3_reg_n_137_[5] ,\sum_step_3_reg_n_138_[5] ,\sum_step_3_reg_n_139_[5] ,\sum_step_3_reg_n_140_[5] ,\sum_step_3_reg_n_141_[5] ,\sum_step_3_reg_n_142_[5] ,\sum_step_3_reg_n_143_[5] ,\sum_step_3_reg_n_144_[5] ,\sum_step_3_reg_n_145_[5] ,\sum_step_3_reg_n_146_[5] ,\sum_step_3_reg_n_147_[5] ,\sum_step_3_reg_n_148_[5] ,\sum_step_3_reg_n_149_[5] ,\sum_step_3_reg_n_150_[5] ,\sum_step_3_reg_n_151_[5] ,\sum_step_3_reg_n_152_[5] ,\sum_step_3_reg_n_153_[5] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_3_reg[5]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_3_reg[6] 
       (.A({\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31],\sum_step_2_reg[6]__0 [31:18]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_3_reg[6]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B(\sum_step_2_reg[6]__0 [17:0]),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_3_reg[6]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_3_reg[6]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_3_reg[6]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_3_reg[6]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_3_reg[6]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_3_reg[6]_P_UNCONNECTED [47:32],\sum_step_3_reg_n_74_[6] ,\sum_step_3_reg_n_75_[6] ,\sum_step_3_reg_n_76_[6] ,\sum_step_3_reg_n_77_[6] ,\sum_step_3_reg_n_78_[6] ,\sum_step_3_reg_n_79_[6] ,\sum_step_3_reg_n_80_[6] ,\sum_step_3_reg_n_81_[6] ,\sum_step_3_reg_n_82_[6] ,\sum_step_3_reg_n_83_[6] ,\sum_step_3_reg_n_84_[6] ,\sum_step_3_reg_n_85_[6] ,\sum_step_3_reg_n_86_[6] ,\sum_step_3_reg_n_87_[6] ,\sum_step_3_reg_n_88_[6] ,\sum_step_3_reg_n_89_[6] ,\sum_step_3_reg_n_90_[6] ,\sum_step_3_reg_n_91_[6] ,\sum_step_3_reg_n_92_[6] ,\sum_step_3_reg_n_93_[6] ,\sum_step_3_reg_n_94_[6] ,\sum_step_3_reg_n_95_[6] ,\sum_step_3_reg_n_96_[6] ,\sum_step_3_reg_n_97_[6] ,\sum_step_3_reg_n_98_[6] ,\sum_step_3_reg_n_99_[6] ,\sum_step_3_reg_n_100_[6] ,\sum_step_3_reg_n_101_[6] ,\sum_step_3_reg_n_102_[6] ,\sum_step_3_reg_n_103_[6] ,\sum_step_3_reg_n_104_[6] ,\sum_step_3_reg_n_105_[6] }),
        .PATTERNBDETECT(\NLW_sum_step_3_reg[6]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_3_reg[6]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_2_reg_n_106_[13] ,\sum_step_2_reg_n_107_[13] ,\sum_step_2_reg_n_108_[13] ,\sum_step_2_reg_n_109_[13] ,\sum_step_2_reg_n_110_[13] ,\sum_step_2_reg_n_111_[13] ,\sum_step_2_reg_n_112_[13] ,\sum_step_2_reg_n_113_[13] ,\sum_step_2_reg_n_114_[13] ,\sum_step_2_reg_n_115_[13] ,\sum_step_2_reg_n_116_[13] ,\sum_step_2_reg_n_117_[13] ,\sum_step_2_reg_n_118_[13] ,\sum_step_2_reg_n_119_[13] ,\sum_step_2_reg_n_120_[13] ,\sum_step_2_reg_n_121_[13] ,\sum_step_2_reg_n_122_[13] ,\sum_step_2_reg_n_123_[13] ,\sum_step_2_reg_n_124_[13] ,\sum_step_2_reg_n_125_[13] ,\sum_step_2_reg_n_126_[13] ,\sum_step_2_reg_n_127_[13] ,\sum_step_2_reg_n_128_[13] ,\sum_step_2_reg_n_129_[13] ,\sum_step_2_reg_n_130_[13] ,\sum_step_2_reg_n_131_[13] ,\sum_step_2_reg_n_132_[13] ,\sum_step_2_reg_n_133_[13] ,\sum_step_2_reg_n_134_[13] ,\sum_step_2_reg_n_135_[13] ,\sum_step_2_reg_n_136_[13] ,\sum_step_2_reg_n_137_[13] ,\sum_step_2_reg_n_138_[13] ,\sum_step_2_reg_n_139_[13] ,\sum_step_2_reg_n_140_[13] ,\sum_step_2_reg_n_141_[13] ,\sum_step_2_reg_n_142_[13] ,\sum_step_2_reg_n_143_[13] ,\sum_step_2_reg_n_144_[13] ,\sum_step_2_reg_n_145_[13] ,\sum_step_2_reg_n_146_[13] ,\sum_step_2_reg_n_147_[13] ,\sum_step_2_reg_n_148_[13] ,\sum_step_2_reg_n_149_[13] ,\sum_step_2_reg_n_150_[13] ,\sum_step_2_reg_n_151_[13] ,\sum_step_2_reg_n_152_[13] ,\sum_step_2_reg_n_153_[13] }),
        .PCOUT({\sum_step_3_reg_n_106_[6] ,\sum_step_3_reg_n_107_[6] ,\sum_step_3_reg_n_108_[6] ,\sum_step_3_reg_n_109_[6] ,\sum_step_3_reg_n_110_[6] ,\sum_step_3_reg_n_111_[6] ,\sum_step_3_reg_n_112_[6] ,\sum_step_3_reg_n_113_[6] ,\sum_step_3_reg_n_114_[6] ,\sum_step_3_reg_n_115_[6] ,\sum_step_3_reg_n_116_[6] ,\sum_step_3_reg_n_117_[6] ,\sum_step_3_reg_n_118_[6] ,\sum_step_3_reg_n_119_[6] ,\sum_step_3_reg_n_120_[6] ,\sum_step_3_reg_n_121_[6] ,\sum_step_3_reg_n_122_[6] ,\sum_step_3_reg_n_123_[6] ,\sum_step_3_reg_n_124_[6] ,\sum_step_3_reg_n_125_[6] ,\sum_step_3_reg_n_126_[6] ,\sum_step_3_reg_n_127_[6] ,\sum_step_3_reg_n_128_[6] ,\sum_step_3_reg_n_129_[6] ,\sum_step_3_reg_n_130_[6] ,\sum_step_3_reg_n_131_[6] ,\sum_step_3_reg_n_132_[6] ,\sum_step_3_reg_n_133_[6] ,\sum_step_3_reg_n_134_[6] ,\sum_step_3_reg_n_135_[6] ,\sum_step_3_reg_n_136_[6] ,\sum_step_3_reg_n_137_[6] ,\sum_step_3_reg_n_138_[6] ,\sum_step_3_reg_n_139_[6] ,\sum_step_3_reg_n_140_[6] ,\sum_step_3_reg_n_141_[6] ,\sum_step_3_reg_n_142_[6] ,\sum_step_3_reg_n_143_[6] ,\sum_step_3_reg_n_144_[6] ,\sum_step_3_reg_n_145_[6] ,\sum_step_3_reg_n_146_[6] ,\sum_step_3_reg_n_147_[6] ,\sum_step_3_reg_n_148_[6] ,\sum_step_3_reg_n_149_[6] ,\sum_step_3_reg_n_150_[6] ,\sum_step_3_reg_n_151_[6] ,\sum_step_3_reg_n_152_[6] ,\sum_step_3_reg_n_153_[6] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_3_reg[6]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_4_reg[0] 
       (.A({\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_74_[0] ,\sum_step_3_reg_n_75_[0] ,\sum_step_3_reg_n_76_[0] ,\sum_step_3_reg_n_77_[0] ,\sum_step_3_reg_n_78_[0] ,\sum_step_3_reg_n_79_[0] ,\sum_step_3_reg_n_80_[0] ,\sum_step_3_reg_n_81_[0] ,\sum_step_3_reg_n_82_[0] ,\sum_step_3_reg_n_83_[0] ,\sum_step_3_reg_n_84_[0] ,\sum_step_3_reg_n_85_[0] ,\sum_step_3_reg_n_86_[0] ,\sum_step_3_reg_n_87_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_4_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_3_reg_n_88_[0] ,\sum_step_3_reg_n_89_[0] ,\sum_step_3_reg_n_90_[0] ,\sum_step_3_reg_n_91_[0] ,\sum_step_3_reg_n_92_[0] ,\sum_step_3_reg_n_93_[0] ,\sum_step_3_reg_n_94_[0] ,\sum_step_3_reg_n_95_[0] ,\sum_step_3_reg_n_96_[0] ,\sum_step_3_reg_n_97_[0] ,\sum_step_3_reg_n_98_[0] ,\sum_step_3_reg_n_99_[0] ,\sum_step_3_reg_n_100_[0] ,\sum_step_3_reg_n_101_[0] ,\sum_step_3_reg_n_102_[0] ,\sum_step_3_reg_n_103_[0] ,\sum_step_3_reg_n_104_[0] ,\sum_step_3_reg_n_105_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_4_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_4_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_4_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_4_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_4_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_4_reg[0]_P_UNCONNECTED [47:32],\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_75_[0] ,\sum_step_4_reg_n_76_[0] ,\sum_step_4_reg_n_77_[0] ,\sum_step_4_reg_n_78_[0] ,\sum_step_4_reg_n_79_[0] ,\sum_step_4_reg_n_80_[0] ,\sum_step_4_reg_n_81_[0] ,\sum_step_4_reg_n_82_[0] ,\sum_step_4_reg_n_83_[0] ,\sum_step_4_reg_n_84_[0] ,\sum_step_4_reg_n_85_[0] ,\sum_step_4_reg_n_86_[0] ,\sum_step_4_reg_n_87_[0] ,\sum_step_4_reg_n_88_[0] ,\sum_step_4_reg_n_89_[0] ,\sum_step_4_reg_n_90_[0] ,\sum_step_4_reg_n_91_[0] ,\sum_step_4_reg_n_92_[0] ,\sum_step_4_reg_n_93_[0] ,\sum_step_4_reg_n_94_[0] ,\sum_step_4_reg_n_95_[0] ,\sum_step_4_reg_n_96_[0] ,\sum_step_4_reg_n_97_[0] ,\sum_step_4_reg_n_98_[0] ,\sum_step_4_reg_n_99_[0] ,\sum_step_4_reg_n_100_[0] ,\sum_step_4_reg_n_101_[0] ,\sum_step_4_reg_n_102_[0] ,\sum_step_4_reg_n_103_[0] ,\sum_step_4_reg_n_104_[0] ,\sum_step_4_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_sum_step_4_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_4_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_3_reg_n_106_[4] ,\sum_step_3_reg_n_107_[4] ,\sum_step_3_reg_n_108_[4] ,\sum_step_3_reg_n_109_[4] ,\sum_step_3_reg_n_110_[4] ,\sum_step_3_reg_n_111_[4] ,\sum_step_3_reg_n_112_[4] ,\sum_step_3_reg_n_113_[4] ,\sum_step_3_reg_n_114_[4] ,\sum_step_3_reg_n_115_[4] ,\sum_step_3_reg_n_116_[4] ,\sum_step_3_reg_n_117_[4] ,\sum_step_3_reg_n_118_[4] ,\sum_step_3_reg_n_119_[4] ,\sum_step_3_reg_n_120_[4] ,\sum_step_3_reg_n_121_[4] ,\sum_step_3_reg_n_122_[4] ,\sum_step_3_reg_n_123_[4] ,\sum_step_3_reg_n_124_[4] ,\sum_step_3_reg_n_125_[4] ,\sum_step_3_reg_n_126_[4] ,\sum_step_3_reg_n_127_[4] ,\sum_step_3_reg_n_128_[4] ,\sum_step_3_reg_n_129_[4] ,\sum_step_3_reg_n_130_[4] ,\sum_step_3_reg_n_131_[4] ,\sum_step_3_reg_n_132_[4] ,\sum_step_3_reg_n_133_[4] ,\sum_step_3_reg_n_134_[4] ,\sum_step_3_reg_n_135_[4] ,\sum_step_3_reg_n_136_[4] ,\sum_step_3_reg_n_137_[4] ,\sum_step_3_reg_n_138_[4] ,\sum_step_3_reg_n_139_[4] ,\sum_step_3_reg_n_140_[4] ,\sum_step_3_reg_n_141_[4] ,\sum_step_3_reg_n_142_[4] ,\sum_step_3_reg_n_143_[4] ,\sum_step_3_reg_n_144_[4] ,\sum_step_3_reg_n_145_[4] ,\sum_step_3_reg_n_146_[4] ,\sum_step_3_reg_n_147_[4] ,\sum_step_3_reg_n_148_[4] ,\sum_step_3_reg_n_149_[4] ,\sum_step_3_reg_n_150_[4] ,\sum_step_3_reg_n_151_[4] ,\sum_step_3_reg_n_152_[4] ,\sum_step_3_reg_n_153_[4] }),
        .PCOUT(\NLW_sum_step_4_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_4_reg[0]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_4_reg[1] 
       (.A({\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_74_[1] ,\sum_step_3_reg_n_75_[1] ,\sum_step_3_reg_n_76_[1] ,\sum_step_3_reg_n_77_[1] ,\sum_step_3_reg_n_78_[1] ,\sum_step_3_reg_n_79_[1] ,\sum_step_3_reg_n_80_[1] ,\sum_step_3_reg_n_81_[1] ,\sum_step_3_reg_n_82_[1] ,\sum_step_3_reg_n_83_[1] ,\sum_step_3_reg_n_84_[1] ,\sum_step_3_reg_n_85_[1] ,\sum_step_3_reg_n_86_[1] ,\sum_step_3_reg_n_87_[1] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_4_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_3_reg_n_88_[1] ,\sum_step_3_reg_n_89_[1] ,\sum_step_3_reg_n_90_[1] ,\sum_step_3_reg_n_91_[1] ,\sum_step_3_reg_n_92_[1] ,\sum_step_3_reg_n_93_[1] ,\sum_step_3_reg_n_94_[1] ,\sum_step_3_reg_n_95_[1] ,\sum_step_3_reg_n_96_[1] ,\sum_step_3_reg_n_97_[1] ,\sum_step_3_reg_n_98_[1] ,\sum_step_3_reg_n_99_[1] ,\sum_step_3_reg_n_100_[1] ,\sum_step_3_reg_n_101_[1] ,\sum_step_3_reg_n_102_[1] ,\sum_step_3_reg_n_103_[1] ,\sum_step_3_reg_n_104_[1] ,\sum_step_3_reg_n_105_[1] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_4_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_4_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_4_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_4_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_4_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_4_reg[1]_P_UNCONNECTED [47:32],\sum_step_4_reg_n_74_[1] ,\sum_step_4_reg_n_75_[1] ,\sum_step_4_reg_n_76_[1] ,\sum_step_4_reg_n_77_[1] ,\sum_step_4_reg_n_78_[1] ,\sum_step_4_reg_n_79_[1] ,\sum_step_4_reg_n_80_[1] ,\sum_step_4_reg_n_81_[1] ,\sum_step_4_reg_n_82_[1] ,\sum_step_4_reg_n_83_[1] ,\sum_step_4_reg_n_84_[1] ,\sum_step_4_reg_n_85_[1] ,\sum_step_4_reg_n_86_[1] ,\sum_step_4_reg_n_87_[1] ,\sum_step_4_reg_n_88_[1] ,\sum_step_4_reg_n_89_[1] ,\sum_step_4_reg_n_90_[1] ,\sum_step_4_reg_n_91_[1] ,\sum_step_4_reg_n_92_[1] ,\sum_step_4_reg_n_93_[1] ,\sum_step_4_reg_n_94_[1] ,\sum_step_4_reg_n_95_[1] ,\sum_step_4_reg_n_96_[1] ,\sum_step_4_reg_n_97_[1] ,\sum_step_4_reg_n_98_[1] ,\sum_step_4_reg_n_99_[1] ,\sum_step_4_reg_n_100_[1] ,\sum_step_4_reg_n_101_[1] ,\sum_step_4_reg_n_102_[1] ,\sum_step_4_reg_n_103_[1] ,\sum_step_4_reg_n_104_[1] ,\sum_step_4_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_sum_step_4_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_4_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_3_reg_n_106_[5] ,\sum_step_3_reg_n_107_[5] ,\sum_step_3_reg_n_108_[5] ,\sum_step_3_reg_n_109_[5] ,\sum_step_3_reg_n_110_[5] ,\sum_step_3_reg_n_111_[5] ,\sum_step_3_reg_n_112_[5] ,\sum_step_3_reg_n_113_[5] ,\sum_step_3_reg_n_114_[5] ,\sum_step_3_reg_n_115_[5] ,\sum_step_3_reg_n_116_[5] ,\sum_step_3_reg_n_117_[5] ,\sum_step_3_reg_n_118_[5] ,\sum_step_3_reg_n_119_[5] ,\sum_step_3_reg_n_120_[5] ,\sum_step_3_reg_n_121_[5] ,\sum_step_3_reg_n_122_[5] ,\sum_step_3_reg_n_123_[5] ,\sum_step_3_reg_n_124_[5] ,\sum_step_3_reg_n_125_[5] ,\sum_step_3_reg_n_126_[5] ,\sum_step_3_reg_n_127_[5] ,\sum_step_3_reg_n_128_[5] ,\sum_step_3_reg_n_129_[5] ,\sum_step_3_reg_n_130_[5] ,\sum_step_3_reg_n_131_[5] ,\sum_step_3_reg_n_132_[5] ,\sum_step_3_reg_n_133_[5] ,\sum_step_3_reg_n_134_[5] ,\sum_step_3_reg_n_135_[5] ,\sum_step_3_reg_n_136_[5] ,\sum_step_3_reg_n_137_[5] ,\sum_step_3_reg_n_138_[5] ,\sum_step_3_reg_n_139_[5] ,\sum_step_3_reg_n_140_[5] ,\sum_step_3_reg_n_141_[5] ,\sum_step_3_reg_n_142_[5] ,\sum_step_3_reg_n_143_[5] ,\sum_step_3_reg_n_144_[5] ,\sum_step_3_reg_n_145_[5] ,\sum_step_3_reg_n_146_[5] ,\sum_step_3_reg_n_147_[5] ,\sum_step_3_reg_n_148_[5] ,\sum_step_3_reg_n_149_[5] ,\sum_step_3_reg_n_150_[5] ,\sum_step_3_reg_n_151_[5] ,\sum_step_3_reg_n_152_[5] ,\sum_step_3_reg_n_153_[5] }),
        .PCOUT(\NLW_sum_step_4_reg[1]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_4_reg[1]_UNDERFLOW_UNCONNECTED ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_4_reg[2] 
       (.A({\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_74_[2] ,\sum_step_3_reg_n_75_[2] ,\sum_step_3_reg_n_76_[2] ,\sum_step_3_reg_n_77_[2] ,\sum_step_3_reg_n_78_[2] ,\sum_step_3_reg_n_79_[2] ,\sum_step_3_reg_n_80_[2] ,\sum_step_3_reg_n_81_[2] ,\sum_step_3_reg_n_82_[2] ,\sum_step_3_reg_n_83_[2] ,\sum_step_3_reg_n_84_[2] ,\sum_step_3_reg_n_85_[2] ,\sum_step_3_reg_n_86_[2] ,\sum_step_3_reg_n_87_[2] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_4_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_3_reg_n_88_[2] ,\sum_step_3_reg_n_89_[2] ,\sum_step_3_reg_n_90_[2] ,\sum_step_3_reg_n_91_[2] ,\sum_step_3_reg_n_92_[2] ,\sum_step_3_reg_n_93_[2] ,\sum_step_3_reg_n_94_[2] ,\sum_step_3_reg_n_95_[2] ,\sum_step_3_reg_n_96_[2] ,\sum_step_3_reg_n_97_[2] ,\sum_step_3_reg_n_98_[2] ,\sum_step_3_reg_n_99_[2] ,\sum_step_3_reg_n_100_[2] ,\sum_step_3_reg_n_101_[2] ,\sum_step_3_reg_n_102_[2] ,\sum_step_3_reg_n_103_[2] ,\sum_step_3_reg_n_104_[2] ,\sum_step_3_reg_n_105_[2] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_4_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_4_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_4_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_4_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_4_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_4_reg[2]_P_UNCONNECTED [47:32],\sum_step_4_reg_n_74_[2] ,\sum_step_4_reg_n_75_[2] ,\sum_step_4_reg_n_76_[2] ,\sum_step_4_reg_n_77_[2] ,\sum_step_4_reg_n_78_[2] ,\sum_step_4_reg_n_79_[2] ,\sum_step_4_reg_n_80_[2] ,\sum_step_4_reg_n_81_[2] ,\sum_step_4_reg_n_82_[2] ,\sum_step_4_reg_n_83_[2] ,\sum_step_4_reg_n_84_[2] ,\sum_step_4_reg_n_85_[2] ,\sum_step_4_reg_n_86_[2] ,\sum_step_4_reg_n_87_[2] ,\sum_step_4_reg_n_88_[2] ,\sum_step_4_reg_n_89_[2] ,\sum_step_4_reg_n_90_[2] ,\sum_step_4_reg_n_91_[2] ,\sum_step_4_reg_n_92_[2] ,\sum_step_4_reg_n_93_[2] ,\sum_step_4_reg_n_94_[2] ,\sum_step_4_reg_n_95_[2] ,\sum_step_4_reg_n_96_[2] ,\sum_step_4_reg_n_97_[2] ,\sum_step_4_reg_n_98_[2] ,\sum_step_4_reg_n_99_[2] ,\sum_step_4_reg_n_100_[2] ,\sum_step_4_reg_n_101_[2] ,\sum_step_4_reg_n_102_[2] ,\sum_step_4_reg_n_103_[2] ,\sum_step_4_reg_n_104_[2] ,\sum_step_4_reg_n_105_[2] }),
        .PATTERNBDETECT(\NLW_sum_step_4_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_4_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_3_reg_n_106_[6] ,\sum_step_3_reg_n_107_[6] ,\sum_step_3_reg_n_108_[6] ,\sum_step_3_reg_n_109_[6] ,\sum_step_3_reg_n_110_[6] ,\sum_step_3_reg_n_111_[6] ,\sum_step_3_reg_n_112_[6] ,\sum_step_3_reg_n_113_[6] ,\sum_step_3_reg_n_114_[6] ,\sum_step_3_reg_n_115_[6] ,\sum_step_3_reg_n_116_[6] ,\sum_step_3_reg_n_117_[6] ,\sum_step_3_reg_n_118_[6] ,\sum_step_3_reg_n_119_[6] ,\sum_step_3_reg_n_120_[6] ,\sum_step_3_reg_n_121_[6] ,\sum_step_3_reg_n_122_[6] ,\sum_step_3_reg_n_123_[6] ,\sum_step_3_reg_n_124_[6] ,\sum_step_3_reg_n_125_[6] ,\sum_step_3_reg_n_126_[6] ,\sum_step_3_reg_n_127_[6] ,\sum_step_3_reg_n_128_[6] ,\sum_step_3_reg_n_129_[6] ,\sum_step_3_reg_n_130_[6] ,\sum_step_3_reg_n_131_[6] ,\sum_step_3_reg_n_132_[6] ,\sum_step_3_reg_n_133_[6] ,\sum_step_3_reg_n_134_[6] ,\sum_step_3_reg_n_135_[6] ,\sum_step_3_reg_n_136_[6] ,\sum_step_3_reg_n_137_[6] ,\sum_step_3_reg_n_138_[6] ,\sum_step_3_reg_n_139_[6] ,\sum_step_3_reg_n_140_[6] ,\sum_step_3_reg_n_141_[6] ,\sum_step_3_reg_n_142_[6] ,\sum_step_3_reg_n_143_[6] ,\sum_step_3_reg_n_144_[6] ,\sum_step_3_reg_n_145_[6] ,\sum_step_3_reg_n_146_[6] ,\sum_step_3_reg_n_147_[6] ,\sum_step_3_reg_n_148_[6] ,\sum_step_3_reg_n_149_[6] ,\sum_step_3_reg_n_150_[6] ,\sum_step_3_reg_n_151_[6] ,\sum_step_3_reg_n_152_[6] ,\sum_step_3_reg_n_153_[6] }),
        .PCOUT({\sum_step_4_reg_n_106_[2] ,\sum_step_4_reg_n_107_[2] ,\sum_step_4_reg_n_108_[2] ,\sum_step_4_reg_n_109_[2] ,\sum_step_4_reg_n_110_[2] ,\sum_step_4_reg_n_111_[2] ,\sum_step_4_reg_n_112_[2] ,\sum_step_4_reg_n_113_[2] ,\sum_step_4_reg_n_114_[2] ,\sum_step_4_reg_n_115_[2] ,\sum_step_4_reg_n_116_[2] ,\sum_step_4_reg_n_117_[2] ,\sum_step_4_reg_n_118_[2] ,\sum_step_4_reg_n_119_[2] ,\sum_step_4_reg_n_120_[2] ,\sum_step_4_reg_n_121_[2] ,\sum_step_4_reg_n_122_[2] ,\sum_step_4_reg_n_123_[2] ,\sum_step_4_reg_n_124_[2] ,\sum_step_4_reg_n_125_[2] ,\sum_step_4_reg_n_126_[2] ,\sum_step_4_reg_n_127_[2] ,\sum_step_4_reg_n_128_[2] ,\sum_step_4_reg_n_129_[2] ,\sum_step_4_reg_n_130_[2] ,\sum_step_4_reg_n_131_[2] ,\sum_step_4_reg_n_132_[2] ,\sum_step_4_reg_n_133_[2] ,\sum_step_4_reg_n_134_[2] ,\sum_step_4_reg_n_135_[2] ,\sum_step_4_reg_n_136_[2] ,\sum_step_4_reg_n_137_[2] ,\sum_step_4_reg_n_138_[2] ,\sum_step_4_reg_n_139_[2] ,\sum_step_4_reg_n_140_[2] ,\sum_step_4_reg_n_141_[2] ,\sum_step_4_reg_n_142_[2] ,\sum_step_4_reg_n_143_[2] ,\sum_step_4_reg_n_144_[2] ,\sum_step_4_reg_n_145_[2] ,\sum_step_4_reg_n_146_[2] ,\sum_step_4_reg_n_147_[2] ,\sum_step_4_reg_n_148_[2] ,\sum_step_4_reg_n_149_[2] ,\sum_step_4_reg_n_150_[2] ,\sum_step_4_reg_n_151_[2] ,\sum_step_4_reg_n_152_[2] ,\sum_step_4_reg_n_153_[2] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_4_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][0] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_105_[3] ),
        .Q(\sum_step_4_reg[3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][10] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_95_[3] ),
        .Q(\sum_step_4_reg[3] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][11] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_94_[3] ),
        .Q(\sum_step_4_reg[3] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][12] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_93_[3] ),
        .Q(\sum_step_4_reg[3] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][13] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_92_[3] ),
        .Q(\sum_step_4_reg[3] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][14] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_91_[3] ),
        .Q(\sum_step_4_reg[3] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][15] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_90_[3] ),
        .Q(\sum_step_4_reg[3] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][16] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_89_[3] ),
        .Q(\sum_step_4_reg[3] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][17] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_88_[3] ),
        .Q(\sum_step_4_reg[3] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][18] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_87_[3] ),
        .Q(\sum_step_4_reg[3] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][19] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_86_[3] ),
        .Q(\sum_step_4_reg[3] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][1] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_104_[3] ),
        .Q(\sum_step_4_reg[3] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][20] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_85_[3] ),
        .Q(\sum_step_4_reg[3] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][21] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_84_[3] ),
        .Q(\sum_step_4_reg[3] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][22] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_83_[3] ),
        .Q(\sum_step_4_reg[3] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][23] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_82_[3] ),
        .Q(\sum_step_4_reg[3] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][24] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_81_[3] ),
        .Q(\sum_step_4_reg[3] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][25] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_80_[3] ),
        .Q(\sum_step_4_reg[3] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][26] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_79_[3] ),
        .Q(\sum_step_4_reg[3] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][27] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_78_[3] ),
        .Q(\sum_step_4_reg[3] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][28] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_77_[3] ),
        .Q(\sum_step_4_reg[3] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][29] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_76_[3] ),
        .Q(\sum_step_4_reg[3] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][2] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_103_[3] ),
        .Q(\sum_step_4_reg[3] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][30] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_75_[3] ),
        .Q(\sum_step_4_reg[3] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][31] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_74_[3] ),
        .Q(\sum_step_4_reg[3] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][3] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_102_[3] ),
        .Q(\sum_step_4_reg[3] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][4] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_101_[3] ),
        .Q(\sum_step_4_reg[3] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][5] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_100_[3] ),
        .Q(\sum_step_4_reg[3] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][6] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_99_[3] ),
        .Q(\sum_step_4_reg[3] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][7] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_98_[3] ),
        .Q(\sum_step_4_reg[3] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][8] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_97_[3] ),
        .Q(\sum_step_4_reg[3] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_4_reg[3][9] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_3_reg_n_96_[3] ),
        .Q(\sum_step_4_reg[3] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][11]_i_2 
       (.I0(\sum_step_4_reg[3] [11]),
        .I1(\sum_step_4_reg_n_94_[1] ),
        .O(\sum_step_5[1][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][11]_i_3 
       (.I0(\sum_step_4_reg[3] [10]),
        .I1(\sum_step_4_reg_n_95_[1] ),
        .O(\sum_step_5[1][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][11]_i_4 
       (.I0(\sum_step_4_reg[3] [9]),
        .I1(\sum_step_4_reg_n_96_[1] ),
        .O(\sum_step_5[1][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][11]_i_5 
       (.I0(\sum_step_4_reg[3] [8]),
        .I1(\sum_step_4_reg_n_97_[1] ),
        .O(\sum_step_5[1][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][15]_i_2 
       (.I0(\sum_step_4_reg[3] [15]),
        .I1(\sum_step_4_reg_n_90_[1] ),
        .O(\sum_step_5[1][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][15]_i_3 
       (.I0(\sum_step_4_reg[3] [14]),
        .I1(\sum_step_4_reg_n_91_[1] ),
        .O(\sum_step_5[1][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][15]_i_4 
       (.I0(\sum_step_4_reg[3] [13]),
        .I1(\sum_step_4_reg_n_92_[1] ),
        .O(\sum_step_5[1][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][15]_i_5 
       (.I0(\sum_step_4_reg[3] [12]),
        .I1(\sum_step_4_reg_n_93_[1] ),
        .O(\sum_step_5[1][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][19]_i_2 
       (.I0(\sum_step_4_reg[3] [19]),
        .I1(\sum_step_4_reg_n_86_[1] ),
        .O(\sum_step_5[1][19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][19]_i_3 
       (.I0(\sum_step_4_reg[3] [18]),
        .I1(\sum_step_4_reg_n_87_[1] ),
        .O(\sum_step_5[1][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][19]_i_4 
       (.I0(\sum_step_4_reg[3] [17]),
        .I1(\sum_step_4_reg_n_88_[1] ),
        .O(\sum_step_5[1][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][19]_i_5 
       (.I0(\sum_step_4_reg[3] [16]),
        .I1(\sum_step_4_reg_n_89_[1] ),
        .O(\sum_step_5[1][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][23]_i_2 
       (.I0(\sum_step_4_reg[3] [23]),
        .I1(\sum_step_4_reg_n_82_[1] ),
        .O(\sum_step_5[1][23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][23]_i_3 
       (.I0(\sum_step_4_reg[3] [22]),
        .I1(\sum_step_4_reg_n_83_[1] ),
        .O(\sum_step_5[1][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][23]_i_4 
       (.I0(\sum_step_4_reg[3] [21]),
        .I1(\sum_step_4_reg_n_84_[1] ),
        .O(\sum_step_5[1][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][23]_i_5 
       (.I0(\sum_step_4_reg[3] [20]),
        .I1(\sum_step_4_reg_n_85_[1] ),
        .O(\sum_step_5[1][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][27]_i_2 
       (.I0(\sum_step_4_reg[3] [27]),
        .I1(\sum_step_4_reg_n_78_[1] ),
        .O(\sum_step_5[1][27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][27]_i_3 
       (.I0(\sum_step_4_reg[3] [26]),
        .I1(\sum_step_4_reg_n_79_[1] ),
        .O(\sum_step_5[1][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][27]_i_4 
       (.I0(\sum_step_4_reg[3] [25]),
        .I1(\sum_step_4_reg_n_80_[1] ),
        .O(\sum_step_5[1][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][27]_i_5 
       (.I0(\sum_step_4_reg[3] [24]),
        .I1(\sum_step_4_reg_n_81_[1] ),
        .O(\sum_step_5[1][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][31]_i_2 
       (.I0(\sum_step_4_reg[3] [31]),
        .I1(\sum_step_4_reg_n_74_[1] ),
        .O(\sum_step_5[1][31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][31]_i_3 
       (.I0(\sum_step_4_reg[3] [30]),
        .I1(\sum_step_4_reg_n_75_[1] ),
        .O(\sum_step_5[1][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][31]_i_4 
       (.I0(\sum_step_4_reg[3] [29]),
        .I1(\sum_step_4_reg_n_76_[1] ),
        .O(\sum_step_5[1][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][31]_i_5 
       (.I0(\sum_step_4_reg[3] [28]),
        .I1(\sum_step_4_reg_n_77_[1] ),
        .O(\sum_step_5[1][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][3]_i_2 
       (.I0(\sum_step_4_reg[3] [3]),
        .I1(\sum_step_4_reg_n_102_[1] ),
        .O(\sum_step_5[1][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][3]_i_3 
       (.I0(\sum_step_4_reg[3] [2]),
        .I1(\sum_step_4_reg_n_103_[1] ),
        .O(\sum_step_5[1][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][3]_i_4 
       (.I0(\sum_step_4_reg[3] [1]),
        .I1(\sum_step_4_reg_n_104_[1] ),
        .O(\sum_step_5[1][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][3]_i_5 
       (.I0(\sum_step_4_reg[3] [0]),
        .I1(\sum_step_4_reg_n_105_[1] ),
        .O(\sum_step_5[1][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][7]_i_2 
       (.I0(\sum_step_4_reg[3] [7]),
        .I1(\sum_step_4_reg_n_98_[1] ),
        .O(\sum_step_5[1][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][7]_i_3 
       (.I0(\sum_step_4_reg[3] [6]),
        .I1(\sum_step_4_reg_n_99_[1] ),
        .O(\sum_step_5[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][7]_i_4 
       (.I0(\sum_step_4_reg[3] [5]),
        .I1(\sum_step_4_reg_n_100_[1] ),
        .O(\sum_step_5[1][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_step_5[1][7]_i_5 
       (.I0(\sum_step_4_reg[3] [4]),
        .I1(\sum_step_4_reg_n_101_[1] ),
        .O(\sum_step_5[1][7]_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \sum_step_5_reg[0] 
       (.A({\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_74_[0] ,\sum_step_4_reg_n_75_[0] ,\sum_step_4_reg_n_76_[0] ,\sum_step_4_reg_n_77_[0] ,\sum_step_4_reg_n_78_[0] ,\sum_step_4_reg_n_79_[0] ,\sum_step_4_reg_n_80_[0] ,\sum_step_4_reg_n_81_[0] ,\sum_step_4_reg_n_82_[0] ,\sum_step_4_reg_n_83_[0] ,\sum_step_4_reg_n_84_[0] ,\sum_step_4_reg_n_85_[0] ,\sum_step_4_reg_n_86_[0] ,\sum_step_4_reg_n_87_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_sum_step_5_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\sum_step_4_reg_n_88_[0] ,\sum_step_4_reg_n_89_[0] ,\sum_step_4_reg_n_90_[0] ,\sum_step_4_reg_n_91_[0] ,\sum_step_4_reg_n_92_[0] ,\sum_step_4_reg_n_93_[0] ,\sum_step_4_reg_n_94_[0] ,\sum_step_4_reg_n_95_[0] ,\sum_step_4_reg_n_96_[0] ,\sum_step_4_reg_n_97_[0] ,\sum_step_4_reg_n_98_[0] ,\sum_step_4_reg_n_99_[0] ,\sum_step_4_reg_n_100_[0] ,\sum_step_4_reg_n_101_[0] ,\sum_step_4_reg_n_102_[0] ,\sum_step_4_reg_n_103_[0] ,\sum_step_4_reg_n_104_[0] ,\sum_step_4_reg_n_105_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_sum_step_5_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_sum_step_5_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_sum_step_5_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(reset),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_sum_step_5_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_sum_step_5_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_sum_step_5_reg[0]_P_UNCONNECTED [47:32],\sum_step_5_reg_n_74_[0] ,\sum_step_5_reg_n_75_[0] ,\sum_step_5_reg_n_76_[0] ,\sum_step_5_reg_n_77_[0] ,\sum_step_5_reg_n_78_[0] ,\sum_step_5_reg_n_79_[0] ,\sum_step_5_reg_n_80_[0] ,\sum_step_5_reg_n_81_[0] ,\sum_step_5_reg_n_82_[0] ,\sum_step_5_reg_n_83_[0] ,\sum_step_5_reg_n_84_[0] ,\sum_step_5_reg_n_85_[0] ,\sum_step_5_reg_n_86_[0] ,\sum_step_5_reg_n_87_[0] ,\sum_step_5_reg_n_88_[0] ,\sum_step_5_reg_n_89_[0] ,\sum_step_5_reg_n_90_[0] ,\sum_step_5_reg_n_91_[0] ,\sum_step_5_reg_n_92_[0] ,\sum_step_5_reg_n_93_[0] ,\sum_step_5_reg_n_94_[0] ,\sum_step_5_reg_n_95_[0] ,\sum_step_5_reg_n_96_[0] ,\sum_step_5_reg_n_97_[0] ,\sum_step_5_reg_n_98_[0] ,\sum_step_5_reg_n_99_[0] ,\sum_step_5_reg_n_100_[0] ,\sum_step_5_reg_n_101_[0] ,\sum_step_5_reg_n_102_[0] ,\sum_step_5_reg_n_103_[0] ,\sum_step_5_reg_n_104_[0] ,\sum_step_5_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_sum_step_5_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_sum_step_5_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\sum_step_4_reg_n_106_[2] ,\sum_step_4_reg_n_107_[2] ,\sum_step_4_reg_n_108_[2] ,\sum_step_4_reg_n_109_[2] ,\sum_step_4_reg_n_110_[2] ,\sum_step_4_reg_n_111_[2] ,\sum_step_4_reg_n_112_[2] ,\sum_step_4_reg_n_113_[2] ,\sum_step_4_reg_n_114_[2] ,\sum_step_4_reg_n_115_[2] ,\sum_step_4_reg_n_116_[2] ,\sum_step_4_reg_n_117_[2] ,\sum_step_4_reg_n_118_[2] ,\sum_step_4_reg_n_119_[2] ,\sum_step_4_reg_n_120_[2] ,\sum_step_4_reg_n_121_[2] ,\sum_step_4_reg_n_122_[2] ,\sum_step_4_reg_n_123_[2] ,\sum_step_4_reg_n_124_[2] ,\sum_step_4_reg_n_125_[2] ,\sum_step_4_reg_n_126_[2] ,\sum_step_4_reg_n_127_[2] ,\sum_step_4_reg_n_128_[2] ,\sum_step_4_reg_n_129_[2] ,\sum_step_4_reg_n_130_[2] ,\sum_step_4_reg_n_131_[2] ,\sum_step_4_reg_n_132_[2] ,\sum_step_4_reg_n_133_[2] ,\sum_step_4_reg_n_134_[2] ,\sum_step_4_reg_n_135_[2] ,\sum_step_4_reg_n_136_[2] ,\sum_step_4_reg_n_137_[2] ,\sum_step_4_reg_n_138_[2] ,\sum_step_4_reg_n_139_[2] ,\sum_step_4_reg_n_140_[2] ,\sum_step_4_reg_n_141_[2] ,\sum_step_4_reg_n_142_[2] ,\sum_step_4_reg_n_143_[2] ,\sum_step_4_reg_n_144_[2] ,\sum_step_4_reg_n_145_[2] ,\sum_step_4_reg_n_146_[2] ,\sum_step_4_reg_n_147_[2] ,\sum_step_4_reg_n_148_[2] ,\sum_step_4_reg_n_149_[2] ,\sum_step_4_reg_n_150_[2] ,\sum_step_4_reg_n_151_[2] ,\sum_step_4_reg_n_152_[2] ,\sum_step_4_reg_n_153_[2] }),
        .PCOUT(\NLW_sum_step_5_reg[0]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_sum_step_5_reg[0]_UNDERFLOW_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][0] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][3]_i_1_n_7 ),
        .Q(\sum_step_5_reg[1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][10] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][11]_i_1_n_5 ),
        .Q(\sum_step_5_reg[1] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][11] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][11]_i_1_n_4 ),
        .Q(\sum_step_5_reg[1] [11]),
        .R(1'b0));
  CARRY4 \sum_step_5_reg[1][11]_i_1 
       (.CI(\sum_step_5_reg[1][7]_i_1_n_0 ),
        .CO({\sum_step_5_reg[1][11]_i_1_n_0 ,\sum_step_5_reg[1][11]_i_1_n_1 ,\sum_step_5_reg[1][11]_i_1_n_2 ,\sum_step_5_reg[1][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sum_step_4_reg[3] [11:8]),
        .O({\sum_step_5_reg[1][11]_i_1_n_4 ,\sum_step_5_reg[1][11]_i_1_n_5 ,\sum_step_5_reg[1][11]_i_1_n_6 ,\sum_step_5_reg[1][11]_i_1_n_7 }),
        .S({\sum_step_5[1][11]_i_2_n_0 ,\sum_step_5[1][11]_i_3_n_0 ,\sum_step_5[1][11]_i_4_n_0 ,\sum_step_5[1][11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][12] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][15]_i_1_n_7 ),
        .Q(\sum_step_5_reg[1] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][13] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][15]_i_1_n_6 ),
        .Q(\sum_step_5_reg[1] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][14] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][15]_i_1_n_5 ),
        .Q(\sum_step_5_reg[1] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][15] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][15]_i_1_n_4 ),
        .Q(\sum_step_5_reg[1] [15]),
        .R(1'b0));
  CARRY4 \sum_step_5_reg[1][15]_i_1 
       (.CI(\sum_step_5_reg[1][11]_i_1_n_0 ),
        .CO({\sum_step_5_reg[1][15]_i_1_n_0 ,\sum_step_5_reg[1][15]_i_1_n_1 ,\sum_step_5_reg[1][15]_i_1_n_2 ,\sum_step_5_reg[1][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sum_step_4_reg[3] [15:12]),
        .O({\sum_step_5_reg[1][15]_i_1_n_4 ,\sum_step_5_reg[1][15]_i_1_n_5 ,\sum_step_5_reg[1][15]_i_1_n_6 ,\sum_step_5_reg[1][15]_i_1_n_7 }),
        .S({\sum_step_5[1][15]_i_2_n_0 ,\sum_step_5[1][15]_i_3_n_0 ,\sum_step_5[1][15]_i_4_n_0 ,\sum_step_5[1][15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][16] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][19]_i_1_n_7 ),
        .Q(\sum_step_5_reg[1] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][17] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][19]_i_1_n_6 ),
        .Q(\sum_step_5_reg[1] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][18] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][19]_i_1_n_5 ),
        .Q(\sum_step_5_reg[1] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][19] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][19]_i_1_n_4 ),
        .Q(\sum_step_5_reg[1] [19]),
        .R(1'b0));
  CARRY4 \sum_step_5_reg[1][19]_i_1 
       (.CI(\sum_step_5_reg[1][15]_i_1_n_0 ),
        .CO({\sum_step_5_reg[1][19]_i_1_n_0 ,\sum_step_5_reg[1][19]_i_1_n_1 ,\sum_step_5_reg[1][19]_i_1_n_2 ,\sum_step_5_reg[1][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sum_step_4_reg[3] [19:16]),
        .O({\sum_step_5_reg[1][19]_i_1_n_4 ,\sum_step_5_reg[1][19]_i_1_n_5 ,\sum_step_5_reg[1][19]_i_1_n_6 ,\sum_step_5_reg[1][19]_i_1_n_7 }),
        .S({\sum_step_5[1][19]_i_2_n_0 ,\sum_step_5[1][19]_i_3_n_0 ,\sum_step_5[1][19]_i_4_n_0 ,\sum_step_5[1][19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][1] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][3]_i_1_n_6 ),
        .Q(\sum_step_5_reg[1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][20] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][23]_i_1_n_7 ),
        .Q(\sum_step_5_reg[1] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][21] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][23]_i_1_n_6 ),
        .Q(\sum_step_5_reg[1] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][22] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][23]_i_1_n_5 ),
        .Q(\sum_step_5_reg[1] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][23] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][23]_i_1_n_4 ),
        .Q(\sum_step_5_reg[1] [23]),
        .R(1'b0));
  CARRY4 \sum_step_5_reg[1][23]_i_1 
       (.CI(\sum_step_5_reg[1][19]_i_1_n_0 ),
        .CO({\sum_step_5_reg[1][23]_i_1_n_0 ,\sum_step_5_reg[1][23]_i_1_n_1 ,\sum_step_5_reg[1][23]_i_1_n_2 ,\sum_step_5_reg[1][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sum_step_4_reg[3] [23:20]),
        .O({\sum_step_5_reg[1][23]_i_1_n_4 ,\sum_step_5_reg[1][23]_i_1_n_5 ,\sum_step_5_reg[1][23]_i_1_n_6 ,\sum_step_5_reg[1][23]_i_1_n_7 }),
        .S({\sum_step_5[1][23]_i_2_n_0 ,\sum_step_5[1][23]_i_3_n_0 ,\sum_step_5[1][23]_i_4_n_0 ,\sum_step_5[1][23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][24] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][27]_i_1_n_7 ),
        .Q(\sum_step_5_reg[1] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][25] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][27]_i_1_n_6 ),
        .Q(\sum_step_5_reg[1] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][26] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][27]_i_1_n_5 ),
        .Q(\sum_step_5_reg[1] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][27] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][27]_i_1_n_4 ),
        .Q(\sum_step_5_reg[1] [27]),
        .R(1'b0));
  CARRY4 \sum_step_5_reg[1][27]_i_1 
       (.CI(\sum_step_5_reg[1][23]_i_1_n_0 ),
        .CO({\sum_step_5_reg[1][27]_i_1_n_0 ,\sum_step_5_reg[1][27]_i_1_n_1 ,\sum_step_5_reg[1][27]_i_1_n_2 ,\sum_step_5_reg[1][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sum_step_4_reg[3] [27:24]),
        .O({\sum_step_5_reg[1][27]_i_1_n_4 ,\sum_step_5_reg[1][27]_i_1_n_5 ,\sum_step_5_reg[1][27]_i_1_n_6 ,\sum_step_5_reg[1][27]_i_1_n_7 }),
        .S({\sum_step_5[1][27]_i_2_n_0 ,\sum_step_5[1][27]_i_3_n_0 ,\sum_step_5[1][27]_i_4_n_0 ,\sum_step_5[1][27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][28] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][31]_i_1_n_7 ),
        .Q(\sum_step_5_reg[1] [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][29] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][31]_i_1_n_6 ),
        .Q(\sum_step_5_reg[1] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][2] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][3]_i_1_n_5 ),
        .Q(\sum_step_5_reg[1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][30] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][31]_i_1_n_5 ),
        .Q(\sum_step_5_reg[1] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][31] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][31]_i_1_n_4 ),
        .Q(\sum_step_5_reg[1] [31]),
        .R(1'b0));
  CARRY4 \sum_step_5_reg[1][31]_i_1 
       (.CI(\sum_step_5_reg[1][27]_i_1_n_0 ),
        .CO({\NLW_sum_step_5_reg[1][31]_i_1_CO_UNCONNECTED [3],\sum_step_5_reg[1][31]_i_1_n_1 ,\sum_step_5_reg[1][31]_i_1_n_2 ,\sum_step_5_reg[1][31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_step_4_reg[3] [30:28]}),
        .O({\sum_step_5_reg[1][31]_i_1_n_4 ,\sum_step_5_reg[1][31]_i_1_n_5 ,\sum_step_5_reg[1][31]_i_1_n_6 ,\sum_step_5_reg[1][31]_i_1_n_7 }),
        .S({\sum_step_5[1][31]_i_2_n_0 ,\sum_step_5[1][31]_i_3_n_0 ,\sum_step_5[1][31]_i_4_n_0 ,\sum_step_5[1][31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][3] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][3]_i_1_n_4 ),
        .Q(\sum_step_5_reg[1] [3]),
        .R(1'b0));
  CARRY4 \sum_step_5_reg[1][3]_i_1 
       (.CI(1'b0),
        .CO({\sum_step_5_reg[1][3]_i_1_n_0 ,\sum_step_5_reg[1][3]_i_1_n_1 ,\sum_step_5_reg[1][3]_i_1_n_2 ,\sum_step_5_reg[1][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sum_step_4_reg[3] [3:0]),
        .O({\sum_step_5_reg[1][3]_i_1_n_4 ,\sum_step_5_reg[1][3]_i_1_n_5 ,\sum_step_5_reg[1][3]_i_1_n_6 ,\sum_step_5_reg[1][3]_i_1_n_7 }),
        .S({\sum_step_5[1][3]_i_2_n_0 ,\sum_step_5[1][3]_i_3_n_0 ,\sum_step_5[1][3]_i_4_n_0 ,\sum_step_5[1][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][4] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][7]_i_1_n_7 ),
        .Q(\sum_step_5_reg[1] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][5] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][7]_i_1_n_6 ),
        .Q(\sum_step_5_reg[1] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][6] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][7]_i_1_n_5 ),
        .Q(\sum_step_5_reg[1] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][7] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][7]_i_1_n_4 ),
        .Q(\sum_step_5_reg[1] [7]),
        .R(1'b0));
  CARRY4 \sum_step_5_reg[1][7]_i_1 
       (.CI(\sum_step_5_reg[1][3]_i_1_n_0 ),
        .CO({\sum_step_5_reg[1][7]_i_1_n_0 ,\sum_step_5_reg[1][7]_i_1_n_1 ,\sum_step_5_reg[1][7]_i_1_n_2 ,\sum_step_5_reg[1][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sum_step_4_reg[3] [7:4]),
        .O({\sum_step_5_reg[1][7]_i_1_n_4 ,\sum_step_5_reg[1][7]_i_1_n_5 ,\sum_step_5_reg[1][7]_i_1_n_6 ,\sum_step_5_reg[1][7]_i_1_n_7 }),
        .S({\sum_step_5[1][7]_i_2_n_0 ,\sum_step_5[1][7]_i_3_n_0 ,\sum_step_5[1][7]_i_4_n_0 ,\sum_step_5[1][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][8] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][11]_i_1_n_7 ),
        .Q(\sum_step_5_reg[1] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_step_5_reg[1][9] 
       (.C(clk),
        .CE(reset),
        .D(\sum_step_5_reg[1][11]_i_1_n_6 ),
        .Q(\sum_step_5_reg[1] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[11]_i_2 
       (.I0(\sum_step_5_reg_n_94_[0] ),
        .I1(\sum_step_5_reg[1] [11]),
        .O(\sum_value[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[11]_i_3 
       (.I0(\sum_step_5_reg_n_95_[0] ),
        .I1(\sum_step_5_reg[1] [10]),
        .O(\sum_value[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[11]_i_4 
       (.I0(\sum_step_5_reg_n_96_[0] ),
        .I1(\sum_step_5_reg[1] [9]),
        .O(\sum_value[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[11]_i_5 
       (.I0(\sum_step_5_reg_n_97_[0] ),
        .I1(\sum_step_5_reg[1] [8]),
        .O(\sum_value[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[15]_i_2 
       (.I0(\sum_step_5_reg_n_90_[0] ),
        .I1(\sum_step_5_reg[1] [15]),
        .O(\sum_value[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[15]_i_3 
       (.I0(\sum_step_5_reg_n_91_[0] ),
        .I1(\sum_step_5_reg[1] [14]),
        .O(\sum_value[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[15]_i_4 
       (.I0(\sum_step_5_reg_n_92_[0] ),
        .I1(\sum_step_5_reg[1] [13]),
        .O(\sum_value[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[15]_i_5 
       (.I0(\sum_step_5_reg_n_93_[0] ),
        .I1(\sum_step_5_reg[1] [12]),
        .O(\sum_value[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[19]_i_2 
       (.I0(\sum_step_5_reg_n_86_[0] ),
        .I1(\sum_step_5_reg[1] [19]),
        .O(\sum_value[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[19]_i_3 
       (.I0(\sum_step_5_reg_n_87_[0] ),
        .I1(\sum_step_5_reg[1] [18]),
        .O(\sum_value[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[19]_i_4 
       (.I0(\sum_step_5_reg_n_88_[0] ),
        .I1(\sum_step_5_reg[1] [17]),
        .O(\sum_value[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[19]_i_5 
       (.I0(\sum_step_5_reg_n_89_[0] ),
        .I1(\sum_step_5_reg[1] [16]),
        .O(\sum_value[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[23]_i_2 
       (.I0(\sum_step_5_reg_n_82_[0] ),
        .I1(\sum_step_5_reg[1] [23]),
        .O(\sum_value[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[23]_i_3 
       (.I0(\sum_step_5_reg_n_83_[0] ),
        .I1(\sum_step_5_reg[1] [22]),
        .O(\sum_value[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[23]_i_4 
       (.I0(\sum_step_5_reg_n_84_[0] ),
        .I1(\sum_step_5_reg[1] [21]),
        .O(\sum_value[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[23]_i_5 
       (.I0(\sum_step_5_reg_n_85_[0] ),
        .I1(\sum_step_5_reg[1] [20]),
        .O(\sum_value[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[27]_i_2 
       (.I0(\sum_step_5_reg_n_78_[0] ),
        .I1(\sum_step_5_reg[1] [27]),
        .O(\sum_value[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[27]_i_3 
       (.I0(\sum_step_5_reg_n_79_[0] ),
        .I1(\sum_step_5_reg[1] [26]),
        .O(\sum_value[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[27]_i_4 
       (.I0(\sum_step_5_reg_n_80_[0] ),
        .I1(\sum_step_5_reg[1] [25]),
        .O(\sum_value[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[27]_i_5 
       (.I0(\sum_step_5_reg_n_81_[0] ),
        .I1(\sum_step_5_reg[1] [24]),
        .O(\sum_value[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[31]_i_2 
       (.I0(\sum_step_5_reg_n_74_[0] ),
        .I1(\sum_step_5_reg[1] [31]),
        .O(\sum_value[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[31]_i_3 
       (.I0(\sum_step_5_reg_n_75_[0] ),
        .I1(\sum_step_5_reg[1] [30]),
        .O(\sum_value[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[31]_i_4 
       (.I0(\sum_step_5_reg_n_76_[0] ),
        .I1(\sum_step_5_reg[1] [29]),
        .O(\sum_value[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[31]_i_5 
       (.I0(\sum_step_5_reg_n_77_[0] ),
        .I1(\sum_step_5_reg[1] [28]),
        .O(\sum_value[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[3]_i_2 
       (.I0(\sum_step_5_reg_n_102_[0] ),
        .I1(\sum_step_5_reg[1] [3]),
        .O(\sum_value[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[3]_i_3 
       (.I0(\sum_step_5_reg_n_103_[0] ),
        .I1(\sum_step_5_reg[1] [2]),
        .O(\sum_value[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[3]_i_4 
       (.I0(\sum_step_5_reg_n_104_[0] ),
        .I1(\sum_step_5_reg[1] [1]),
        .O(\sum_value[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[3]_i_5 
       (.I0(\sum_step_5_reg_n_105_[0] ),
        .I1(\sum_step_5_reg[1] [0]),
        .O(\sum_value[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[7]_i_2 
       (.I0(\sum_step_5_reg_n_98_[0] ),
        .I1(\sum_step_5_reg[1] [7]),
        .O(\sum_value[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[7]_i_3 
       (.I0(\sum_step_5_reg_n_99_[0] ),
        .I1(\sum_step_5_reg[1] [6]),
        .O(\sum_value[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[7]_i_4 
       (.I0(\sum_step_5_reg_n_100_[0] ),
        .I1(\sum_step_5_reg[1] [5]),
        .O(\sum_value[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sum_value[7]_i_5 
       (.I0(\sum_step_5_reg_n_101_[0] ),
        .I1(\sum_step_5_reg[1] [4]),
        .O(\sum_value[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[0] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[3]_i_1_n_7 ),
        .Q(sum_value[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[10] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[11]_i_1_n_5 ),
        .Q(sum_value[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[11] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[11]_i_1_n_4 ),
        .Q(sum_value[11]),
        .R(1'b0));
  CARRY4 \sum_value_reg[11]_i_1 
       (.CI(\sum_value_reg[7]_i_1_n_0 ),
        .CO({\sum_value_reg[11]_i_1_n_0 ,\sum_value_reg[11]_i_1_n_1 ,\sum_value_reg[11]_i_1_n_2 ,\sum_value_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_step_5_reg_n_94_[0] ,\sum_step_5_reg_n_95_[0] ,\sum_step_5_reg_n_96_[0] ,\sum_step_5_reg_n_97_[0] }),
        .O({\sum_value_reg[11]_i_1_n_4 ,\sum_value_reg[11]_i_1_n_5 ,\sum_value_reg[11]_i_1_n_6 ,\sum_value_reg[11]_i_1_n_7 }),
        .S({\sum_value[11]_i_2_n_0 ,\sum_value[11]_i_3_n_0 ,\sum_value[11]_i_4_n_0 ,\sum_value[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[12] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[15]_i_1_n_7 ),
        .Q(sum_value[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[13] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[15]_i_1_n_6 ),
        .Q(sum_value[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[14] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[15]_i_1_n_5 ),
        .Q(sum_value[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[15] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[15]_i_1_n_4 ),
        .Q(sum_value[15]),
        .R(1'b0));
  CARRY4 \sum_value_reg[15]_i_1 
       (.CI(\sum_value_reg[11]_i_1_n_0 ),
        .CO({\sum_value_reg[15]_i_1_n_0 ,\sum_value_reg[15]_i_1_n_1 ,\sum_value_reg[15]_i_1_n_2 ,\sum_value_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_step_5_reg_n_90_[0] ,\sum_step_5_reg_n_91_[0] ,\sum_step_5_reg_n_92_[0] ,\sum_step_5_reg_n_93_[0] }),
        .O({\sum_value_reg[15]_i_1_n_4 ,\sum_value_reg[15]_i_1_n_5 ,\sum_value_reg[15]_i_1_n_6 ,\sum_value_reg[15]_i_1_n_7 }),
        .S({\sum_value[15]_i_2_n_0 ,\sum_value[15]_i_3_n_0 ,\sum_value[15]_i_4_n_0 ,\sum_value[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[16] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[19]_i_1_n_7 ),
        .Q(sum_value[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[17] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[19]_i_1_n_6 ),
        .Q(sum_value[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[18] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[19]_i_1_n_5 ),
        .Q(sum_value[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[19] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[19]_i_1_n_4 ),
        .Q(sum_value[19]),
        .R(1'b0));
  CARRY4 \sum_value_reg[19]_i_1 
       (.CI(\sum_value_reg[15]_i_1_n_0 ),
        .CO({\sum_value_reg[19]_i_1_n_0 ,\sum_value_reg[19]_i_1_n_1 ,\sum_value_reg[19]_i_1_n_2 ,\sum_value_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_step_5_reg_n_86_[0] ,\sum_step_5_reg_n_87_[0] ,\sum_step_5_reg_n_88_[0] ,\sum_step_5_reg_n_89_[0] }),
        .O({\sum_value_reg[19]_i_1_n_4 ,\sum_value_reg[19]_i_1_n_5 ,\sum_value_reg[19]_i_1_n_6 ,\sum_value_reg[19]_i_1_n_7 }),
        .S({\sum_value[19]_i_2_n_0 ,\sum_value[19]_i_3_n_0 ,\sum_value[19]_i_4_n_0 ,\sum_value[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[1] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[3]_i_1_n_6 ),
        .Q(sum_value[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[20] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[23]_i_1_n_7 ),
        .Q(sum_value[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[21] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[23]_i_1_n_6 ),
        .Q(sum_value[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[22] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[23]_i_1_n_5 ),
        .Q(sum_value[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[23] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[23]_i_1_n_4 ),
        .Q(sum_value[23]),
        .R(1'b0));
  CARRY4 \sum_value_reg[23]_i_1 
       (.CI(\sum_value_reg[19]_i_1_n_0 ),
        .CO({\sum_value_reg[23]_i_1_n_0 ,\sum_value_reg[23]_i_1_n_1 ,\sum_value_reg[23]_i_1_n_2 ,\sum_value_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_step_5_reg_n_82_[0] ,\sum_step_5_reg_n_83_[0] ,\sum_step_5_reg_n_84_[0] ,\sum_step_5_reg_n_85_[0] }),
        .O({\sum_value_reg[23]_i_1_n_4 ,\sum_value_reg[23]_i_1_n_5 ,\sum_value_reg[23]_i_1_n_6 ,\sum_value_reg[23]_i_1_n_7 }),
        .S({\sum_value[23]_i_2_n_0 ,\sum_value[23]_i_3_n_0 ,\sum_value[23]_i_4_n_0 ,\sum_value[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[24] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[27]_i_1_n_7 ),
        .Q(sum_value[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[25] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[27]_i_1_n_6 ),
        .Q(sum_value[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[26] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[27]_i_1_n_5 ),
        .Q(sum_value[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[27] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[27]_i_1_n_4 ),
        .Q(sum_value[27]),
        .R(1'b0));
  CARRY4 \sum_value_reg[27]_i_1 
       (.CI(\sum_value_reg[23]_i_1_n_0 ),
        .CO({\sum_value_reg[27]_i_1_n_0 ,\sum_value_reg[27]_i_1_n_1 ,\sum_value_reg[27]_i_1_n_2 ,\sum_value_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_step_5_reg_n_78_[0] ,\sum_step_5_reg_n_79_[0] ,\sum_step_5_reg_n_80_[0] ,\sum_step_5_reg_n_81_[0] }),
        .O({\sum_value_reg[27]_i_1_n_4 ,\sum_value_reg[27]_i_1_n_5 ,\sum_value_reg[27]_i_1_n_6 ,\sum_value_reg[27]_i_1_n_7 }),
        .S({\sum_value[27]_i_2_n_0 ,\sum_value[27]_i_3_n_0 ,\sum_value[27]_i_4_n_0 ,\sum_value[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[28] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[31]_i_1_n_7 ),
        .Q(sum_value[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[29] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[31]_i_1_n_6 ),
        .Q(sum_value[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[2] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[3]_i_1_n_5 ),
        .Q(sum_value[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[30] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[31]_i_1_n_5 ),
        .Q(sum_value[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[31] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[31]_i_1_n_4 ),
        .Q(sum_value[31]),
        .R(1'b0));
  CARRY4 \sum_value_reg[31]_i_1 
       (.CI(\sum_value_reg[27]_i_1_n_0 ),
        .CO({\NLW_sum_value_reg[31]_i_1_CO_UNCONNECTED [3],\sum_value_reg[31]_i_1_n_1 ,\sum_value_reg[31]_i_1_n_2 ,\sum_value_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sum_step_5_reg_n_75_[0] ,\sum_step_5_reg_n_76_[0] ,\sum_step_5_reg_n_77_[0] }),
        .O({\sum_value_reg[31]_i_1_n_4 ,\sum_value_reg[31]_i_1_n_5 ,\sum_value_reg[31]_i_1_n_6 ,\sum_value_reg[31]_i_1_n_7 }),
        .S({\sum_value[31]_i_2_n_0 ,\sum_value[31]_i_3_n_0 ,\sum_value[31]_i_4_n_0 ,\sum_value[31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[3] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[3]_i_1_n_4 ),
        .Q(sum_value[3]),
        .R(1'b0));
  CARRY4 \sum_value_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum_value_reg[3]_i_1_n_0 ,\sum_value_reg[3]_i_1_n_1 ,\sum_value_reg[3]_i_1_n_2 ,\sum_value_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_step_5_reg_n_102_[0] ,\sum_step_5_reg_n_103_[0] ,\sum_step_5_reg_n_104_[0] ,\sum_step_5_reg_n_105_[0] }),
        .O({\sum_value_reg[3]_i_1_n_4 ,\sum_value_reg[3]_i_1_n_5 ,\sum_value_reg[3]_i_1_n_6 ,\sum_value_reg[3]_i_1_n_7 }),
        .S({\sum_value[3]_i_2_n_0 ,\sum_value[3]_i_3_n_0 ,\sum_value[3]_i_4_n_0 ,\sum_value[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[4] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[7]_i_1_n_7 ),
        .Q(sum_value[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[5] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[7]_i_1_n_6 ),
        .Q(sum_value[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[6] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[7]_i_1_n_5 ),
        .Q(sum_value[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[7] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[7]_i_1_n_4 ),
        .Q(sum_value[7]),
        .R(1'b0));
  CARRY4 \sum_value_reg[7]_i_1 
       (.CI(\sum_value_reg[3]_i_1_n_0 ),
        .CO({\sum_value_reg[7]_i_1_n_0 ,\sum_value_reg[7]_i_1_n_1 ,\sum_value_reg[7]_i_1_n_2 ,\sum_value_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sum_step_5_reg_n_98_[0] ,\sum_step_5_reg_n_99_[0] ,\sum_step_5_reg_n_100_[0] ,\sum_step_5_reg_n_101_[0] }),
        .O({\sum_value_reg[7]_i_1_n_4 ,\sum_value_reg[7]_i_1_n_5 ,\sum_value_reg[7]_i_1_n_6 ,\sum_value_reg[7]_i_1_n_7 }),
        .S({\sum_value[7]_i_2_n_0 ,\sum_value[7]_i_3_n_0 ,\sum_value[7]_i_4_n_0 ,\sum_value[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[8] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[11]_i_1_n_7 ),
        .Q(sum_value[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sum_value_reg[9] 
       (.C(clk),
        .CE(reset),
        .D(\sum_value_reg[11]_i_1_n_6 ),
        .Q(sum_value[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "calc_module" *) 
module ReSampler_calc_module
   (p_0_in,
    Q,
    \story_reg[1][7] ,
    E,
    \story_reg[2][7] ,
    \story_reg[3][7] ,
    \story_reg[4][7] ,
    \story_reg[5][7] ,
    \story_reg[6][7] ,
    \story_reg[7][7] ,
    \story_reg[8][7] ,
    \story_reg[9][7] ,
    \story_reg[10][7] ,
    \story_reg[11][7] ,
    \story_reg[12][7] ,
    \story_reg[13][7] ,
    \story_reg[14][7] ,
    \story_reg[15][7] ,
    \story_reg[16][7] ,
    \story_reg[17][7] ,
    \story_reg[18][7] ,
    \story_reg[19][7] ,
    \story_reg[20][7] ,
    \story_reg[21][7] ,
    \story_reg[22][7] ,
    \story_reg[23][7] ,
    \story_reg[24][7] ,
    \story_reg[25][7] ,
    \story_reg[26][7] ,
    \story_reg[27][7] ,
    \story_reg[28][7] ,
    \story_reg[29][7] ,
    \story_reg[30][7] ,
    \story_reg[31][7] ,
    \story_reg[32][7] ,
    \story_reg[33][7] ,
    \story_reg[34][7] ,
    \story_reg[35][7] ,
    \story_reg[36][7] ,
    \story_reg[37][7] ,
    \story_reg[38][7] ,
    \story_reg[39][7] ,
    \story_reg[40][7] ,
    \story_reg[41][7] ,
    \story_reg[42][7] ,
    \story_reg[43][7] ,
    \story_reg[44][7] ,
    \story_reg[45][7] ,
    \story_reg[46][7] ,
    \story_reg[47][7] ,
    \story_reg[48][7] ,
    \story_reg[49][7] ,
    \story_reg[50][7] ,
    \story_reg[51][7] ,
    \story_reg[52][7] ,
    \story_reg[53][7] ,
    \story_reg[54][7] ,
    \coeff_out_s_reg[26] ,
    \coeff_out_s_reg[40] ,
    \coeff_out_s_reg[12] ,
    \coeff_out_s_reg[47] ,
    \coeff_out_s_reg[19] ,
    \coeff_out_s_reg[33] ,
    \coeff_out_s_reg[5] ,
    \coeff_out_s_reg[50] ,
    \coeff_out_s_reg[22] ,
    \coeff_out_s_reg[36] ,
    \coeff_out_s_reg[8] ,
    \coeff_out_s_reg[43] ,
    \coeff_out_s_reg[15] ,
    \coeff_out_s_reg[29] ,
    \coeff_out_s_reg[1] ,
    \coeff_out_s_reg[52] ,
    \coeff_out_s_reg[24] ,
    \coeff_out_s_reg[38] ,
    \coeff_out_s_reg[10] ,
    \coeff_out_s_reg[45] ,
    \coeff_out_s_reg[17] ,
    \coeff_out_s_reg[31] ,
    \coeff_out_s_reg[3] ,
    \coeff_out_s_reg[55] ,
    \mult_data_reg[55] ,
    \coeff_out_s_reg[27] ,
    \coeff_out_s_reg[41] ,
    \coeff_out_s_reg[13] ,
    \coeff_out_s_reg[48] ,
    \coeff_out_s_reg[20] ,
    \coeff_out_s_reg[34] ,
    \coeff_out_s_reg[6] ,
    \coeff_out_s_reg[51] ,
    \coeff_out_s_reg[23] ,
    \coeff_out_s_reg[37] ,
    \coeff_out_s_reg[9] ,
    \coeff_out_s_reg[44] ,
    \coeff_out_s_reg[16] ,
    \coeff_out_s_reg[30] ,
    \coeff_out_s_reg[2] ,
    \coeff_out_s_reg[53] ,
    \coeff_out_s_reg[25] ,
    \coeff_out_s_reg[39] ,
    \coeff_out_s_reg[11] ,
    \coeff_out_s_reg[46] ,
    \coeff_out_s_reg[18] ,
    \coeff_out_s_reg[32] ,
    \coeff_out_s_reg[4] ,
    \coeff_out_s_reg[49] ,
    \coeff_out_s_reg[21] ,
    \coeff_out_s_reg[35] ,
    \coeff_out_s_reg[7] ,
    \coeff_out_s_reg[42] ,
    \coeff_out_s_reg[14] ,
    \coeff_out_s_reg[28] ,
    \coeff_out_s_reg[0] ,
    valid_i,
    valid_in,
    clk,
    FOE,
    ERD,
    reset,
    WR_CONT,
    Data_in);
  output p_0_in;
  output [9:0]Q;
  output [7:0]\story_reg[1][7] ;
  output [0:0]E;
  output [7:0]\story_reg[2][7] ;
  output [7:0]\story_reg[3][7] ;
  output [7:0]\story_reg[4][7] ;
  output [7:0]\story_reg[5][7] ;
  output [7:0]\story_reg[6][7] ;
  output [7:0]\story_reg[7][7] ;
  output [7:0]\story_reg[8][7] ;
  output [7:0]\story_reg[9][7] ;
  output [7:0]\story_reg[10][7] ;
  output [7:0]\story_reg[11][7] ;
  output [7:0]\story_reg[12][7] ;
  output [7:0]\story_reg[13][7] ;
  output [7:0]\story_reg[14][7] ;
  output [7:0]\story_reg[15][7] ;
  output [7:0]\story_reg[16][7] ;
  output [7:0]\story_reg[17][7] ;
  output [7:0]\story_reg[18][7] ;
  output [7:0]\story_reg[19][7] ;
  output [7:0]\story_reg[20][7] ;
  output [7:0]\story_reg[21][7] ;
  output [7:0]\story_reg[22][7] ;
  output [7:0]\story_reg[23][7] ;
  output [7:0]\story_reg[24][7] ;
  output [7:0]\story_reg[25][7] ;
  output [7:0]\story_reg[26][7] ;
  output [7:0]\story_reg[27][7] ;
  output [7:0]\story_reg[28][7] ;
  output [7:0]\story_reg[29][7] ;
  output [7:0]\story_reg[30][7] ;
  output [7:0]\story_reg[31][7] ;
  output [7:0]\story_reg[32][7] ;
  output [7:0]\story_reg[33][7] ;
  output [7:0]\story_reg[34][7] ;
  output [7:0]\story_reg[35][7] ;
  output [7:0]\story_reg[36][7] ;
  output [7:0]\story_reg[37][7] ;
  output [7:0]\story_reg[38][7] ;
  output [7:0]\story_reg[39][7] ;
  output [7:0]\story_reg[40][7] ;
  output [7:0]\story_reg[41][7] ;
  output [7:0]\story_reg[42][7] ;
  output [7:0]\story_reg[43][7] ;
  output [7:0]\story_reg[44][7] ;
  output [7:0]\story_reg[45][7] ;
  output [7:0]\story_reg[46][7] ;
  output [7:0]\story_reg[47][7] ;
  output [7:0]\story_reg[48][7] ;
  output [7:0]\story_reg[49][7] ;
  output [7:0]\story_reg[50][7] ;
  output [7:0]\story_reg[51][7] ;
  output [7:0]\story_reg[52][7] ;
  output [7:0]\story_reg[53][7] ;
  output [7:0]\story_reg[54][7] ;
  output [9:0]\coeff_out_s_reg[26] ;
  output [9:0]\coeff_out_s_reg[40] ;
  output [9:0]\coeff_out_s_reg[12] ;
  output [9:0]\coeff_out_s_reg[47] ;
  output [9:0]\coeff_out_s_reg[19] ;
  output [9:0]\coeff_out_s_reg[33] ;
  output [9:0]\coeff_out_s_reg[5] ;
  output [9:0]\coeff_out_s_reg[50] ;
  output [9:0]\coeff_out_s_reg[22] ;
  output [9:0]\coeff_out_s_reg[36] ;
  output [9:0]\coeff_out_s_reg[8] ;
  output [9:0]\coeff_out_s_reg[43] ;
  output [9:0]\coeff_out_s_reg[15] ;
  output [9:0]\coeff_out_s_reg[29] ;
  output [9:0]\coeff_out_s_reg[1] ;
  output [9:0]\coeff_out_s_reg[52] ;
  output [9:0]\coeff_out_s_reg[24] ;
  output [9:0]\coeff_out_s_reg[38] ;
  output [9:0]\coeff_out_s_reg[10] ;
  output [9:0]\coeff_out_s_reg[45] ;
  output [9:0]\coeff_out_s_reg[17] ;
  output [9:0]\coeff_out_s_reg[31] ;
  output [9:0]\coeff_out_s_reg[3] ;
  output [9:0]\coeff_out_s_reg[55] ;
  output [7:0]\mult_data_reg[55] ;
  output [9:0]\coeff_out_s_reg[27] ;
  output [9:0]\coeff_out_s_reg[41] ;
  output [9:0]\coeff_out_s_reg[13] ;
  output [9:0]\coeff_out_s_reg[48] ;
  output [9:0]\coeff_out_s_reg[20] ;
  output [9:0]\coeff_out_s_reg[34] ;
  output [9:0]\coeff_out_s_reg[6] ;
  output [9:0]\coeff_out_s_reg[51] ;
  output [9:0]\coeff_out_s_reg[23] ;
  output [9:0]\coeff_out_s_reg[37] ;
  output [9:0]\coeff_out_s_reg[9] ;
  output [9:0]\coeff_out_s_reg[44] ;
  output [9:0]\coeff_out_s_reg[16] ;
  output [9:0]\coeff_out_s_reg[30] ;
  output [9:0]\coeff_out_s_reg[2] ;
  output [9:0]\coeff_out_s_reg[53] ;
  output [9:0]\coeff_out_s_reg[25] ;
  output [9:0]\coeff_out_s_reg[39] ;
  output [9:0]\coeff_out_s_reg[11] ;
  output [9:0]\coeff_out_s_reg[46] ;
  output [9:0]\coeff_out_s_reg[18] ;
  output [9:0]\coeff_out_s_reg[32] ;
  output [9:0]\coeff_out_s_reg[4] ;
  output [9:0]\coeff_out_s_reg[49] ;
  output [9:0]\coeff_out_s_reg[21] ;
  output [9:0]\coeff_out_s_reg[35] ;
  output [9:0]\coeff_out_s_reg[7] ;
  output [9:0]\coeff_out_s_reg[42] ;
  output [9:0]\coeff_out_s_reg[14] ;
  output [9:0]\coeff_out_s_reg[28] ;
  output [9:0]\coeff_out_s_reg[0] ;
  output valid_i;
  input valid_in;
  input clk;
  input [41:0]FOE;
  input [9:0]ERD;
  input reset;
  input [2:0]WR_CONT;
  input [7:0]Data_in;

  wire CONT_PROC_n_10;
  wire CONT_PROC_n_11;
  wire CONT_PROC_n_12;
  wire CONT_PROC_n_13;
  wire CONT_PROC_n_14;
  wire CONT_PROC_n_15;
  wire CONT_PROC_n_16;
  wire CONT_PROC_n_17;
  wire CONT_PROC_n_18;
  wire CONT_PROC_n_19;
  wire CONT_PROC_n_20;
  wire CONT_PROC_n_21;
  wire CONT_PROC_n_22;
  wire CONT_PROC_n_23;
  wire CONT_PROC_n_24;
  wire CONT_PROC_n_25;
  wire CONT_PROC_n_26;
  wire CONT_PROC_n_27;
  wire CONT_PROC_n_28;
  wire CONT_PROC_n_29;
  wire CONT_PROC_n_3;
  wire CONT_PROC_n_30;
  wire CONT_PROC_n_31;
  wire CONT_PROC_n_32;
  wire CONT_PROC_n_33;
  wire CONT_PROC_n_34;
  wire CONT_PROC_n_35;
  wire CONT_PROC_n_36;
  wire CONT_PROC_n_4;
  wire CONT_PROC_n_5;
  wire CONT_PROC_n_6;
  wire CONT_PROC_n_7;
  wire CONT_PROC_n_8;
  wire CONT_PROC_n_9;
  wire [7:0]Data_in;
  wire [0:0]E;
  wire [9:0]ERD;
  wire [41:0]FOE;
  wire INDEX_PROC_n_11;
  wire INDEX_PROC_n_12;
  wire INDEX_PROC_n_13;
  wire INDEX_PROC_n_14;
  wire INDEX_PROC_n_15;
  wire INDEX_PROC_n_16;
  wire INDEX_PROC_n_17;
  wire INDEX_PROC_n_18;
  wire INDEX_PROC_n_19;
  wire INDEX_PROC_n_20;
  wire INDEX_PROC_n_21;
  wire INDEX_PROC_n_22;
  wire INDEX_PROC_n_23;
  wire INDEX_PROC_n_24;
  wire INDEX_PROC_n_25;
  wire INDEX_PROC_n_26;
  wire INDEX_PROC_n_27;
  wire INDEX_PROC_n_28;
  wire INDEX_PROC_n_29;
  wire INDEX_PROC_n_30;
  wire INDEX_PROC_n_31;
  wire INDEX_PROC_n_32;
  wire INDEX_PROC_n_33;
  wire INDEX_PROC_n_34;
  wire INDEX_PROC_n_35;
  wire INDEX_PROC_n_36;
  wire INDEX_PROC_n_37;
  wire INDEX_PROC_n_38;
  wire INDEX_PROC_n_39;
  wire INDEX_PROC_n_40;
  wire INDEX_PROC_n_41;
  wire INDEX_PROC_n_42;
  wire [9:0]Q;
  wire [2:0]WR_CONT;
  wire clk;
  wire [9:0]\coeff_out_s_reg[0] ;
  wire [9:0]\coeff_out_s_reg[10] ;
  wire [9:0]\coeff_out_s_reg[11] ;
  wire [9:0]\coeff_out_s_reg[12] ;
  wire [9:0]\coeff_out_s_reg[13] ;
  wire [9:0]\coeff_out_s_reg[14] ;
  wire [9:0]\coeff_out_s_reg[15] ;
  wire [9:0]\coeff_out_s_reg[16] ;
  wire [9:0]\coeff_out_s_reg[17] ;
  wire [9:0]\coeff_out_s_reg[18] ;
  wire [9:0]\coeff_out_s_reg[19] ;
  wire [9:0]\coeff_out_s_reg[1] ;
  wire [9:0]\coeff_out_s_reg[20] ;
  wire [9:0]\coeff_out_s_reg[21] ;
  wire [9:0]\coeff_out_s_reg[22] ;
  wire [9:0]\coeff_out_s_reg[23] ;
  wire [9:0]\coeff_out_s_reg[24] ;
  wire [9:0]\coeff_out_s_reg[25] ;
  wire [9:0]\coeff_out_s_reg[26] ;
  wire [9:0]\coeff_out_s_reg[27] ;
  wire [9:0]\coeff_out_s_reg[28] ;
  wire [9:0]\coeff_out_s_reg[29] ;
  wire [9:0]\coeff_out_s_reg[2] ;
  wire [9:0]\coeff_out_s_reg[30] ;
  wire [9:0]\coeff_out_s_reg[31] ;
  wire [9:0]\coeff_out_s_reg[32] ;
  wire [9:0]\coeff_out_s_reg[33] ;
  wire [9:0]\coeff_out_s_reg[34] ;
  wire [9:0]\coeff_out_s_reg[35] ;
  wire [9:0]\coeff_out_s_reg[36] ;
  wire [9:0]\coeff_out_s_reg[37] ;
  wire [9:0]\coeff_out_s_reg[38] ;
  wire [9:0]\coeff_out_s_reg[39] ;
  wire [9:0]\coeff_out_s_reg[3] ;
  wire [9:0]\coeff_out_s_reg[40] ;
  wire [9:0]\coeff_out_s_reg[41] ;
  wire [9:0]\coeff_out_s_reg[42] ;
  wire [9:0]\coeff_out_s_reg[43] ;
  wire [9:0]\coeff_out_s_reg[44] ;
  wire [9:0]\coeff_out_s_reg[45] ;
  wire [9:0]\coeff_out_s_reg[46] ;
  wire [9:0]\coeff_out_s_reg[47] ;
  wire [9:0]\coeff_out_s_reg[48] ;
  wire [9:0]\coeff_out_s_reg[49] ;
  wire [9:0]\coeff_out_s_reg[4] ;
  wire [9:0]\coeff_out_s_reg[50] ;
  wire [9:0]\coeff_out_s_reg[51] ;
  wire [9:0]\coeff_out_s_reg[52] ;
  wire [9:0]\coeff_out_s_reg[53] ;
  wire [9:0]\coeff_out_s_reg[55] ;
  wire [9:0]\coeff_out_s_reg[5] ;
  wire [9:0]\coeff_out_s_reg[6] ;
  wire [9:0]\coeff_out_s_reg[7] ;
  wire [9:0]\coeff_out_s_reg[8] ;
  wire [9:0]\coeff_out_s_reg[9] ;
  wire [2:0]cont;
  wire [2:0]cont1;
  wire [9:0]index0;
  wire [7:0]\mult_data_reg[55] ;
  wire p_0_in;
  wire reset;
  wire stop;
  wire stop1;
  wire [7:0]\story_reg[10][7] ;
  wire [7:0]\story_reg[11][7] ;
  wire [7:0]\story_reg[12][7] ;
  wire [7:0]\story_reg[13][7] ;
  wire [7:0]\story_reg[14][7] ;
  wire [7:0]\story_reg[15][7] ;
  wire [7:0]\story_reg[16][7] ;
  wire [7:0]\story_reg[17][7] ;
  wire [7:0]\story_reg[18][7] ;
  wire [7:0]\story_reg[19][7] ;
  wire [7:0]\story_reg[1][7] ;
  wire [7:0]\story_reg[20][7] ;
  wire [7:0]\story_reg[21][7] ;
  wire [7:0]\story_reg[22][7] ;
  wire [7:0]\story_reg[23][7] ;
  wire [7:0]\story_reg[24][7] ;
  wire [7:0]\story_reg[25][7] ;
  wire [7:0]\story_reg[26][7] ;
  wire [7:0]\story_reg[27][7] ;
  wire [7:0]\story_reg[28][7] ;
  wire [7:0]\story_reg[29][7] ;
  wire [7:0]\story_reg[2][7] ;
  wire [7:0]\story_reg[30][7] ;
  wire [7:0]\story_reg[31][7] ;
  wire [7:0]\story_reg[32][7] ;
  wire [7:0]\story_reg[33][7] ;
  wire [7:0]\story_reg[34][7] ;
  wire [7:0]\story_reg[35][7] ;
  wire [7:0]\story_reg[36][7] ;
  wire [7:0]\story_reg[37][7] ;
  wire [7:0]\story_reg[38][7] ;
  wire [7:0]\story_reg[39][7] ;
  wire [7:0]\story_reg[3][7] ;
  wire [7:0]\story_reg[40][7] ;
  wire [7:0]\story_reg[41][7] ;
  wire [7:0]\story_reg[42][7] ;
  wire [7:0]\story_reg[43][7] ;
  wire [7:0]\story_reg[44][7] ;
  wire [7:0]\story_reg[45][7] ;
  wire [7:0]\story_reg[46][7] ;
  wire [7:0]\story_reg[47][7] ;
  wire [7:0]\story_reg[48][7] ;
  wire [7:0]\story_reg[49][7] ;
  wire [7:0]\story_reg[4][7] ;
  wire [7:0]\story_reg[50][7] ;
  wire [7:0]\story_reg[51][7] ;
  wire [7:0]\story_reg[52][7] ;
  wire [7:0]\story_reg[53][7] ;
  wire [7:0]\story_reg[54][7] ;
  wire [7:0]\story_reg[5][7] ;
  wire [7:0]\story_reg[6][7] ;
  wire [7:0]\story_reg[7][7] ;
  wire [7:0]\story_reg[8][7] ;
  wire [7:0]\story_reg[9][7] ;
  wire valid_i;
  wire valid_in;
  wire valid_reg_n_0;

  ReSampler_counter CONT_PROC
       (.FOE(FOE[31:0]),
        .Q({stop,INDEX_PROC_n_11,INDEX_PROC_n_12,INDEX_PROC_n_13,INDEX_PROC_n_14,INDEX_PROC_n_15,INDEX_PROC_n_16,INDEX_PROC_n_17,INDEX_PROC_n_18,INDEX_PROC_n_19,INDEX_PROC_n_20,INDEX_PROC_n_21,INDEX_PROC_n_22,INDEX_PROC_n_23,INDEX_PROC_n_24,INDEX_PROC_n_25,INDEX_PROC_n_26,INDEX_PROC_n_27,INDEX_PROC_n_28,INDEX_PROC_n_29,INDEX_PROC_n_30,INDEX_PROC_n_31,INDEX_PROC_n_32,INDEX_PROC_n_33,INDEX_PROC_n_34,INDEX_PROC_n_35,INDEX_PROC_n_36,INDEX_PROC_n_37,INDEX_PROC_n_38,INDEX_PROC_n_39,INDEX_PROC_n_40,INDEX_PROC_n_41,INDEX_PROC_n_42}),
        .S({CONT_PROC_n_5,CONT_PROC_n_6,CONT_PROC_n_7,CONT_PROC_n_8}),
        .SR(p_0_in),
        .WR_CONT(WR_CONT),
        .clk(clk),
        .cont(cont),
        .\counter_reg[2]_0 (CONT_PROC_n_3),
        .\index_h_reg[11] ({CONT_PROC_n_13,CONT_PROC_n_14,CONT_PROC_n_15,CONT_PROC_n_16}),
        .\index_h_reg[15] ({CONT_PROC_n_17,CONT_PROC_n_18,CONT_PROC_n_19,CONT_PROC_n_20}),
        .\index_h_reg[19] ({CONT_PROC_n_21,CONT_PROC_n_22,CONT_PROC_n_23,CONT_PROC_n_24}),
        .\index_h_reg[23] ({CONT_PROC_n_25,CONT_PROC_n_26,CONT_PROC_n_27,CONT_PROC_n_28}),
        .\index_h_reg[27] ({CONT_PROC_n_29,CONT_PROC_n_30,CONT_PROC_n_31,CONT_PROC_n_32}),
        .\index_h_reg[31] ({CONT_PROC_n_33,CONT_PROC_n_34,CONT_PROC_n_35,CONT_PROC_n_36}),
        .\index_h_reg[3] (CONT_PROC_n_4),
        .\index_h_reg[7] ({CONT_PROC_n_9,CONT_PROC_n_10,CONT_PROC_n_11,CONT_PROC_n_12}));
  ReSampler_data_buffer DATA_PROC
       (.Data_in(Data_in),
        .E(E),
        .SR(p_0_in),
        .clk(clk),
        .\mult_data_reg[55] (\mult_data_reg[55] ),
        .reset(reset),
        .\story_reg[10][7]_0 (\story_reg[10][7] ),
        .\story_reg[11][7]_0 (\story_reg[11][7] ),
        .\story_reg[12][7]_0 (\story_reg[12][7] ),
        .\story_reg[13][7]_0 (\story_reg[13][7] ),
        .\story_reg[14][7]_0 (\story_reg[14][7] ),
        .\story_reg[15][7]_0 (\story_reg[15][7] ),
        .\story_reg[16][7]_0 (\story_reg[16][7] ),
        .\story_reg[17][7]_0 (\story_reg[17][7] ),
        .\story_reg[18][7]_0 (\story_reg[18][7] ),
        .\story_reg[19][7]_0 (\story_reg[19][7] ),
        .\story_reg[1][7]_0 (\story_reg[1][7] ),
        .\story_reg[20][7]_0 (\story_reg[20][7] ),
        .\story_reg[21][7]_0 (\story_reg[21][7] ),
        .\story_reg[22][7]_0 (\story_reg[22][7] ),
        .\story_reg[23][7]_0 (\story_reg[23][7] ),
        .\story_reg[24][7]_0 (\story_reg[24][7] ),
        .\story_reg[25][7]_0 (\story_reg[25][7] ),
        .\story_reg[26][7]_0 (\story_reg[26][7] ),
        .\story_reg[27][7]_0 (\story_reg[27][7] ),
        .\story_reg[28][7]_0 (\story_reg[28][7] ),
        .\story_reg[29][7]_0 (\story_reg[29][7] ),
        .\story_reg[2][7]_0 (\story_reg[2][7] ),
        .\story_reg[30][7]_0 (\story_reg[30][7] ),
        .\story_reg[31][7]_0 (\story_reg[31][7] ),
        .\story_reg[32][7]_0 (\story_reg[32][7] ),
        .\story_reg[33][7]_0 (\story_reg[33][7] ),
        .\story_reg[34][7]_0 (\story_reg[34][7] ),
        .\story_reg[35][7]_0 (\story_reg[35][7] ),
        .\story_reg[36][7]_0 (\story_reg[36][7] ),
        .\story_reg[37][7]_0 (\story_reg[37][7] ),
        .\story_reg[38][7]_0 (\story_reg[38][7] ),
        .\story_reg[39][7]_0 (\story_reg[39][7] ),
        .\story_reg[3][7]_0 (\story_reg[3][7] ),
        .\story_reg[40][7]_0 (\story_reg[40][7] ),
        .\story_reg[41][7]_0 (\story_reg[41][7] ),
        .\story_reg[42][7]_0 (\story_reg[42][7] ),
        .\story_reg[43][7]_0 (\story_reg[43][7] ),
        .\story_reg[44][7]_0 (\story_reg[44][7] ),
        .\story_reg[45][7]_0 (\story_reg[45][7] ),
        .\story_reg[46][7]_0 (\story_reg[46][7] ),
        .\story_reg[47][7]_0 (\story_reg[47][7] ),
        .\story_reg[48][7]_0 (\story_reg[48][7] ),
        .\story_reg[49][7]_0 (\story_reg[49][7] ),
        .\story_reg[4][7]_0 (\story_reg[4][7] ),
        .\story_reg[50][7]_0 (\story_reg[50][7] ),
        .\story_reg[51][7]_0 (\story_reg[51][7] ),
        .\story_reg[52][7]_0 (\story_reg[52][7] ),
        .\story_reg[53][7]_0 (\story_reg[53][7] ),
        .\story_reg[54][7]_0 (\story_reg[54][7] ),
        .\story_reg[5][7]_0 (\story_reg[5][7] ),
        .\story_reg[6][7]_0 (\story_reg[6][7] ),
        .\story_reg[7][7]_0 (\story_reg[7][7] ),
        .\story_reg[8][7]_0 (\story_reg[8][7] ),
        .\story_reg[9][7]_0 (\story_reg[9][7] ));
  ReSampler_index_calculator INDEX_PROC
       (.E(E),
        .ERD(ERD),
        .FOE(FOE[41:32]),
        .Q({stop,index0,INDEX_PROC_n_11,INDEX_PROC_n_12,INDEX_PROC_n_13,INDEX_PROC_n_14,INDEX_PROC_n_15,INDEX_PROC_n_16,INDEX_PROC_n_17,INDEX_PROC_n_18,INDEX_PROC_n_19,INDEX_PROC_n_20,INDEX_PROC_n_21,INDEX_PROC_n_22,INDEX_PROC_n_23,INDEX_PROC_n_24,INDEX_PROC_n_25,INDEX_PROC_n_26,INDEX_PROC_n_27,INDEX_PROC_n_28,INDEX_PROC_n_29,INDEX_PROC_n_30,INDEX_PROC_n_31,INDEX_PROC_n_32,INDEX_PROC_n_33,INDEX_PROC_n_34,INDEX_PROC_n_35,INDEX_PROC_n_36,INDEX_PROC_n_37,INDEX_PROC_n_38,INDEX_PROC_n_39,INDEX_PROC_n_40,INDEX_PROC_n_41,INDEX_PROC_n_42}),
        .S({CONT_PROC_n_5,CONT_PROC_n_6,CONT_PROC_n_7,CONT_PROC_n_8}),
        .SR(p_0_in),
        .WR_CONT(WR_CONT),
        .clk(clk),
        .\counter_reg[1] (CONT_PROC_n_4),
        .\index_h_reg[11]_0 ({CONT_PROC_n_13,CONT_PROC_n_14,CONT_PROC_n_15,CONT_PROC_n_16}),
        .\index_h_reg[15]_0 ({CONT_PROC_n_17,CONT_PROC_n_18,CONT_PROC_n_19,CONT_PROC_n_20}),
        .\index_h_reg[19]_0 ({CONT_PROC_n_21,CONT_PROC_n_22,CONT_PROC_n_23,CONT_PROC_n_24}),
        .\index_h_reg[23]_0 ({CONT_PROC_n_25,CONT_PROC_n_26,CONT_PROC_n_27,CONT_PROC_n_28}),
        .\index_h_reg[27]_0 ({CONT_PROC_n_29,CONT_PROC_n_30,CONT_PROC_n_31,CONT_PROC_n_32}),
        .\index_h_reg[31]_0 ({CONT_PROC_n_33,CONT_PROC_n_34,CONT_PROC_n_35,CONT_PROC_n_36}),
        .\index_h_reg[7]_0 ({CONT_PROC_n_9,CONT_PROC_n_10,CONT_PROC_n_11,CONT_PROC_n_12}),
        .valid_reg(valid_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \cont1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(cont[0]),
        .Q(cont1[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cont1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(cont[1]),
        .Q(cont1[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \cont1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(cont[2]),
        .Q(cont1[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[55] [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[55] [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[55] [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[55] [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[55] [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[55] [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[55] [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[55] [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[55] [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[55] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(Q[0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[26] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__1 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[40] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__10 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[8] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__11 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[43] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__12 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[15] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__13 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[29] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__14 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[1] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__15 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[52] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__16 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[24] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__17 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[38] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__18 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[10] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__19 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[45] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__2 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[12] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__20 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[17] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__21 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[31] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__22 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[3] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__23 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[27] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__24 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[41] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__25 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[13] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__26 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[48] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__27 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[20] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__28 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[34] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__29 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[6] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__3 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[47] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__30 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[51] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__31 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[23] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__32 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[37] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__33 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[9] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__34 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[44] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__35 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[16] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__36 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[30] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__37 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[2] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__38 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[53] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__39 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[25] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__4 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[19] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__40 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[39] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__41 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[11] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__42 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[46] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__43 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[18] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__44 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[32] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__45 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[4] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__46 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[49] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__47 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[21] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__48 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[35] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__49 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[7] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__5 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[33] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__50 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[42] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__51 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[14] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__52 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[28] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__53 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[0] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__6 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[5] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__7 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[50] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__8 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[22] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[0]__9 
       (.C(clk),
        .CE(1'b1),
        .D(index0[0]),
        .Q(\coeff_out_s_reg[36] [0]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(Q[1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[26] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__1 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[40] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__10 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[8] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__11 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[43] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__12 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[15] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__13 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[29] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__14 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[1] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__15 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[52] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__16 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[24] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__17 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[38] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__18 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[10] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__19 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[45] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__2 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[12] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__20 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[17] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__21 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[31] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__22 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[3] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__23 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[27] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__24 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[41] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__25 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[13] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__26 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[48] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__27 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[20] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__28 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[34] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__29 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[6] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__3 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[47] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__30 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[51] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__31 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[23] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__32 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[37] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__33 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[9] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__34 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[44] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__35 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[16] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__36 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[30] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__37 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[2] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__38 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[53] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__39 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[25] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__4 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[19] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__40 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[39] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__41 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[11] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__42 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[46] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__43 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[18] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__44 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[32] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__45 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[4] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__46 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[49] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__47 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[21] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__48 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[35] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__49 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[7] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__5 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[33] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__50 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[42] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__51 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[14] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__52 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[28] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__53 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[0] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__6 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[5] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__7 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[50] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__8 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[22] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[1]__9 
       (.C(clk),
        .CE(1'b1),
        .D(index0[1]),
        .Q(\coeff_out_s_reg[36] [1]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(Q[2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[26] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__1 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[40] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__10 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[8] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__11 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[43] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__12 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[15] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__13 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[29] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__14 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[1] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__15 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[52] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__16 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[24] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__17 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[38] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__18 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[10] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__19 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[45] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__2 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[12] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__20 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[17] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__21 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[31] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__22 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[3] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__23 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[27] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__24 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[41] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__25 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[13] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__26 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[48] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__27 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[20] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__28 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[34] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__29 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[6] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__3 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[47] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__30 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[51] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__31 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[23] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__32 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[37] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__33 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[9] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__34 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[44] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__35 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[16] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__36 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[30] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__37 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[2] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__38 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[53] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__39 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[25] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__4 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[19] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__40 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[39] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__41 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[11] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__42 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[46] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__43 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[18] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__44 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[32] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__45 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[4] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__46 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[49] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__47 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[21] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__48 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[35] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__49 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[7] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__5 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[33] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__50 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[42] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__51 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[14] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__52 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[28] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__53 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[0] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__6 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[5] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__7 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[50] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__8 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[22] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[2]__9 
       (.C(clk),
        .CE(1'b1),
        .D(index0[2]),
        .Q(\coeff_out_s_reg[36] [2]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(Q[3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[26] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__1 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[40] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__10 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[8] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__11 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[43] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__12 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[15] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__13 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[29] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__14 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[1] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__15 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[52] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__16 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[24] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__17 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[38] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__18 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[10] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__19 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[45] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__2 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[12] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__20 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[17] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__21 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[31] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__22 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[3] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__23 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[27] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__24 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[41] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__25 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[13] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__26 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[48] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__27 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[20] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__28 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[34] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__29 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[6] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__3 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[47] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__30 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[51] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__31 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[23] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__32 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[37] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__33 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[9] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__34 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[44] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__35 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[16] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__36 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[30] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__37 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[2] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__38 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[53] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__39 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[25] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__4 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[19] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__40 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[39] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__41 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[11] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__42 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[46] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__43 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[18] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__44 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[32] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__45 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[4] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__46 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[49] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__47 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[21] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__48 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[35] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__49 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[7] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__5 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[33] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__50 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[42] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__51 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[14] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__52 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[28] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__53 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[0] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__6 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[5] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__7 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[50] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__8 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[22] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[3]__9 
       (.C(clk),
        .CE(1'b1),
        .D(index0[3]),
        .Q(\coeff_out_s_reg[36] [3]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(Q[4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[26] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__1 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[40] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__10 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[8] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__11 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[43] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__12 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[15] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__13 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[29] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__14 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[1] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__15 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[52] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__16 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[24] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__17 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[38] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__18 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[10] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__19 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[45] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__2 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[12] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__20 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[17] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__21 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[31] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__22 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[3] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__23 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[27] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__24 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[41] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__25 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[13] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__26 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[48] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__27 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[20] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__28 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[34] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__29 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[6] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__3 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[47] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__30 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[51] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__31 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[23] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__32 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[37] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__33 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[9] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__34 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[44] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__35 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[16] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__36 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[30] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__37 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[2] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__38 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[53] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__39 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[25] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__4 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[19] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__40 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[39] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__41 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[11] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__42 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[46] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__43 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[18] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__44 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[32] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__45 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[4] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__46 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[49] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__47 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[21] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__48 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[35] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__49 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[7] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__5 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[33] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__50 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[42] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__51 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[14] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__52 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[28] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__53 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[0] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__6 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[5] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__7 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[50] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__8 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[22] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[4]__9 
       (.C(clk),
        .CE(1'b1),
        .D(index0[4]),
        .Q(\coeff_out_s_reg[36] [4]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(Q[5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[26] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__1 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[40] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__10 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[8] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__11 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[43] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__12 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[15] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__13 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[29] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__14 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[1] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__15 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[52] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__16 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[24] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__17 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[38] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__18 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[10] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__19 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[45] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__2 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[12] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__20 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[17] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__21 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[31] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__22 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[3] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__23 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[27] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__24 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[41] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__25 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[13] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__26 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[48] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__27 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[20] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__28 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[34] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__29 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[6] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__3 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[47] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__30 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[51] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__31 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[23] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__32 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[37] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__33 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[9] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__34 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[44] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__35 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[16] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__36 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[30] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__37 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[2] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__38 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[53] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__39 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[25] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__4 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[19] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__40 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[39] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__41 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[11] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__42 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[46] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__43 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[18] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__44 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[32] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__45 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[4] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__46 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[49] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__47 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[21] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__48 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[35] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__49 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[7] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__5 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[33] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__50 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[42] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__51 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[14] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__52 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[28] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__53 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[0] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__6 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[5] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__7 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[50] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__8 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[22] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[5]__9 
       (.C(clk),
        .CE(1'b1),
        .D(index0[5]),
        .Q(\coeff_out_s_reg[36] [5]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(Q[6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[26] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__1 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[40] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__10 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[8] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__11 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[43] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__12 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[15] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__13 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[29] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__14 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[1] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__15 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[52] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__16 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[24] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__17 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[38] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__18 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[10] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__19 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[45] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__2 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[12] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__20 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[17] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__21 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[31] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__22 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[3] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__23 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[27] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__24 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[41] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__25 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[13] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__26 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[48] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__27 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[20] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__28 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[34] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__29 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[6] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__3 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[47] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__30 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[51] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__31 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[23] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__32 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[37] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__33 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[9] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__34 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[44] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__35 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[16] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__36 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[30] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__37 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[2] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__38 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[53] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__39 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[25] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__4 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[19] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__40 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[39] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__41 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[11] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__42 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[46] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__43 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[18] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__44 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[32] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__45 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[4] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__46 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[49] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__47 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[21] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__48 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[35] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__49 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[7] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__5 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[33] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__50 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[42] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__51 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[14] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__52 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[28] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__53 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[0] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__6 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[5] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__7 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[50] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__8 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[22] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[6]__9 
       (.C(clk),
        .CE(1'b1),
        .D(index0[6]),
        .Q(\coeff_out_s_reg[36] [6]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(Q[7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[26] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__1 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[40] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__10 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[8] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__11 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[43] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__12 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[15] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__13 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[29] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__14 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[1] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__15 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[52] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__16 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[24] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__17 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[38] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__18 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[10] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__19 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[45] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__2 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[12] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__20 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[17] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__21 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[31] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__22 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[3] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__23 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[27] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__24 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[41] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__25 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[13] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__26 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[48] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__27 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[20] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__28 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[34] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__29 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[6] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__3 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[47] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__30 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[51] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__31 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[23] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__32 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[37] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__33 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[9] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__34 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[44] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__35 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[16] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__36 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[30] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__37 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[2] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__38 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[53] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__39 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[25] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__4 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[19] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__40 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[39] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__41 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[11] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__42 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[46] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__43 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[18] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__44 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[32] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__45 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[4] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__46 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[49] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__47 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[21] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__48 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[35] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__49 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[7] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__5 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[33] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__50 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[42] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__51 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[14] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__52 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[28] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__53 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[0] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__6 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[5] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__7 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[50] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__8 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[22] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[7]__9 
       (.C(clk),
        .CE(1'b1),
        .D(index0[7]),
        .Q(\coeff_out_s_reg[36] [7]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(Q[8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[26] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__1 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[40] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__10 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[8] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__11 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[43] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__12 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[15] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__13 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[29] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__14 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[1] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__15 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[52] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__16 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[24] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__17 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[38] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__18 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[10] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__19 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[45] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__2 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[12] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__20 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[17] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__21 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[31] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__22 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[3] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__23 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[27] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__24 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[41] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__25 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[13] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__26 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[48] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__27 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[20] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__28 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[34] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__29 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[6] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__3 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[47] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__30 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[51] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__31 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[23] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__32 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[37] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__33 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[9] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__34 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[44] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__35 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[16] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__36 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[30] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__37 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[2] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__38 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[53] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__39 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[25] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__4 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[19] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__40 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[39] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__41 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[11] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__42 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[46] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__43 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[18] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__44 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[32] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__45 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[4] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__46 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[49] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__47 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[21] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__48 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[35] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__49 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[7] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__5 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[33] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__50 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[42] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__51 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[14] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__52 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[28] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__53 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[0] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__6 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[5] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__7 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[50] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__8 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[22] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[8]__9 
       (.C(clk),
        .CE(1'b1),
        .D(index0[8]),
        .Q(\coeff_out_s_reg[36] [8]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9] 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(Q[9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[26] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__1 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[40] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__10 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[8] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__11 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[43] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__12 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[15] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__13 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[29] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__14 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[1] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__15 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[52] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__16 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[24] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__17 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[38] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__18 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[10] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__19 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[45] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__2 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[12] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__20 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[17] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__21 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[31] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__22 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[3] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__23 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[27] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__24 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[41] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__25 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[13] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__26 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[48] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__27 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[20] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__28 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[34] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__29 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[6] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__3 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[47] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__30 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[51] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__31 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[23] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__32 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[37] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__33 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[9] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__34 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[44] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__35 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[16] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__36 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[30] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__37 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[2] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__38 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[53] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__39 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[25] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__4 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[19] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__40 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[39] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__41 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[11] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__42 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[46] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__43 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[18] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__44 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[32] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__45 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[4] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__46 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[49] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__47 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[21] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__48 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[35] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__49 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[7] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__5 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[33] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__50 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[42] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__51 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[14] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__52 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[28] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__53 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[0] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__6 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[5] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__7 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[50] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__8 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[22] [9]),
        .R(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \index1_reg_rep[9]__9 
       (.C(clk),
        .CE(1'b1),
        .D(index0[9]),
        .Q(\coeff_out_s_reg[36] [9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    stop1_reg
       (.C(clk),
        .CE(1'b1),
        .D(stop),
        .Q(stop1),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAAAAAAAA00000002)) 
    \valArray_reg[9]_srl10___U0_MOD2_VALID_valArray_reg_r_8_i_1 
       (.I0(valid_reg_n_0),
        .I1(cont1[2]),
        .I2(cont1[1]),
        .I3(stop1),
        .I4(cont1[0]),
        .I5(CONT_PROC_n_3),
        .O(valid_i));
  FDRE #(
    .INIT(1'b0)) 
    valid_reg
       (.C(clk),
        .CE(1'b1),
        .D(valid_in),
        .Q(valid_reg_n_0),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module ReSampler_counter
   (cont,
    \counter_reg[2]_0 ,
    \index_h_reg[3] ,
    S,
    \index_h_reg[7] ,
    \index_h_reg[11] ,
    \index_h_reg[15] ,
    \index_h_reg[19] ,
    \index_h_reg[23] ,
    \index_h_reg[27] ,
    \index_h_reg[31] ,
    Q,
    WR_CONT,
    FOE,
    SR,
    clk);
  output [2:0]cont;
  output \counter_reg[2]_0 ;
  output \index_h_reg[3] ;
  output [3:0]S;
  output [3:0]\index_h_reg[7] ;
  output [3:0]\index_h_reg[11] ;
  output [3:0]\index_h_reg[15] ;
  output [3:0]\index_h_reg[19] ;
  output [3:0]\index_h_reg[23] ;
  output [3:0]\index_h_reg[27] ;
  output [3:0]\index_h_reg[31] ;
  input [32:0]Q;
  input [2:0]WR_CONT;
  input [31:0]FOE;
  input [0:0]SR;
  input clk;

  wire [31:0]FOE;
  wire [32:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [2:0]WR_CONT;
  wire clk;
  wire [2:0]cont;
  wire \counter[0]_i_1_n_0 ;
  wire \counter[1]_i_1_n_0 ;
  wire \counter[1]_i_2_n_0 ;
  wire \counter[2]_i_1_n_0 ;
  wire \counter[2]_i_2_n_0 ;
  wire \counter_reg[2]_0 ;
  wire [3:0]\index_h_reg[11] ;
  wire [3:0]\index_h_reg[15] ;
  wire [3:0]\index_h_reg[19] ;
  wire [3:0]\index_h_reg[23] ;
  wire [3:0]\index_h_reg[27] ;
  wire [3:0]\index_h_reg[31] ;
  wire \index_h_reg[3] ;
  wire [3:0]\index_h_reg[7] ;

  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__0_i_1
       (.I0(FOE[7]),
        .I1(\index_h_reg[3] ),
        .I2(Q[7]),
        .O(\index_h_reg[7] [3]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__0_i_2
       (.I0(FOE[6]),
        .I1(\index_h_reg[3] ),
        .I2(Q[6]),
        .O(\index_h_reg[7] [2]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__0_i_3
       (.I0(FOE[5]),
        .I1(\index_h_reg[3] ),
        .I2(Q[5]),
        .O(\index_h_reg[7] [1]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__0_i_4
       (.I0(FOE[4]),
        .I1(\index_h_reg[3] ),
        .I2(Q[4]),
        .O(\index_h_reg[7] [0]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__1_i_1
       (.I0(FOE[11]),
        .I1(\index_h_reg[3] ),
        .I2(Q[11]),
        .O(\index_h_reg[11] [3]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__1_i_2
       (.I0(FOE[10]),
        .I1(\index_h_reg[3] ),
        .I2(Q[10]),
        .O(\index_h_reg[11] [2]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__1_i_3
       (.I0(FOE[9]),
        .I1(\index_h_reg[3] ),
        .I2(Q[9]),
        .O(\index_h_reg[11] [1]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__1_i_4
       (.I0(FOE[8]),
        .I1(\index_h_reg[3] ),
        .I2(Q[8]),
        .O(\index_h_reg[11] [0]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__2_i_1
       (.I0(FOE[15]),
        .I1(\index_h_reg[3] ),
        .I2(Q[15]),
        .O(\index_h_reg[15] [3]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__2_i_2
       (.I0(FOE[14]),
        .I1(\index_h_reg[3] ),
        .I2(Q[14]),
        .O(\index_h_reg[15] [2]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__2_i_3
       (.I0(FOE[13]),
        .I1(\index_h_reg[3] ),
        .I2(Q[13]),
        .O(\index_h_reg[15] [1]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__2_i_4
       (.I0(FOE[12]),
        .I1(\index_h_reg[3] ),
        .I2(Q[12]),
        .O(\index_h_reg[15] [0]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__3_i_1
       (.I0(FOE[19]),
        .I1(\index_h_reg[3] ),
        .I2(Q[19]),
        .O(\index_h_reg[19] [3]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__3_i_2
       (.I0(FOE[18]),
        .I1(\index_h_reg[3] ),
        .I2(Q[18]),
        .O(\index_h_reg[19] [2]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__3_i_3
       (.I0(FOE[17]),
        .I1(\index_h_reg[3] ),
        .I2(Q[17]),
        .O(\index_h_reg[19] [1]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__3_i_4
       (.I0(FOE[16]),
        .I1(\index_h_reg[3] ),
        .I2(Q[16]),
        .O(\index_h_reg[19] [0]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__4_i_1
       (.I0(FOE[23]),
        .I1(\index_h_reg[3] ),
        .I2(Q[23]),
        .O(\index_h_reg[23] [3]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__4_i_2
       (.I0(FOE[22]),
        .I1(\index_h_reg[3] ),
        .I2(Q[22]),
        .O(\index_h_reg[23] [2]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__4_i_3
       (.I0(FOE[21]),
        .I1(\index_h_reg[3] ),
        .I2(Q[21]),
        .O(\index_h_reg[23] [1]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__4_i_4
       (.I0(FOE[20]),
        .I1(\index_h_reg[3] ),
        .I2(Q[20]),
        .O(\index_h_reg[23] [0]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__5_i_1
       (.I0(FOE[27]),
        .I1(\index_h_reg[3] ),
        .I2(Q[27]),
        .O(\index_h_reg[27] [3]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__5_i_2
       (.I0(FOE[26]),
        .I1(\index_h_reg[3] ),
        .I2(Q[26]),
        .O(\index_h_reg[27] [2]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__5_i_3
       (.I0(FOE[25]),
        .I1(\index_h_reg[3] ),
        .I2(Q[25]),
        .O(\index_h_reg[27] [1]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__5_i_4
       (.I0(FOE[24]),
        .I1(\index_h_reg[3] ),
        .I2(Q[24]),
        .O(\index_h_reg[27] [0]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__6_i_1
       (.I0(FOE[31]),
        .I1(\index_h_reg[3] ),
        .I2(Q[31]),
        .O(\index_h_reg[31] [3]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__6_i_2
       (.I0(FOE[30]),
        .I1(\index_h_reg[3] ),
        .I2(Q[30]),
        .O(\index_h_reg[31] [2]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__6_i_3
       (.I0(FOE[29]),
        .I1(\index_h_reg[3] ),
        .I2(Q[29]),
        .O(\index_h_reg[31] [1]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry__6_i_4
       (.I0(FOE[28]),
        .I1(\index_h_reg[3] ),
        .I2(Q[28]),
        .O(\index_h_reg[31] [0]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry_i_1
       (.I0(FOE[3]),
        .I1(\index_h_reg[3] ),
        .I2(Q[3]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry_i_2
       (.I0(FOE[2]),
        .I1(\index_h_reg[3] ),
        .I2(Q[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry_i_3
       (.I0(FOE[1]),
        .I1(\index_h_reg[3] ),
        .I2(Q[1]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h78)) 
    __1_carry_i_4
       (.I0(FOE[0]),
        .I1(\index_h_reg[3] ),
        .I2(Q[0]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    __1_carry_i_5
       (.I0(\counter_reg[2]_0 ),
        .I1(cont[1]),
        .I2(cont[0]),
        .I3(cont[2]),
        .I4(Q[32]),
        .O(\index_h_reg[3] ));
  LUT6 #(
    .INIT(64'hFF00FF00CC33CC35)) 
    \counter[0]_i_1 
       (.I0(WR_CONT[0]),
        .I1(Q[32]),
        .I2(cont[1]),
        .I3(cont[0]),
        .I4(cont[2]),
        .I5(\counter_reg[2]_0 ),
        .O(\counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0FFFF0F090000)) 
    \counter[1]_i_1 
       (.I0(WR_CONT[0]),
        .I1(WR_CONT[1]),
        .I2(cont[0]),
        .I3(cont[2]),
        .I4(\counter[1]_i_2_n_0 ),
        .I5(cont[1]),
        .O(\counter[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00005557)) 
    \counter[1]_i_2 
       (.I0(Q[32]),
        .I1(cont[1]),
        .I2(cont[0]),
        .I3(cont[2]),
        .I4(\counter_reg[2]_0 ),
        .O(\counter[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000EEEE222A)) 
    \counter[2]_i_1 
       (.I0(\counter[2]_i_2_n_0 ),
        .I1(Q[32]),
        .I2(cont[1]),
        .I3(cont[0]),
        .I4(cont[2]),
        .I5(\counter_reg[2]_0 ),
        .O(\counter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FF0000E1)) 
    \counter[2]_i_2 
       (.I0(WR_CONT[1]),
        .I1(WR_CONT[0]),
        .I2(WR_CONT[2]),
        .I3(cont[0]),
        .I4(cont[2]),
        .I5(cont[1]),
        .O(\counter[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \counter[2]_i_3 
       (.I0(WR_CONT[1]),
        .I1(WR_CONT[0]),
        .I2(WR_CONT[2]),
        .O(\counter_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\counter[0]_i_1_n_0 ),
        .Q(cont[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\counter[1]_i_1_n_0 ),
        .Q(cont[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\counter[2]_i_1_n_0 ),
        .Q(cont[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "data_buffer" *) 
module ReSampler_data_buffer
   (SR,
    \story_reg[1][7]_0 ,
    \story_reg[2][7]_0 ,
    \story_reg[3][7]_0 ,
    \story_reg[4][7]_0 ,
    \story_reg[5][7]_0 ,
    \story_reg[6][7]_0 ,
    \story_reg[7][7]_0 ,
    \story_reg[8][7]_0 ,
    \story_reg[9][7]_0 ,
    \story_reg[10][7]_0 ,
    \story_reg[11][7]_0 ,
    \story_reg[12][7]_0 ,
    \story_reg[13][7]_0 ,
    \story_reg[14][7]_0 ,
    \story_reg[15][7]_0 ,
    \story_reg[16][7]_0 ,
    \story_reg[17][7]_0 ,
    \story_reg[18][7]_0 ,
    \story_reg[19][7]_0 ,
    \story_reg[20][7]_0 ,
    \story_reg[21][7]_0 ,
    \story_reg[22][7]_0 ,
    \story_reg[23][7]_0 ,
    \story_reg[24][7]_0 ,
    \story_reg[25][7]_0 ,
    \story_reg[26][7]_0 ,
    \story_reg[27][7]_0 ,
    \story_reg[28][7]_0 ,
    \story_reg[29][7]_0 ,
    \story_reg[30][7]_0 ,
    \story_reg[31][7]_0 ,
    \story_reg[32][7]_0 ,
    \story_reg[33][7]_0 ,
    \story_reg[34][7]_0 ,
    \story_reg[35][7]_0 ,
    \story_reg[36][7]_0 ,
    \story_reg[37][7]_0 ,
    \story_reg[38][7]_0 ,
    \story_reg[39][7]_0 ,
    \story_reg[40][7]_0 ,
    \story_reg[41][7]_0 ,
    \story_reg[42][7]_0 ,
    \story_reg[43][7]_0 ,
    \story_reg[44][7]_0 ,
    \story_reg[45][7]_0 ,
    \story_reg[46][7]_0 ,
    \story_reg[47][7]_0 ,
    \story_reg[48][7]_0 ,
    \story_reg[49][7]_0 ,
    \story_reg[50][7]_0 ,
    \story_reg[51][7]_0 ,
    \story_reg[52][7]_0 ,
    \story_reg[53][7]_0 ,
    \story_reg[54][7]_0 ,
    \mult_data_reg[55] ,
    reset,
    E,
    Data_in,
    clk);
  output [0:0]SR;
  output [7:0]\story_reg[1][7]_0 ;
  output [7:0]\story_reg[2][7]_0 ;
  output [7:0]\story_reg[3][7]_0 ;
  output [7:0]\story_reg[4][7]_0 ;
  output [7:0]\story_reg[5][7]_0 ;
  output [7:0]\story_reg[6][7]_0 ;
  output [7:0]\story_reg[7][7]_0 ;
  output [7:0]\story_reg[8][7]_0 ;
  output [7:0]\story_reg[9][7]_0 ;
  output [7:0]\story_reg[10][7]_0 ;
  output [7:0]\story_reg[11][7]_0 ;
  output [7:0]\story_reg[12][7]_0 ;
  output [7:0]\story_reg[13][7]_0 ;
  output [7:0]\story_reg[14][7]_0 ;
  output [7:0]\story_reg[15][7]_0 ;
  output [7:0]\story_reg[16][7]_0 ;
  output [7:0]\story_reg[17][7]_0 ;
  output [7:0]\story_reg[18][7]_0 ;
  output [7:0]\story_reg[19][7]_0 ;
  output [7:0]\story_reg[20][7]_0 ;
  output [7:0]\story_reg[21][7]_0 ;
  output [7:0]\story_reg[22][7]_0 ;
  output [7:0]\story_reg[23][7]_0 ;
  output [7:0]\story_reg[24][7]_0 ;
  output [7:0]\story_reg[25][7]_0 ;
  output [7:0]\story_reg[26][7]_0 ;
  output [7:0]\story_reg[27][7]_0 ;
  output [7:0]\story_reg[28][7]_0 ;
  output [7:0]\story_reg[29][7]_0 ;
  output [7:0]\story_reg[30][7]_0 ;
  output [7:0]\story_reg[31][7]_0 ;
  output [7:0]\story_reg[32][7]_0 ;
  output [7:0]\story_reg[33][7]_0 ;
  output [7:0]\story_reg[34][7]_0 ;
  output [7:0]\story_reg[35][7]_0 ;
  output [7:0]\story_reg[36][7]_0 ;
  output [7:0]\story_reg[37][7]_0 ;
  output [7:0]\story_reg[38][7]_0 ;
  output [7:0]\story_reg[39][7]_0 ;
  output [7:0]\story_reg[40][7]_0 ;
  output [7:0]\story_reg[41][7]_0 ;
  output [7:0]\story_reg[42][7]_0 ;
  output [7:0]\story_reg[43][7]_0 ;
  output [7:0]\story_reg[44][7]_0 ;
  output [7:0]\story_reg[45][7]_0 ;
  output [7:0]\story_reg[46][7]_0 ;
  output [7:0]\story_reg[47][7]_0 ;
  output [7:0]\story_reg[48][7]_0 ;
  output [7:0]\story_reg[49][7]_0 ;
  output [7:0]\story_reg[50][7]_0 ;
  output [7:0]\story_reg[51][7]_0 ;
  output [7:0]\story_reg[52][7]_0 ;
  output [7:0]\story_reg[53][7]_0 ;
  output [7:0]\story_reg[54][7]_0 ;
  output [7:0]\mult_data_reg[55] ;
  input reset;
  input [0:0]E;
  input [7:0]Data_in;
  input clk;

  wire [7:0]Data_in;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [7:0]\mult_data_reg[55] ;
  wire reset;
  wire [7:0]\story_reg[10][7]_0 ;
  wire [7:0]\story_reg[11][7]_0 ;
  wire [7:0]\story_reg[12][7]_0 ;
  wire [7:0]\story_reg[13][7]_0 ;
  wire [7:0]\story_reg[14][7]_0 ;
  wire [7:0]\story_reg[15][7]_0 ;
  wire [7:0]\story_reg[16][7]_0 ;
  wire [7:0]\story_reg[17][7]_0 ;
  wire [7:0]\story_reg[18][7]_0 ;
  wire [7:0]\story_reg[19][7]_0 ;
  wire [7:0]\story_reg[1][7]_0 ;
  wire [7:0]\story_reg[20][7]_0 ;
  wire [7:0]\story_reg[21][7]_0 ;
  wire [7:0]\story_reg[22][7]_0 ;
  wire [7:0]\story_reg[23][7]_0 ;
  wire [7:0]\story_reg[24][7]_0 ;
  wire [7:0]\story_reg[25][7]_0 ;
  wire [7:0]\story_reg[26][7]_0 ;
  wire [7:0]\story_reg[27][7]_0 ;
  wire [7:0]\story_reg[28][7]_0 ;
  wire [7:0]\story_reg[29][7]_0 ;
  wire [7:0]\story_reg[2][7]_0 ;
  wire [7:0]\story_reg[30][7]_0 ;
  wire [7:0]\story_reg[31][7]_0 ;
  wire [7:0]\story_reg[32][7]_0 ;
  wire [7:0]\story_reg[33][7]_0 ;
  wire [7:0]\story_reg[34][7]_0 ;
  wire [7:0]\story_reg[35][7]_0 ;
  wire [7:0]\story_reg[36][7]_0 ;
  wire [7:0]\story_reg[37][7]_0 ;
  wire [7:0]\story_reg[38][7]_0 ;
  wire [7:0]\story_reg[39][7]_0 ;
  wire [7:0]\story_reg[3][7]_0 ;
  wire [7:0]\story_reg[40][7]_0 ;
  wire [7:0]\story_reg[41][7]_0 ;
  wire [7:0]\story_reg[42][7]_0 ;
  wire [7:0]\story_reg[43][7]_0 ;
  wire [7:0]\story_reg[44][7]_0 ;
  wire [7:0]\story_reg[45][7]_0 ;
  wire [7:0]\story_reg[46][7]_0 ;
  wire [7:0]\story_reg[47][7]_0 ;
  wire [7:0]\story_reg[48][7]_0 ;
  wire [7:0]\story_reg[49][7]_0 ;
  wire [7:0]\story_reg[4][7]_0 ;
  wire [7:0]\story_reg[50][7]_0 ;
  wire [7:0]\story_reg[51][7]_0 ;
  wire [7:0]\story_reg[52][7]_0 ;
  wire [7:0]\story_reg[53][7]_0 ;
  wire [7:0]\story_reg[54][7]_0 ;
  wire [7:0]\story_reg[5][7]_0 ;
  wire [7:0]\story_reg[6][7]_0 ;
  wire [7:0]\story_reg[7][7]_0 ;
  wire [7:0]\story_reg[8][7]_0 ;
  wire [7:0]\story_reg[9][7]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \content[31]_i_1 
       (.I0(reset),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[0][0] 
       (.C(clk),
        .CE(E),
        .D(Data_in[0]),
        .Q(\story_reg[1][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[0][1] 
       (.C(clk),
        .CE(E),
        .D(Data_in[1]),
        .Q(\story_reg[1][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[0][2] 
       (.C(clk),
        .CE(E),
        .D(Data_in[2]),
        .Q(\story_reg[1][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[0][3] 
       (.C(clk),
        .CE(E),
        .D(Data_in[3]),
        .Q(\story_reg[1][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[0][4] 
       (.C(clk),
        .CE(E),
        .D(Data_in[4]),
        .Q(\story_reg[1][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[0][5] 
       (.C(clk),
        .CE(E),
        .D(Data_in[5]),
        .Q(\story_reg[1][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[0][6] 
       (.C(clk),
        .CE(E),
        .D(Data_in[6]),
        .Q(\story_reg[1][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[0][7] 
       (.C(clk),
        .CE(E),
        .D(Data_in[7]),
        .Q(\story_reg[1][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[10][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[10][7]_0 [0]),
        .Q(\story_reg[11][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[10][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[10][7]_0 [1]),
        .Q(\story_reg[11][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[10][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[10][7]_0 [2]),
        .Q(\story_reg[11][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[10][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[10][7]_0 [3]),
        .Q(\story_reg[11][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[10][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[10][7]_0 [4]),
        .Q(\story_reg[11][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[10][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[10][7]_0 [5]),
        .Q(\story_reg[11][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[10][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[10][7]_0 [6]),
        .Q(\story_reg[11][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[10][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[10][7]_0 [7]),
        .Q(\story_reg[11][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[11][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[11][7]_0 [0]),
        .Q(\story_reg[12][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[11][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[11][7]_0 [1]),
        .Q(\story_reg[12][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[11][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[11][7]_0 [2]),
        .Q(\story_reg[12][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[11][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[11][7]_0 [3]),
        .Q(\story_reg[12][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[11][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[11][7]_0 [4]),
        .Q(\story_reg[12][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[11][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[11][7]_0 [5]),
        .Q(\story_reg[12][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[11][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[11][7]_0 [6]),
        .Q(\story_reg[12][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[11][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[11][7]_0 [7]),
        .Q(\story_reg[12][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[12][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[12][7]_0 [0]),
        .Q(\story_reg[13][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[12][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[12][7]_0 [1]),
        .Q(\story_reg[13][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[12][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[12][7]_0 [2]),
        .Q(\story_reg[13][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[12][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[12][7]_0 [3]),
        .Q(\story_reg[13][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[12][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[12][7]_0 [4]),
        .Q(\story_reg[13][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[12][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[12][7]_0 [5]),
        .Q(\story_reg[13][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[12][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[12][7]_0 [6]),
        .Q(\story_reg[13][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[12][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[12][7]_0 [7]),
        .Q(\story_reg[13][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[13][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[13][7]_0 [0]),
        .Q(\story_reg[14][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[13][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[13][7]_0 [1]),
        .Q(\story_reg[14][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[13][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[13][7]_0 [2]),
        .Q(\story_reg[14][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[13][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[13][7]_0 [3]),
        .Q(\story_reg[14][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[13][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[13][7]_0 [4]),
        .Q(\story_reg[14][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[13][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[13][7]_0 [5]),
        .Q(\story_reg[14][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[13][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[13][7]_0 [6]),
        .Q(\story_reg[14][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[13][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[13][7]_0 [7]),
        .Q(\story_reg[14][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[14][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[14][7]_0 [0]),
        .Q(\story_reg[15][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[14][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[14][7]_0 [1]),
        .Q(\story_reg[15][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[14][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[14][7]_0 [2]),
        .Q(\story_reg[15][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[14][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[14][7]_0 [3]),
        .Q(\story_reg[15][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[14][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[14][7]_0 [4]),
        .Q(\story_reg[15][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[14][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[14][7]_0 [5]),
        .Q(\story_reg[15][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[14][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[14][7]_0 [6]),
        .Q(\story_reg[15][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[14][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[14][7]_0 [7]),
        .Q(\story_reg[15][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[15][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[15][7]_0 [0]),
        .Q(\story_reg[16][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[15][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[15][7]_0 [1]),
        .Q(\story_reg[16][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[15][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[15][7]_0 [2]),
        .Q(\story_reg[16][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[15][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[15][7]_0 [3]),
        .Q(\story_reg[16][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[15][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[15][7]_0 [4]),
        .Q(\story_reg[16][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[15][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[15][7]_0 [5]),
        .Q(\story_reg[16][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[15][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[15][7]_0 [6]),
        .Q(\story_reg[16][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[15][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[15][7]_0 [7]),
        .Q(\story_reg[16][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[16][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[16][7]_0 [0]),
        .Q(\story_reg[17][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[16][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[16][7]_0 [1]),
        .Q(\story_reg[17][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[16][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[16][7]_0 [2]),
        .Q(\story_reg[17][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[16][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[16][7]_0 [3]),
        .Q(\story_reg[17][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[16][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[16][7]_0 [4]),
        .Q(\story_reg[17][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[16][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[16][7]_0 [5]),
        .Q(\story_reg[17][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[16][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[16][7]_0 [6]),
        .Q(\story_reg[17][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[16][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[16][7]_0 [7]),
        .Q(\story_reg[17][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[17][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[17][7]_0 [0]),
        .Q(\story_reg[18][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[17][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[17][7]_0 [1]),
        .Q(\story_reg[18][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[17][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[17][7]_0 [2]),
        .Q(\story_reg[18][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[17][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[17][7]_0 [3]),
        .Q(\story_reg[18][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[17][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[17][7]_0 [4]),
        .Q(\story_reg[18][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[17][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[17][7]_0 [5]),
        .Q(\story_reg[18][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[17][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[17][7]_0 [6]),
        .Q(\story_reg[18][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[17][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[17][7]_0 [7]),
        .Q(\story_reg[18][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[18][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[18][7]_0 [0]),
        .Q(\story_reg[19][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[18][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[18][7]_0 [1]),
        .Q(\story_reg[19][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[18][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[18][7]_0 [2]),
        .Q(\story_reg[19][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[18][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[18][7]_0 [3]),
        .Q(\story_reg[19][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[18][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[18][7]_0 [4]),
        .Q(\story_reg[19][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[18][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[18][7]_0 [5]),
        .Q(\story_reg[19][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[18][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[18][7]_0 [6]),
        .Q(\story_reg[19][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[18][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[18][7]_0 [7]),
        .Q(\story_reg[19][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[19][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[19][7]_0 [0]),
        .Q(\story_reg[20][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[19][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[19][7]_0 [1]),
        .Q(\story_reg[20][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[19][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[19][7]_0 [2]),
        .Q(\story_reg[20][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[19][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[19][7]_0 [3]),
        .Q(\story_reg[20][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[19][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[19][7]_0 [4]),
        .Q(\story_reg[20][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[19][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[19][7]_0 [5]),
        .Q(\story_reg[20][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[19][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[19][7]_0 [6]),
        .Q(\story_reg[20][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[19][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[19][7]_0 [7]),
        .Q(\story_reg[20][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[1][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[1][7]_0 [0]),
        .Q(\story_reg[2][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[1][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[1][7]_0 [1]),
        .Q(\story_reg[2][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[1][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[1][7]_0 [2]),
        .Q(\story_reg[2][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[1][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[1][7]_0 [3]),
        .Q(\story_reg[2][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[1][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[1][7]_0 [4]),
        .Q(\story_reg[2][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[1][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[1][7]_0 [5]),
        .Q(\story_reg[2][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[1][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[1][7]_0 [6]),
        .Q(\story_reg[2][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[1][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[1][7]_0 [7]),
        .Q(\story_reg[2][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[20][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[20][7]_0 [0]),
        .Q(\story_reg[21][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[20][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[20][7]_0 [1]),
        .Q(\story_reg[21][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[20][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[20][7]_0 [2]),
        .Q(\story_reg[21][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[20][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[20][7]_0 [3]),
        .Q(\story_reg[21][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[20][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[20][7]_0 [4]),
        .Q(\story_reg[21][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[20][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[20][7]_0 [5]),
        .Q(\story_reg[21][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[20][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[20][7]_0 [6]),
        .Q(\story_reg[21][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[20][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[20][7]_0 [7]),
        .Q(\story_reg[21][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[21][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[21][7]_0 [0]),
        .Q(\story_reg[22][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[21][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[21][7]_0 [1]),
        .Q(\story_reg[22][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[21][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[21][7]_0 [2]),
        .Q(\story_reg[22][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[21][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[21][7]_0 [3]),
        .Q(\story_reg[22][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[21][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[21][7]_0 [4]),
        .Q(\story_reg[22][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[21][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[21][7]_0 [5]),
        .Q(\story_reg[22][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[21][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[21][7]_0 [6]),
        .Q(\story_reg[22][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[21][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[21][7]_0 [7]),
        .Q(\story_reg[22][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[22][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[22][7]_0 [0]),
        .Q(\story_reg[23][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[22][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[22][7]_0 [1]),
        .Q(\story_reg[23][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[22][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[22][7]_0 [2]),
        .Q(\story_reg[23][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[22][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[22][7]_0 [3]),
        .Q(\story_reg[23][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[22][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[22][7]_0 [4]),
        .Q(\story_reg[23][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[22][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[22][7]_0 [5]),
        .Q(\story_reg[23][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[22][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[22][7]_0 [6]),
        .Q(\story_reg[23][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[22][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[22][7]_0 [7]),
        .Q(\story_reg[23][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[23][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[23][7]_0 [0]),
        .Q(\story_reg[24][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[23][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[23][7]_0 [1]),
        .Q(\story_reg[24][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[23][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[23][7]_0 [2]),
        .Q(\story_reg[24][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[23][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[23][7]_0 [3]),
        .Q(\story_reg[24][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[23][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[23][7]_0 [4]),
        .Q(\story_reg[24][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[23][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[23][7]_0 [5]),
        .Q(\story_reg[24][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[23][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[23][7]_0 [6]),
        .Q(\story_reg[24][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[23][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[23][7]_0 [7]),
        .Q(\story_reg[24][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[24][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[24][7]_0 [0]),
        .Q(\story_reg[25][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[24][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[24][7]_0 [1]),
        .Q(\story_reg[25][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[24][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[24][7]_0 [2]),
        .Q(\story_reg[25][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[24][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[24][7]_0 [3]),
        .Q(\story_reg[25][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[24][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[24][7]_0 [4]),
        .Q(\story_reg[25][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[24][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[24][7]_0 [5]),
        .Q(\story_reg[25][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[24][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[24][7]_0 [6]),
        .Q(\story_reg[25][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[24][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[24][7]_0 [7]),
        .Q(\story_reg[25][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[25][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[25][7]_0 [0]),
        .Q(\story_reg[26][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[25][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[25][7]_0 [1]),
        .Q(\story_reg[26][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[25][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[25][7]_0 [2]),
        .Q(\story_reg[26][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[25][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[25][7]_0 [3]),
        .Q(\story_reg[26][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[25][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[25][7]_0 [4]),
        .Q(\story_reg[26][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[25][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[25][7]_0 [5]),
        .Q(\story_reg[26][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[25][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[25][7]_0 [6]),
        .Q(\story_reg[26][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[25][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[25][7]_0 [7]),
        .Q(\story_reg[26][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[26][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[26][7]_0 [0]),
        .Q(\story_reg[27][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[26][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[26][7]_0 [1]),
        .Q(\story_reg[27][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[26][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[26][7]_0 [2]),
        .Q(\story_reg[27][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[26][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[26][7]_0 [3]),
        .Q(\story_reg[27][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[26][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[26][7]_0 [4]),
        .Q(\story_reg[27][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[26][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[26][7]_0 [5]),
        .Q(\story_reg[27][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[26][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[26][7]_0 [6]),
        .Q(\story_reg[27][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[26][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[26][7]_0 [7]),
        .Q(\story_reg[27][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[27][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[27][7]_0 [0]),
        .Q(\story_reg[28][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[27][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[27][7]_0 [1]),
        .Q(\story_reg[28][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[27][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[27][7]_0 [2]),
        .Q(\story_reg[28][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[27][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[27][7]_0 [3]),
        .Q(\story_reg[28][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[27][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[27][7]_0 [4]),
        .Q(\story_reg[28][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[27][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[27][7]_0 [5]),
        .Q(\story_reg[28][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[27][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[27][7]_0 [6]),
        .Q(\story_reg[28][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[27][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[27][7]_0 [7]),
        .Q(\story_reg[28][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[28][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[28][7]_0 [0]),
        .Q(\story_reg[29][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[28][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[28][7]_0 [1]),
        .Q(\story_reg[29][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[28][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[28][7]_0 [2]),
        .Q(\story_reg[29][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[28][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[28][7]_0 [3]),
        .Q(\story_reg[29][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[28][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[28][7]_0 [4]),
        .Q(\story_reg[29][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[28][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[28][7]_0 [5]),
        .Q(\story_reg[29][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[28][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[28][7]_0 [6]),
        .Q(\story_reg[29][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[28][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[28][7]_0 [7]),
        .Q(\story_reg[29][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[29][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[29][7]_0 [0]),
        .Q(\story_reg[30][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[29][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[29][7]_0 [1]),
        .Q(\story_reg[30][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[29][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[29][7]_0 [2]),
        .Q(\story_reg[30][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[29][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[29][7]_0 [3]),
        .Q(\story_reg[30][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[29][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[29][7]_0 [4]),
        .Q(\story_reg[30][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[29][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[29][7]_0 [5]),
        .Q(\story_reg[30][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[29][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[29][7]_0 [6]),
        .Q(\story_reg[30][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[29][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[29][7]_0 [7]),
        .Q(\story_reg[30][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[2][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[2][7]_0 [0]),
        .Q(\story_reg[3][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[2][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[2][7]_0 [1]),
        .Q(\story_reg[3][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[2][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[2][7]_0 [2]),
        .Q(\story_reg[3][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[2][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[2][7]_0 [3]),
        .Q(\story_reg[3][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[2][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[2][7]_0 [4]),
        .Q(\story_reg[3][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[2][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[2][7]_0 [5]),
        .Q(\story_reg[3][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[2][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[2][7]_0 [6]),
        .Q(\story_reg[3][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[2][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[2][7]_0 [7]),
        .Q(\story_reg[3][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[30][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[30][7]_0 [0]),
        .Q(\story_reg[31][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[30][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[30][7]_0 [1]),
        .Q(\story_reg[31][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[30][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[30][7]_0 [2]),
        .Q(\story_reg[31][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[30][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[30][7]_0 [3]),
        .Q(\story_reg[31][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[30][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[30][7]_0 [4]),
        .Q(\story_reg[31][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[30][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[30][7]_0 [5]),
        .Q(\story_reg[31][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[30][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[30][7]_0 [6]),
        .Q(\story_reg[31][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[30][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[30][7]_0 [7]),
        .Q(\story_reg[31][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[31][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[31][7]_0 [0]),
        .Q(\story_reg[32][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[31][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[31][7]_0 [1]),
        .Q(\story_reg[32][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[31][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[31][7]_0 [2]),
        .Q(\story_reg[32][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[31][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[31][7]_0 [3]),
        .Q(\story_reg[32][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[31][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[31][7]_0 [4]),
        .Q(\story_reg[32][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[31][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[31][7]_0 [5]),
        .Q(\story_reg[32][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[31][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[31][7]_0 [6]),
        .Q(\story_reg[32][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[31][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[31][7]_0 [7]),
        .Q(\story_reg[32][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[32][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[32][7]_0 [0]),
        .Q(\story_reg[33][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[32][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[32][7]_0 [1]),
        .Q(\story_reg[33][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[32][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[32][7]_0 [2]),
        .Q(\story_reg[33][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[32][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[32][7]_0 [3]),
        .Q(\story_reg[33][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[32][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[32][7]_0 [4]),
        .Q(\story_reg[33][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[32][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[32][7]_0 [5]),
        .Q(\story_reg[33][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[32][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[32][7]_0 [6]),
        .Q(\story_reg[33][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[32][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[32][7]_0 [7]),
        .Q(\story_reg[33][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[33][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[33][7]_0 [0]),
        .Q(\story_reg[34][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[33][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[33][7]_0 [1]),
        .Q(\story_reg[34][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[33][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[33][7]_0 [2]),
        .Q(\story_reg[34][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[33][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[33][7]_0 [3]),
        .Q(\story_reg[34][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[33][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[33][7]_0 [4]),
        .Q(\story_reg[34][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[33][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[33][7]_0 [5]),
        .Q(\story_reg[34][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[33][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[33][7]_0 [6]),
        .Q(\story_reg[34][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[33][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[33][7]_0 [7]),
        .Q(\story_reg[34][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[34][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[34][7]_0 [0]),
        .Q(\story_reg[35][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[34][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[34][7]_0 [1]),
        .Q(\story_reg[35][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[34][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[34][7]_0 [2]),
        .Q(\story_reg[35][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[34][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[34][7]_0 [3]),
        .Q(\story_reg[35][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[34][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[34][7]_0 [4]),
        .Q(\story_reg[35][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[34][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[34][7]_0 [5]),
        .Q(\story_reg[35][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[34][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[34][7]_0 [6]),
        .Q(\story_reg[35][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[34][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[34][7]_0 [7]),
        .Q(\story_reg[35][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[35][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[35][7]_0 [0]),
        .Q(\story_reg[36][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[35][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[35][7]_0 [1]),
        .Q(\story_reg[36][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[35][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[35][7]_0 [2]),
        .Q(\story_reg[36][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[35][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[35][7]_0 [3]),
        .Q(\story_reg[36][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[35][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[35][7]_0 [4]),
        .Q(\story_reg[36][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[35][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[35][7]_0 [5]),
        .Q(\story_reg[36][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[35][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[35][7]_0 [6]),
        .Q(\story_reg[36][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[35][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[35][7]_0 [7]),
        .Q(\story_reg[36][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[36][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[36][7]_0 [0]),
        .Q(\story_reg[37][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[36][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[36][7]_0 [1]),
        .Q(\story_reg[37][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[36][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[36][7]_0 [2]),
        .Q(\story_reg[37][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[36][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[36][7]_0 [3]),
        .Q(\story_reg[37][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[36][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[36][7]_0 [4]),
        .Q(\story_reg[37][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[36][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[36][7]_0 [5]),
        .Q(\story_reg[37][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[36][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[36][7]_0 [6]),
        .Q(\story_reg[37][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[36][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[36][7]_0 [7]),
        .Q(\story_reg[37][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[37][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[37][7]_0 [0]),
        .Q(\story_reg[38][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[37][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[37][7]_0 [1]),
        .Q(\story_reg[38][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[37][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[37][7]_0 [2]),
        .Q(\story_reg[38][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[37][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[37][7]_0 [3]),
        .Q(\story_reg[38][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[37][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[37][7]_0 [4]),
        .Q(\story_reg[38][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[37][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[37][7]_0 [5]),
        .Q(\story_reg[38][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[37][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[37][7]_0 [6]),
        .Q(\story_reg[38][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[37][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[37][7]_0 [7]),
        .Q(\story_reg[38][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[38][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[38][7]_0 [0]),
        .Q(\story_reg[39][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[38][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[38][7]_0 [1]),
        .Q(\story_reg[39][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[38][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[38][7]_0 [2]),
        .Q(\story_reg[39][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[38][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[38][7]_0 [3]),
        .Q(\story_reg[39][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[38][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[38][7]_0 [4]),
        .Q(\story_reg[39][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[38][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[38][7]_0 [5]),
        .Q(\story_reg[39][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[38][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[38][7]_0 [6]),
        .Q(\story_reg[39][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[38][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[38][7]_0 [7]),
        .Q(\story_reg[39][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[39][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[39][7]_0 [0]),
        .Q(\story_reg[40][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[39][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[39][7]_0 [1]),
        .Q(\story_reg[40][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[39][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[39][7]_0 [2]),
        .Q(\story_reg[40][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[39][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[39][7]_0 [3]),
        .Q(\story_reg[40][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[39][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[39][7]_0 [4]),
        .Q(\story_reg[40][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[39][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[39][7]_0 [5]),
        .Q(\story_reg[40][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[39][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[39][7]_0 [6]),
        .Q(\story_reg[40][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[39][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[39][7]_0 [7]),
        .Q(\story_reg[40][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[3][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[3][7]_0 [0]),
        .Q(\story_reg[4][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[3][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[3][7]_0 [1]),
        .Q(\story_reg[4][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[3][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[3][7]_0 [2]),
        .Q(\story_reg[4][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[3][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[3][7]_0 [3]),
        .Q(\story_reg[4][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[3][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[3][7]_0 [4]),
        .Q(\story_reg[4][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[3][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[3][7]_0 [5]),
        .Q(\story_reg[4][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[3][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[3][7]_0 [6]),
        .Q(\story_reg[4][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[3][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[3][7]_0 [7]),
        .Q(\story_reg[4][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[40][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[40][7]_0 [0]),
        .Q(\story_reg[41][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[40][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[40][7]_0 [1]),
        .Q(\story_reg[41][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[40][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[40][7]_0 [2]),
        .Q(\story_reg[41][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[40][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[40][7]_0 [3]),
        .Q(\story_reg[41][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[40][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[40][7]_0 [4]),
        .Q(\story_reg[41][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[40][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[40][7]_0 [5]),
        .Q(\story_reg[41][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[40][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[40][7]_0 [6]),
        .Q(\story_reg[41][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[40][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[40][7]_0 [7]),
        .Q(\story_reg[41][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[41][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[41][7]_0 [0]),
        .Q(\story_reg[42][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[41][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[41][7]_0 [1]),
        .Q(\story_reg[42][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[41][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[41][7]_0 [2]),
        .Q(\story_reg[42][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[41][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[41][7]_0 [3]),
        .Q(\story_reg[42][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[41][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[41][7]_0 [4]),
        .Q(\story_reg[42][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[41][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[41][7]_0 [5]),
        .Q(\story_reg[42][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[41][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[41][7]_0 [6]),
        .Q(\story_reg[42][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[41][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[41][7]_0 [7]),
        .Q(\story_reg[42][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[42][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[42][7]_0 [0]),
        .Q(\story_reg[43][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[42][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[42][7]_0 [1]),
        .Q(\story_reg[43][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[42][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[42][7]_0 [2]),
        .Q(\story_reg[43][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[42][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[42][7]_0 [3]),
        .Q(\story_reg[43][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[42][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[42][7]_0 [4]),
        .Q(\story_reg[43][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[42][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[42][7]_0 [5]),
        .Q(\story_reg[43][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[42][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[42][7]_0 [6]),
        .Q(\story_reg[43][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[42][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[42][7]_0 [7]),
        .Q(\story_reg[43][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[43][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[43][7]_0 [0]),
        .Q(\story_reg[44][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[43][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[43][7]_0 [1]),
        .Q(\story_reg[44][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[43][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[43][7]_0 [2]),
        .Q(\story_reg[44][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[43][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[43][7]_0 [3]),
        .Q(\story_reg[44][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[43][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[43][7]_0 [4]),
        .Q(\story_reg[44][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[43][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[43][7]_0 [5]),
        .Q(\story_reg[44][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[43][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[43][7]_0 [6]),
        .Q(\story_reg[44][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[43][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[43][7]_0 [7]),
        .Q(\story_reg[44][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[44][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[44][7]_0 [0]),
        .Q(\story_reg[45][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[44][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[44][7]_0 [1]),
        .Q(\story_reg[45][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[44][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[44][7]_0 [2]),
        .Q(\story_reg[45][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[44][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[44][7]_0 [3]),
        .Q(\story_reg[45][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[44][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[44][7]_0 [4]),
        .Q(\story_reg[45][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[44][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[44][7]_0 [5]),
        .Q(\story_reg[45][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[44][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[44][7]_0 [6]),
        .Q(\story_reg[45][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[44][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[44][7]_0 [7]),
        .Q(\story_reg[45][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[45][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[45][7]_0 [0]),
        .Q(\story_reg[46][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[45][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[45][7]_0 [1]),
        .Q(\story_reg[46][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[45][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[45][7]_0 [2]),
        .Q(\story_reg[46][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[45][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[45][7]_0 [3]),
        .Q(\story_reg[46][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[45][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[45][7]_0 [4]),
        .Q(\story_reg[46][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[45][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[45][7]_0 [5]),
        .Q(\story_reg[46][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[45][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[45][7]_0 [6]),
        .Q(\story_reg[46][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[45][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[45][7]_0 [7]),
        .Q(\story_reg[46][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[46][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[46][7]_0 [0]),
        .Q(\story_reg[47][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[46][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[46][7]_0 [1]),
        .Q(\story_reg[47][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[46][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[46][7]_0 [2]),
        .Q(\story_reg[47][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[46][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[46][7]_0 [3]),
        .Q(\story_reg[47][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[46][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[46][7]_0 [4]),
        .Q(\story_reg[47][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[46][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[46][7]_0 [5]),
        .Q(\story_reg[47][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[46][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[46][7]_0 [6]),
        .Q(\story_reg[47][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[46][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[46][7]_0 [7]),
        .Q(\story_reg[47][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[47][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[47][7]_0 [0]),
        .Q(\story_reg[48][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[47][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[47][7]_0 [1]),
        .Q(\story_reg[48][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[47][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[47][7]_0 [2]),
        .Q(\story_reg[48][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[47][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[47][7]_0 [3]),
        .Q(\story_reg[48][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[47][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[47][7]_0 [4]),
        .Q(\story_reg[48][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[47][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[47][7]_0 [5]),
        .Q(\story_reg[48][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[47][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[47][7]_0 [6]),
        .Q(\story_reg[48][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[47][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[47][7]_0 [7]),
        .Q(\story_reg[48][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[48][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[48][7]_0 [0]),
        .Q(\story_reg[49][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[48][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[48][7]_0 [1]),
        .Q(\story_reg[49][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[48][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[48][7]_0 [2]),
        .Q(\story_reg[49][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[48][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[48][7]_0 [3]),
        .Q(\story_reg[49][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[48][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[48][7]_0 [4]),
        .Q(\story_reg[49][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[48][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[48][7]_0 [5]),
        .Q(\story_reg[49][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[48][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[48][7]_0 [6]),
        .Q(\story_reg[49][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[48][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[48][7]_0 [7]),
        .Q(\story_reg[49][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[49][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[49][7]_0 [0]),
        .Q(\story_reg[50][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[49][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[49][7]_0 [1]),
        .Q(\story_reg[50][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[49][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[49][7]_0 [2]),
        .Q(\story_reg[50][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[49][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[49][7]_0 [3]),
        .Q(\story_reg[50][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[49][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[49][7]_0 [4]),
        .Q(\story_reg[50][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[49][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[49][7]_0 [5]),
        .Q(\story_reg[50][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[49][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[49][7]_0 [6]),
        .Q(\story_reg[50][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[49][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[49][7]_0 [7]),
        .Q(\story_reg[50][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[4][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[4][7]_0 [0]),
        .Q(\story_reg[5][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[4][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[4][7]_0 [1]),
        .Q(\story_reg[5][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[4][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[4][7]_0 [2]),
        .Q(\story_reg[5][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[4][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[4][7]_0 [3]),
        .Q(\story_reg[5][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[4][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[4][7]_0 [4]),
        .Q(\story_reg[5][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[4][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[4][7]_0 [5]),
        .Q(\story_reg[5][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[4][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[4][7]_0 [6]),
        .Q(\story_reg[5][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[4][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[4][7]_0 [7]),
        .Q(\story_reg[5][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[50][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[50][7]_0 [0]),
        .Q(\story_reg[51][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[50][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[50][7]_0 [1]),
        .Q(\story_reg[51][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[50][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[50][7]_0 [2]),
        .Q(\story_reg[51][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[50][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[50][7]_0 [3]),
        .Q(\story_reg[51][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[50][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[50][7]_0 [4]),
        .Q(\story_reg[51][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[50][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[50][7]_0 [5]),
        .Q(\story_reg[51][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[50][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[50][7]_0 [6]),
        .Q(\story_reg[51][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[50][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[50][7]_0 [7]),
        .Q(\story_reg[51][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[51][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[51][7]_0 [0]),
        .Q(\story_reg[52][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[51][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[51][7]_0 [1]),
        .Q(\story_reg[52][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[51][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[51][7]_0 [2]),
        .Q(\story_reg[52][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[51][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[51][7]_0 [3]),
        .Q(\story_reg[52][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[51][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[51][7]_0 [4]),
        .Q(\story_reg[52][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[51][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[51][7]_0 [5]),
        .Q(\story_reg[52][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[51][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[51][7]_0 [6]),
        .Q(\story_reg[52][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[51][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[51][7]_0 [7]),
        .Q(\story_reg[52][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[52][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[52][7]_0 [0]),
        .Q(\story_reg[53][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[52][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[52][7]_0 [1]),
        .Q(\story_reg[53][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[52][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[52][7]_0 [2]),
        .Q(\story_reg[53][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[52][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[52][7]_0 [3]),
        .Q(\story_reg[53][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[52][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[52][7]_0 [4]),
        .Q(\story_reg[53][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[52][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[52][7]_0 [5]),
        .Q(\story_reg[53][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[52][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[52][7]_0 [6]),
        .Q(\story_reg[53][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[52][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[52][7]_0 [7]),
        .Q(\story_reg[53][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[53][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[53][7]_0 [0]),
        .Q(\story_reg[54][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[53][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[53][7]_0 [1]),
        .Q(\story_reg[54][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[53][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[53][7]_0 [2]),
        .Q(\story_reg[54][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[53][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[53][7]_0 [3]),
        .Q(\story_reg[54][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[53][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[53][7]_0 [4]),
        .Q(\story_reg[54][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[53][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[53][7]_0 [5]),
        .Q(\story_reg[54][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[53][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[53][7]_0 [6]),
        .Q(\story_reg[54][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[53][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[53][7]_0 [7]),
        .Q(\story_reg[54][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[54][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[54][7]_0 [0]),
        .Q(\mult_data_reg[55] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[54][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[54][7]_0 [1]),
        .Q(\mult_data_reg[55] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[54][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[54][7]_0 [2]),
        .Q(\mult_data_reg[55] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[54][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[54][7]_0 [3]),
        .Q(\mult_data_reg[55] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[54][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[54][7]_0 [4]),
        .Q(\mult_data_reg[55] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[54][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[54][7]_0 [5]),
        .Q(\mult_data_reg[55] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[54][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[54][7]_0 [6]),
        .Q(\mult_data_reg[55] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[54][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[54][7]_0 [7]),
        .Q(\mult_data_reg[55] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[5][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[5][7]_0 [0]),
        .Q(\story_reg[6][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[5][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[5][7]_0 [1]),
        .Q(\story_reg[6][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[5][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[5][7]_0 [2]),
        .Q(\story_reg[6][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[5][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[5][7]_0 [3]),
        .Q(\story_reg[6][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[5][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[5][7]_0 [4]),
        .Q(\story_reg[6][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[5][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[5][7]_0 [5]),
        .Q(\story_reg[6][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[5][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[5][7]_0 [6]),
        .Q(\story_reg[6][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[5][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[5][7]_0 [7]),
        .Q(\story_reg[6][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[6][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[6][7]_0 [0]),
        .Q(\story_reg[7][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[6][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[6][7]_0 [1]),
        .Q(\story_reg[7][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[6][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[6][7]_0 [2]),
        .Q(\story_reg[7][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[6][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[6][7]_0 [3]),
        .Q(\story_reg[7][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[6][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[6][7]_0 [4]),
        .Q(\story_reg[7][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[6][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[6][7]_0 [5]),
        .Q(\story_reg[7][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[6][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[6][7]_0 [6]),
        .Q(\story_reg[7][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[6][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[6][7]_0 [7]),
        .Q(\story_reg[7][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[7][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[7][7]_0 [0]),
        .Q(\story_reg[8][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[7][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[7][7]_0 [1]),
        .Q(\story_reg[8][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[7][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[7][7]_0 [2]),
        .Q(\story_reg[8][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[7][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[7][7]_0 [3]),
        .Q(\story_reg[8][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[7][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[7][7]_0 [4]),
        .Q(\story_reg[8][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[7][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[7][7]_0 [5]),
        .Q(\story_reg[8][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[7][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[7][7]_0 [6]),
        .Q(\story_reg[8][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[7][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[7][7]_0 [7]),
        .Q(\story_reg[8][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[8][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[8][7]_0 [0]),
        .Q(\story_reg[9][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[8][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[8][7]_0 [1]),
        .Q(\story_reg[9][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[8][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[8][7]_0 [2]),
        .Q(\story_reg[9][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[8][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[8][7]_0 [3]),
        .Q(\story_reg[9][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[8][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[8][7]_0 [4]),
        .Q(\story_reg[9][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[8][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[8][7]_0 [5]),
        .Q(\story_reg[9][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[8][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[8][7]_0 [6]),
        .Q(\story_reg[9][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[8][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[8][7]_0 [7]),
        .Q(\story_reg[9][7]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[9][0] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[9][7]_0 [0]),
        .Q(\story_reg[10][7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[9][1] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[9][7]_0 [1]),
        .Q(\story_reg[10][7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[9][2] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[9][7]_0 [2]),
        .Q(\story_reg[10][7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[9][3] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[9][7]_0 [3]),
        .Q(\story_reg[10][7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[9][4] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[9][7]_0 [4]),
        .Q(\story_reg[10][7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[9][5] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[9][7]_0 [5]),
        .Q(\story_reg[10][7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[9][6] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[9][7]_0 [6]),
        .Q(\story_reg[10][7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \story_reg[9][7] 
       (.C(clk),
        .CE(E),
        .D(\story_reg[9][7]_0 [7]),
        .Q(\story_reg[10][7]_0 [7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "filter" *) 
module ReSampler_filter
   (Valid_out,
    Data_out,
    p_0_in,
    clk,
    valid_i,
    Q,
    reset,
    \story_reg[53][7] ,
    \index1_reg_rep[9]__0 ,
    \story_reg[25][7] ,
    \index1_reg_rep[9]__1 ,
    \story_reg[39][7] ,
    \index1_reg_rep[9]__2 ,
    \story_reg[11][7] ,
    \index1_reg_rep[9]__3 ,
    \story_reg[46][7] ,
    \index1_reg_rep[9]__4 ,
    \story_reg[18][7] ,
    \index1_reg_rep[9]__5 ,
    \story_reg[32][7] ,
    \index1_reg_rep[9]__6 ,
    \story_reg[4][7] ,
    \index1_reg_rep[9]__7 ,
    \story_reg[49][7] ,
    \index1_reg_rep[9]__8 ,
    \story_reg[21][7] ,
    \index1_reg_rep[9]__9 ,
    \story_reg[35][7] ,
    \index1_reg_rep[9]__10 ,
    \story_reg[7][7] ,
    \index1_reg_rep[9]__11 ,
    \story_reg[42][7] ,
    \index1_reg_rep[9]__12 ,
    \story_reg[14][7] ,
    \index1_reg_rep[9]__13 ,
    \story_reg[28][7] ,
    \index1_reg_rep[9]__14 ,
    \story_reg[0][7] ,
    \index1_reg_rep[9]__15 ,
    \story_reg[51][7] ,
    \index1_reg_rep[9]__16 ,
    \story_reg[23][7] ,
    \index1_reg_rep[9]__17 ,
    \story_reg[37][7] ,
    \index1_reg_rep[9]__18 ,
    \story_reg[9][7] ,
    \index1_reg_rep[9]__19 ,
    \story_reg[44][7] ,
    \index1_reg_rep[9]__20 ,
    \story_reg[16][7] ,
    \index1_reg_rep[9]__21 ,
    \story_reg[30][7] ,
    \index1_reg_rep[9]__22 ,
    \story_reg[2][7] ,
    \index1_reg[9] ,
    \story_reg[54][7] ,
    \index1_reg_rep[9]__23 ,
    \story_reg[26][7] ,
    \index1_reg_rep[9]__24 ,
    \story_reg[40][7] ,
    \index1_reg_rep[9]__25 ,
    \story_reg[12][7] ,
    \index1_reg_rep[9]__26 ,
    \story_reg[47][7] ,
    \index1_reg_rep[9]__27 ,
    \story_reg[19][7] ,
    \index1_reg_rep[9]__28 ,
    \story_reg[33][7] ,
    \index1_reg_rep[9]__29 ,
    \story_reg[5][7] ,
    \index1_reg_rep[9]__30 ,
    \story_reg[50][7] ,
    \index1_reg_rep[9]__31 ,
    \story_reg[22][7] ,
    \index1_reg_rep[9]__32 ,
    \story_reg[36][7] ,
    \index1_reg_rep[9]__33 ,
    \story_reg[8][7] ,
    \index1_reg_rep[9]__34 ,
    \story_reg[43][7] ,
    \index1_reg_rep[9]__35 ,
    \story_reg[15][7] ,
    \index1_reg_rep[9]__36 ,
    \story_reg[29][7] ,
    \index1_reg_rep[9]__37 ,
    \story_reg[1][7] ,
    \index1_reg_rep[9]__38 ,
    \story_reg[52][7] ,
    \index1_reg_rep[9]__39 ,
    \story_reg[24][7] ,
    \index1_reg_rep[9]__40 ,
    \story_reg[38][7] ,
    \index1_reg_rep[9]__41 ,
    \story_reg[10][7] ,
    \index1_reg_rep[9]__42 ,
    \story_reg[45][7] ,
    \index1_reg_rep[9]__43 ,
    \story_reg[17][7] ,
    \index1_reg_rep[9]__44 ,
    \story_reg[31][7] ,
    \index1_reg_rep[9]__45 ,
    \story_reg[3][7] ,
    \index1_reg_rep[9]__46 ,
    \story_reg[48][7] ,
    \index1_reg_rep[9]__47 ,
    \story_reg[20][7] ,
    \index1_reg_rep[9]__48 ,
    \story_reg[34][7] ,
    \index1_reg_rep[9]__49 ,
    \story_reg[6][7] ,
    \index1_reg_rep[9]__50 ,
    \story_reg[41][7] ,
    \index1_reg_rep[9]__51 ,
    \story_reg[13][7] ,
    \index1_reg_rep[9]__52 ,
    \story_reg[27][7] ,
    \index1_reg_rep[9]__53 ,
    Data_in);
  output Valid_out;
  output [31:0]Data_out;
  input p_0_in;
  input clk;
  input valid_i;
  input [9:0]Q;
  input reset;
  input [7:0]\story_reg[53][7] ;
  input [9:0]\index1_reg_rep[9]__0 ;
  input [7:0]\story_reg[25][7] ;
  input [9:0]\index1_reg_rep[9]__1 ;
  input [7:0]\story_reg[39][7] ;
  input [9:0]\index1_reg_rep[9]__2 ;
  input [7:0]\story_reg[11][7] ;
  input [9:0]\index1_reg_rep[9]__3 ;
  input [7:0]\story_reg[46][7] ;
  input [9:0]\index1_reg_rep[9]__4 ;
  input [7:0]\story_reg[18][7] ;
  input [9:0]\index1_reg_rep[9]__5 ;
  input [7:0]\story_reg[32][7] ;
  input [9:0]\index1_reg_rep[9]__6 ;
  input [7:0]\story_reg[4][7] ;
  input [9:0]\index1_reg_rep[9]__7 ;
  input [7:0]\story_reg[49][7] ;
  input [9:0]\index1_reg_rep[9]__8 ;
  input [7:0]\story_reg[21][7] ;
  input [9:0]\index1_reg_rep[9]__9 ;
  input [7:0]\story_reg[35][7] ;
  input [9:0]\index1_reg_rep[9]__10 ;
  input [7:0]\story_reg[7][7] ;
  input [9:0]\index1_reg_rep[9]__11 ;
  input [7:0]\story_reg[42][7] ;
  input [9:0]\index1_reg_rep[9]__12 ;
  input [7:0]\story_reg[14][7] ;
  input [9:0]\index1_reg_rep[9]__13 ;
  input [7:0]\story_reg[28][7] ;
  input [9:0]\index1_reg_rep[9]__14 ;
  input [7:0]\story_reg[0][7] ;
  input [9:0]\index1_reg_rep[9]__15 ;
  input [7:0]\story_reg[51][7] ;
  input [9:0]\index1_reg_rep[9]__16 ;
  input [7:0]\story_reg[23][7] ;
  input [9:0]\index1_reg_rep[9]__17 ;
  input [7:0]\story_reg[37][7] ;
  input [9:0]\index1_reg_rep[9]__18 ;
  input [7:0]\story_reg[9][7] ;
  input [9:0]\index1_reg_rep[9]__19 ;
  input [7:0]\story_reg[44][7] ;
  input [9:0]\index1_reg_rep[9]__20 ;
  input [7:0]\story_reg[16][7] ;
  input [9:0]\index1_reg_rep[9]__21 ;
  input [7:0]\story_reg[30][7] ;
  input [9:0]\index1_reg_rep[9]__22 ;
  input [7:0]\story_reg[2][7] ;
  input [9:0]\index1_reg[9] ;
  input [7:0]\story_reg[54][7] ;
  input [9:0]\index1_reg_rep[9]__23 ;
  input [7:0]\story_reg[26][7] ;
  input [9:0]\index1_reg_rep[9]__24 ;
  input [7:0]\story_reg[40][7] ;
  input [9:0]\index1_reg_rep[9]__25 ;
  input [7:0]\story_reg[12][7] ;
  input [9:0]\index1_reg_rep[9]__26 ;
  input [7:0]\story_reg[47][7] ;
  input [9:0]\index1_reg_rep[9]__27 ;
  input [7:0]\story_reg[19][7] ;
  input [9:0]\index1_reg_rep[9]__28 ;
  input [7:0]\story_reg[33][7] ;
  input [9:0]\index1_reg_rep[9]__29 ;
  input [7:0]\story_reg[5][7] ;
  input [9:0]\index1_reg_rep[9]__30 ;
  input [7:0]\story_reg[50][7] ;
  input [9:0]\index1_reg_rep[9]__31 ;
  input [7:0]\story_reg[22][7] ;
  input [9:0]\index1_reg_rep[9]__32 ;
  input [7:0]\story_reg[36][7] ;
  input [9:0]\index1_reg_rep[9]__33 ;
  input [7:0]\story_reg[8][7] ;
  input [9:0]\index1_reg_rep[9]__34 ;
  input [7:0]\story_reg[43][7] ;
  input [9:0]\index1_reg_rep[9]__35 ;
  input [7:0]\story_reg[15][7] ;
  input [9:0]\index1_reg_rep[9]__36 ;
  input [7:0]\story_reg[29][7] ;
  input [9:0]\index1_reg_rep[9]__37 ;
  input [7:0]\story_reg[1][7] ;
  input [9:0]\index1_reg_rep[9]__38 ;
  input [7:0]\story_reg[52][7] ;
  input [9:0]\index1_reg_rep[9]__39 ;
  input [7:0]\story_reg[24][7] ;
  input [9:0]\index1_reg_rep[9]__40 ;
  input [7:0]\story_reg[38][7] ;
  input [9:0]\index1_reg_rep[9]__41 ;
  input [7:0]\story_reg[10][7] ;
  input [9:0]\index1_reg_rep[9]__42 ;
  input [7:0]\story_reg[45][7] ;
  input [9:0]\index1_reg_rep[9]__43 ;
  input [7:0]\story_reg[17][7] ;
  input [9:0]\index1_reg_rep[9]__44 ;
  input [7:0]\story_reg[31][7] ;
  input [9:0]\index1_reg_rep[9]__45 ;
  input [7:0]\story_reg[3][7] ;
  input [9:0]\index1_reg_rep[9]__46 ;
  input [7:0]\story_reg[48][7] ;
  input [9:0]\index1_reg_rep[9]__47 ;
  input [7:0]\story_reg[20][7] ;
  input [9:0]\index1_reg_rep[9]__48 ;
  input [7:0]\story_reg[34][7] ;
  input [9:0]\index1_reg_rep[9]__49 ;
  input [7:0]\story_reg[6][7] ;
  input [9:0]\index1_reg_rep[9]__50 ;
  input [7:0]\story_reg[41][7] ;
  input [9:0]\index1_reg_rep[9]__51 ;
  input [7:0]\story_reg[13][7] ;
  input [9:0]\index1_reg_rep[9]__52 ;
  input [7:0]\story_reg[27][7] ;
  input [9:0]\index1_reg_rep[9]__53 ;
  input [7:0]Data_in;

  wire [7:0]Data_in;
  wire [31:0]Data_out;
  wire [9:0]Q;
  wire Valid_out;
  wire clk;
  wire [17:0]\coeff_out_s_reg[0]_55 ;
  wire [17:0]\coeff_out_s_reg[10]_19 ;
  wire [17:0]\coeff_out_s_reg[11]_43 ;
  wire [17:0]\coeff_out_s_reg[12]_3 ;
  wire [17:0]\coeff_out_s_reg[13]_27 ;
  wire [17:0]\coeff_out_s_reg[14]_53 ;
  wire [17:0]\coeff_out_s_reg[15]_13 ;
  wire [17:0]\coeff_out_s_reg[16]_37 ;
  wire [17:0]\coeff_out_s_reg[17]_21 ;
  wire [17:0]\coeff_out_s_reg[18]_45 ;
  wire [17:0]\coeff_out_s_reg[19]_5 ;
  wire [17:0]\coeff_out_s_reg[1]_15 ;
  wire [17:0]\coeff_out_s_reg[20]_29 ;
  wire [17:0]\coeff_out_s_reg[21]_49 ;
  wire [17:0]\coeff_out_s_reg[22]_9 ;
  wire [17:0]\coeff_out_s_reg[23]_33 ;
  wire [17:0]\coeff_out_s_reg[24]_17 ;
  wire [17:0]\coeff_out_s_reg[25]_41 ;
  wire [17:0]\coeff_out_s_reg[26]_1 ;
  wire [17:0]\coeff_out_s_reg[27]_25 ;
  wire [17:0]\coeff_out_s_reg[28]_54 ;
  wire [17:0]\coeff_out_s_reg[29]_14 ;
  wire [17:0]\coeff_out_s_reg[2]_39 ;
  wire [17:0]\coeff_out_s_reg[30]_38 ;
  wire [17:0]\coeff_out_s_reg[31]_22 ;
  wire [17:0]\coeff_out_s_reg[32]_46 ;
  wire [17:0]\coeff_out_s_reg[33]_6 ;
  wire [17:0]\coeff_out_s_reg[34]_30 ;
  wire [17:0]\coeff_out_s_reg[35]_50 ;
  wire [17:0]\coeff_out_s_reg[36]_10 ;
  wire [17:0]\coeff_out_s_reg[37]_34 ;
  wire [17:0]\coeff_out_s_reg[38]_18 ;
  wire [17:0]\coeff_out_s_reg[39]_42 ;
  wire [17:0]\coeff_out_s_reg[3]_23 ;
  wire [17:0]\coeff_out_s_reg[40]_2 ;
  wire [17:0]\coeff_out_s_reg[41]_26 ;
  wire [17:0]\coeff_out_s_reg[42]_52 ;
  wire [17:0]\coeff_out_s_reg[43]_12 ;
  wire [17:0]\coeff_out_s_reg[44]_36 ;
  wire [17:0]\coeff_out_s_reg[45]_20 ;
  wire [17:0]\coeff_out_s_reg[46]_44 ;
  wire [17:0]\coeff_out_s_reg[47]_4 ;
  wire [17:0]\coeff_out_s_reg[48]_28 ;
  wire [17:0]\coeff_out_s_reg[49]_48 ;
  wire [17:0]\coeff_out_s_reg[4]_47 ;
  wire [17:0]\coeff_out_s_reg[50]_8 ;
  wire [17:0]\coeff_out_s_reg[51]_32 ;
  wire [17:0]\coeff_out_s_reg[52]_16 ;
  wire [17:0]\coeff_out_s_reg[53]_40 ;
  wire [17:0]\coeff_out_s_reg[54]_0 ;
  wire [17:0]\coeff_out_s_reg[55]_24 ;
  wire [17:0]\coeff_out_s_reg[5]_7 ;
  wire [17:0]\coeff_out_s_reg[6]_31 ;
  wire [17:0]\coeff_out_s_reg[7]_51 ;
  wire [17:0]\coeff_out_s_reg[8]_11 ;
  wire [17:0]\coeff_out_s_reg[9]_35 ;
  wire [31:0]data_out_s;
  wire [9:0]\index1_reg[9] ;
  wire [9:0]\index1_reg_rep[9]__0 ;
  wire [9:0]\index1_reg_rep[9]__1 ;
  wire [9:0]\index1_reg_rep[9]__10 ;
  wire [9:0]\index1_reg_rep[9]__11 ;
  wire [9:0]\index1_reg_rep[9]__12 ;
  wire [9:0]\index1_reg_rep[9]__13 ;
  wire [9:0]\index1_reg_rep[9]__14 ;
  wire [9:0]\index1_reg_rep[9]__15 ;
  wire [9:0]\index1_reg_rep[9]__16 ;
  wire [9:0]\index1_reg_rep[9]__17 ;
  wire [9:0]\index1_reg_rep[9]__18 ;
  wire [9:0]\index1_reg_rep[9]__19 ;
  wire [9:0]\index1_reg_rep[9]__2 ;
  wire [9:0]\index1_reg_rep[9]__20 ;
  wire [9:0]\index1_reg_rep[9]__21 ;
  wire [9:0]\index1_reg_rep[9]__22 ;
  wire [9:0]\index1_reg_rep[9]__23 ;
  wire [9:0]\index1_reg_rep[9]__24 ;
  wire [9:0]\index1_reg_rep[9]__25 ;
  wire [9:0]\index1_reg_rep[9]__26 ;
  wire [9:0]\index1_reg_rep[9]__27 ;
  wire [9:0]\index1_reg_rep[9]__28 ;
  wire [9:0]\index1_reg_rep[9]__29 ;
  wire [9:0]\index1_reg_rep[9]__3 ;
  wire [9:0]\index1_reg_rep[9]__30 ;
  wire [9:0]\index1_reg_rep[9]__31 ;
  wire [9:0]\index1_reg_rep[9]__32 ;
  wire [9:0]\index1_reg_rep[9]__33 ;
  wire [9:0]\index1_reg_rep[9]__34 ;
  wire [9:0]\index1_reg_rep[9]__35 ;
  wire [9:0]\index1_reg_rep[9]__36 ;
  wire [9:0]\index1_reg_rep[9]__37 ;
  wire [9:0]\index1_reg_rep[9]__38 ;
  wire [9:0]\index1_reg_rep[9]__39 ;
  wire [9:0]\index1_reg_rep[9]__4 ;
  wire [9:0]\index1_reg_rep[9]__40 ;
  wire [9:0]\index1_reg_rep[9]__41 ;
  wire [9:0]\index1_reg_rep[9]__42 ;
  wire [9:0]\index1_reg_rep[9]__43 ;
  wire [9:0]\index1_reg_rep[9]__44 ;
  wire [9:0]\index1_reg_rep[9]__45 ;
  wire [9:0]\index1_reg_rep[9]__46 ;
  wire [9:0]\index1_reg_rep[9]__47 ;
  wire [9:0]\index1_reg_rep[9]__48 ;
  wire [9:0]\index1_reg_rep[9]__49 ;
  wire [9:0]\index1_reg_rep[9]__5 ;
  wire [9:0]\index1_reg_rep[9]__50 ;
  wire [9:0]\index1_reg_rep[9]__51 ;
  wire [9:0]\index1_reg_rep[9]__52 ;
  wire [9:0]\index1_reg_rep[9]__53 ;
  wire [9:0]\index1_reg_rep[9]__6 ;
  wire [9:0]\index1_reg_rep[9]__7 ;
  wire [9:0]\index1_reg_rep[9]__8 ;
  wire [9:0]\index1_reg_rep[9]__9 ;
  wire \mult_data_reg_n_106_[28] ;
  wire \mult_data_reg_n_106_[29] ;
  wire \mult_data_reg_n_106_[30] ;
  wire \mult_data_reg_n_106_[31] ;
  wire \mult_data_reg_n_106_[32] ;
  wire \mult_data_reg_n_106_[33] ;
  wire \mult_data_reg_n_106_[34] ;
  wire \mult_data_reg_n_106_[35] ;
  wire \mult_data_reg_n_106_[36] ;
  wire \mult_data_reg_n_106_[37] ;
  wire \mult_data_reg_n_106_[38] ;
  wire \mult_data_reg_n_106_[39] ;
  wire \mult_data_reg_n_106_[40] ;
  wire \mult_data_reg_n_106_[41] ;
  wire \mult_data_reg_n_106_[42] ;
  wire \mult_data_reg_n_106_[43] ;
  wire \mult_data_reg_n_106_[44] ;
  wire \mult_data_reg_n_106_[45] ;
  wire \mult_data_reg_n_106_[46] ;
  wire \mult_data_reg_n_106_[47] ;
  wire \mult_data_reg_n_106_[48] ;
  wire \mult_data_reg_n_106_[49] ;
  wire \mult_data_reg_n_106_[50] ;
  wire \mult_data_reg_n_106_[51] ;
  wire \mult_data_reg_n_106_[52] ;
  wire \mult_data_reg_n_106_[53] ;
  wire \mult_data_reg_n_106_[54] ;
  wire \mult_data_reg_n_106_[55] ;
  wire \mult_data_reg_n_107_[28] ;
  wire \mult_data_reg_n_107_[29] ;
  wire \mult_data_reg_n_107_[30] ;
  wire \mult_data_reg_n_107_[31] ;
  wire \mult_data_reg_n_107_[32] ;
  wire \mult_data_reg_n_107_[33] ;
  wire \mult_data_reg_n_107_[34] ;
  wire \mult_data_reg_n_107_[35] ;
  wire \mult_data_reg_n_107_[36] ;
  wire \mult_data_reg_n_107_[37] ;
  wire \mult_data_reg_n_107_[38] ;
  wire \mult_data_reg_n_107_[39] ;
  wire \mult_data_reg_n_107_[40] ;
  wire \mult_data_reg_n_107_[41] ;
  wire \mult_data_reg_n_107_[42] ;
  wire \mult_data_reg_n_107_[43] ;
  wire \mult_data_reg_n_107_[44] ;
  wire \mult_data_reg_n_107_[45] ;
  wire \mult_data_reg_n_107_[46] ;
  wire \mult_data_reg_n_107_[47] ;
  wire \mult_data_reg_n_107_[48] ;
  wire \mult_data_reg_n_107_[49] ;
  wire \mult_data_reg_n_107_[50] ;
  wire \mult_data_reg_n_107_[51] ;
  wire \mult_data_reg_n_107_[52] ;
  wire \mult_data_reg_n_107_[53] ;
  wire \mult_data_reg_n_107_[54] ;
  wire \mult_data_reg_n_107_[55] ;
  wire \mult_data_reg_n_108_[28] ;
  wire \mult_data_reg_n_108_[29] ;
  wire \mult_data_reg_n_108_[30] ;
  wire \mult_data_reg_n_108_[31] ;
  wire \mult_data_reg_n_108_[32] ;
  wire \mult_data_reg_n_108_[33] ;
  wire \mult_data_reg_n_108_[34] ;
  wire \mult_data_reg_n_108_[35] ;
  wire \mult_data_reg_n_108_[36] ;
  wire \mult_data_reg_n_108_[37] ;
  wire \mult_data_reg_n_108_[38] ;
  wire \mult_data_reg_n_108_[39] ;
  wire \mult_data_reg_n_108_[40] ;
  wire \mult_data_reg_n_108_[41] ;
  wire \mult_data_reg_n_108_[42] ;
  wire \mult_data_reg_n_108_[43] ;
  wire \mult_data_reg_n_108_[44] ;
  wire \mult_data_reg_n_108_[45] ;
  wire \mult_data_reg_n_108_[46] ;
  wire \mult_data_reg_n_108_[47] ;
  wire \mult_data_reg_n_108_[48] ;
  wire \mult_data_reg_n_108_[49] ;
  wire \mult_data_reg_n_108_[50] ;
  wire \mult_data_reg_n_108_[51] ;
  wire \mult_data_reg_n_108_[52] ;
  wire \mult_data_reg_n_108_[53] ;
  wire \mult_data_reg_n_108_[54] ;
  wire \mult_data_reg_n_108_[55] ;
  wire \mult_data_reg_n_109_[28] ;
  wire \mult_data_reg_n_109_[29] ;
  wire \mult_data_reg_n_109_[30] ;
  wire \mult_data_reg_n_109_[31] ;
  wire \mult_data_reg_n_109_[32] ;
  wire \mult_data_reg_n_109_[33] ;
  wire \mult_data_reg_n_109_[34] ;
  wire \mult_data_reg_n_109_[35] ;
  wire \mult_data_reg_n_109_[36] ;
  wire \mult_data_reg_n_109_[37] ;
  wire \mult_data_reg_n_109_[38] ;
  wire \mult_data_reg_n_109_[39] ;
  wire \mult_data_reg_n_109_[40] ;
  wire \mult_data_reg_n_109_[41] ;
  wire \mult_data_reg_n_109_[42] ;
  wire \mult_data_reg_n_109_[43] ;
  wire \mult_data_reg_n_109_[44] ;
  wire \mult_data_reg_n_109_[45] ;
  wire \mult_data_reg_n_109_[46] ;
  wire \mult_data_reg_n_109_[47] ;
  wire \mult_data_reg_n_109_[48] ;
  wire \mult_data_reg_n_109_[49] ;
  wire \mult_data_reg_n_109_[50] ;
  wire \mult_data_reg_n_109_[51] ;
  wire \mult_data_reg_n_109_[52] ;
  wire \mult_data_reg_n_109_[53] ;
  wire \mult_data_reg_n_109_[54] ;
  wire \mult_data_reg_n_109_[55] ;
  wire \mult_data_reg_n_110_[28] ;
  wire \mult_data_reg_n_110_[29] ;
  wire \mult_data_reg_n_110_[30] ;
  wire \mult_data_reg_n_110_[31] ;
  wire \mult_data_reg_n_110_[32] ;
  wire \mult_data_reg_n_110_[33] ;
  wire \mult_data_reg_n_110_[34] ;
  wire \mult_data_reg_n_110_[35] ;
  wire \mult_data_reg_n_110_[36] ;
  wire \mult_data_reg_n_110_[37] ;
  wire \mult_data_reg_n_110_[38] ;
  wire \mult_data_reg_n_110_[39] ;
  wire \mult_data_reg_n_110_[40] ;
  wire \mult_data_reg_n_110_[41] ;
  wire \mult_data_reg_n_110_[42] ;
  wire \mult_data_reg_n_110_[43] ;
  wire \mult_data_reg_n_110_[44] ;
  wire \mult_data_reg_n_110_[45] ;
  wire \mult_data_reg_n_110_[46] ;
  wire \mult_data_reg_n_110_[47] ;
  wire \mult_data_reg_n_110_[48] ;
  wire \mult_data_reg_n_110_[49] ;
  wire \mult_data_reg_n_110_[50] ;
  wire \mult_data_reg_n_110_[51] ;
  wire \mult_data_reg_n_110_[52] ;
  wire \mult_data_reg_n_110_[53] ;
  wire \mult_data_reg_n_110_[54] ;
  wire \mult_data_reg_n_110_[55] ;
  wire \mult_data_reg_n_111_[28] ;
  wire \mult_data_reg_n_111_[29] ;
  wire \mult_data_reg_n_111_[30] ;
  wire \mult_data_reg_n_111_[31] ;
  wire \mult_data_reg_n_111_[32] ;
  wire \mult_data_reg_n_111_[33] ;
  wire \mult_data_reg_n_111_[34] ;
  wire \mult_data_reg_n_111_[35] ;
  wire \mult_data_reg_n_111_[36] ;
  wire \mult_data_reg_n_111_[37] ;
  wire \mult_data_reg_n_111_[38] ;
  wire \mult_data_reg_n_111_[39] ;
  wire \mult_data_reg_n_111_[40] ;
  wire \mult_data_reg_n_111_[41] ;
  wire \mult_data_reg_n_111_[42] ;
  wire \mult_data_reg_n_111_[43] ;
  wire \mult_data_reg_n_111_[44] ;
  wire \mult_data_reg_n_111_[45] ;
  wire \mult_data_reg_n_111_[46] ;
  wire \mult_data_reg_n_111_[47] ;
  wire \mult_data_reg_n_111_[48] ;
  wire \mult_data_reg_n_111_[49] ;
  wire \mult_data_reg_n_111_[50] ;
  wire \mult_data_reg_n_111_[51] ;
  wire \mult_data_reg_n_111_[52] ;
  wire \mult_data_reg_n_111_[53] ;
  wire \mult_data_reg_n_111_[54] ;
  wire \mult_data_reg_n_111_[55] ;
  wire \mult_data_reg_n_112_[28] ;
  wire \mult_data_reg_n_112_[29] ;
  wire \mult_data_reg_n_112_[30] ;
  wire \mult_data_reg_n_112_[31] ;
  wire \mult_data_reg_n_112_[32] ;
  wire \mult_data_reg_n_112_[33] ;
  wire \mult_data_reg_n_112_[34] ;
  wire \mult_data_reg_n_112_[35] ;
  wire \mult_data_reg_n_112_[36] ;
  wire \mult_data_reg_n_112_[37] ;
  wire \mult_data_reg_n_112_[38] ;
  wire \mult_data_reg_n_112_[39] ;
  wire \mult_data_reg_n_112_[40] ;
  wire \mult_data_reg_n_112_[41] ;
  wire \mult_data_reg_n_112_[42] ;
  wire \mult_data_reg_n_112_[43] ;
  wire \mult_data_reg_n_112_[44] ;
  wire \mult_data_reg_n_112_[45] ;
  wire \mult_data_reg_n_112_[46] ;
  wire \mult_data_reg_n_112_[47] ;
  wire \mult_data_reg_n_112_[48] ;
  wire \mult_data_reg_n_112_[49] ;
  wire \mult_data_reg_n_112_[50] ;
  wire \mult_data_reg_n_112_[51] ;
  wire \mult_data_reg_n_112_[52] ;
  wire \mult_data_reg_n_112_[53] ;
  wire \mult_data_reg_n_112_[54] ;
  wire \mult_data_reg_n_112_[55] ;
  wire \mult_data_reg_n_113_[28] ;
  wire \mult_data_reg_n_113_[29] ;
  wire \mult_data_reg_n_113_[30] ;
  wire \mult_data_reg_n_113_[31] ;
  wire \mult_data_reg_n_113_[32] ;
  wire \mult_data_reg_n_113_[33] ;
  wire \mult_data_reg_n_113_[34] ;
  wire \mult_data_reg_n_113_[35] ;
  wire \mult_data_reg_n_113_[36] ;
  wire \mult_data_reg_n_113_[37] ;
  wire \mult_data_reg_n_113_[38] ;
  wire \mult_data_reg_n_113_[39] ;
  wire \mult_data_reg_n_113_[40] ;
  wire \mult_data_reg_n_113_[41] ;
  wire \mult_data_reg_n_113_[42] ;
  wire \mult_data_reg_n_113_[43] ;
  wire \mult_data_reg_n_113_[44] ;
  wire \mult_data_reg_n_113_[45] ;
  wire \mult_data_reg_n_113_[46] ;
  wire \mult_data_reg_n_113_[47] ;
  wire \mult_data_reg_n_113_[48] ;
  wire \mult_data_reg_n_113_[49] ;
  wire \mult_data_reg_n_113_[50] ;
  wire \mult_data_reg_n_113_[51] ;
  wire \mult_data_reg_n_113_[52] ;
  wire \mult_data_reg_n_113_[53] ;
  wire \mult_data_reg_n_113_[54] ;
  wire \mult_data_reg_n_113_[55] ;
  wire \mult_data_reg_n_114_[28] ;
  wire \mult_data_reg_n_114_[29] ;
  wire \mult_data_reg_n_114_[30] ;
  wire \mult_data_reg_n_114_[31] ;
  wire \mult_data_reg_n_114_[32] ;
  wire \mult_data_reg_n_114_[33] ;
  wire \mult_data_reg_n_114_[34] ;
  wire \mult_data_reg_n_114_[35] ;
  wire \mult_data_reg_n_114_[36] ;
  wire \mult_data_reg_n_114_[37] ;
  wire \mult_data_reg_n_114_[38] ;
  wire \mult_data_reg_n_114_[39] ;
  wire \mult_data_reg_n_114_[40] ;
  wire \mult_data_reg_n_114_[41] ;
  wire \mult_data_reg_n_114_[42] ;
  wire \mult_data_reg_n_114_[43] ;
  wire \mult_data_reg_n_114_[44] ;
  wire \mult_data_reg_n_114_[45] ;
  wire \mult_data_reg_n_114_[46] ;
  wire \mult_data_reg_n_114_[47] ;
  wire \mult_data_reg_n_114_[48] ;
  wire \mult_data_reg_n_114_[49] ;
  wire \mult_data_reg_n_114_[50] ;
  wire \mult_data_reg_n_114_[51] ;
  wire \mult_data_reg_n_114_[52] ;
  wire \mult_data_reg_n_114_[53] ;
  wire \mult_data_reg_n_114_[54] ;
  wire \mult_data_reg_n_114_[55] ;
  wire \mult_data_reg_n_115_[28] ;
  wire \mult_data_reg_n_115_[29] ;
  wire \mult_data_reg_n_115_[30] ;
  wire \mult_data_reg_n_115_[31] ;
  wire \mult_data_reg_n_115_[32] ;
  wire \mult_data_reg_n_115_[33] ;
  wire \mult_data_reg_n_115_[34] ;
  wire \mult_data_reg_n_115_[35] ;
  wire \mult_data_reg_n_115_[36] ;
  wire \mult_data_reg_n_115_[37] ;
  wire \mult_data_reg_n_115_[38] ;
  wire \mult_data_reg_n_115_[39] ;
  wire \mult_data_reg_n_115_[40] ;
  wire \mult_data_reg_n_115_[41] ;
  wire \mult_data_reg_n_115_[42] ;
  wire \mult_data_reg_n_115_[43] ;
  wire \mult_data_reg_n_115_[44] ;
  wire \mult_data_reg_n_115_[45] ;
  wire \mult_data_reg_n_115_[46] ;
  wire \mult_data_reg_n_115_[47] ;
  wire \mult_data_reg_n_115_[48] ;
  wire \mult_data_reg_n_115_[49] ;
  wire \mult_data_reg_n_115_[50] ;
  wire \mult_data_reg_n_115_[51] ;
  wire \mult_data_reg_n_115_[52] ;
  wire \mult_data_reg_n_115_[53] ;
  wire \mult_data_reg_n_115_[54] ;
  wire \mult_data_reg_n_115_[55] ;
  wire \mult_data_reg_n_116_[28] ;
  wire \mult_data_reg_n_116_[29] ;
  wire \mult_data_reg_n_116_[30] ;
  wire \mult_data_reg_n_116_[31] ;
  wire \mult_data_reg_n_116_[32] ;
  wire \mult_data_reg_n_116_[33] ;
  wire \mult_data_reg_n_116_[34] ;
  wire \mult_data_reg_n_116_[35] ;
  wire \mult_data_reg_n_116_[36] ;
  wire \mult_data_reg_n_116_[37] ;
  wire \mult_data_reg_n_116_[38] ;
  wire \mult_data_reg_n_116_[39] ;
  wire \mult_data_reg_n_116_[40] ;
  wire \mult_data_reg_n_116_[41] ;
  wire \mult_data_reg_n_116_[42] ;
  wire \mult_data_reg_n_116_[43] ;
  wire \mult_data_reg_n_116_[44] ;
  wire \mult_data_reg_n_116_[45] ;
  wire \mult_data_reg_n_116_[46] ;
  wire \mult_data_reg_n_116_[47] ;
  wire \mult_data_reg_n_116_[48] ;
  wire \mult_data_reg_n_116_[49] ;
  wire \mult_data_reg_n_116_[50] ;
  wire \mult_data_reg_n_116_[51] ;
  wire \mult_data_reg_n_116_[52] ;
  wire \mult_data_reg_n_116_[53] ;
  wire \mult_data_reg_n_116_[54] ;
  wire \mult_data_reg_n_116_[55] ;
  wire \mult_data_reg_n_117_[28] ;
  wire \mult_data_reg_n_117_[29] ;
  wire \mult_data_reg_n_117_[30] ;
  wire \mult_data_reg_n_117_[31] ;
  wire \mult_data_reg_n_117_[32] ;
  wire \mult_data_reg_n_117_[33] ;
  wire \mult_data_reg_n_117_[34] ;
  wire \mult_data_reg_n_117_[35] ;
  wire \mult_data_reg_n_117_[36] ;
  wire \mult_data_reg_n_117_[37] ;
  wire \mult_data_reg_n_117_[38] ;
  wire \mult_data_reg_n_117_[39] ;
  wire \mult_data_reg_n_117_[40] ;
  wire \mult_data_reg_n_117_[41] ;
  wire \mult_data_reg_n_117_[42] ;
  wire \mult_data_reg_n_117_[43] ;
  wire \mult_data_reg_n_117_[44] ;
  wire \mult_data_reg_n_117_[45] ;
  wire \mult_data_reg_n_117_[46] ;
  wire \mult_data_reg_n_117_[47] ;
  wire \mult_data_reg_n_117_[48] ;
  wire \mult_data_reg_n_117_[49] ;
  wire \mult_data_reg_n_117_[50] ;
  wire \mult_data_reg_n_117_[51] ;
  wire \mult_data_reg_n_117_[52] ;
  wire \mult_data_reg_n_117_[53] ;
  wire \mult_data_reg_n_117_[54] ;
  wire \mult_data_reg_n_117_[55] ;
  wire \mult_data_reg_n_118_[28] ;
  wire \mult_data_reg_n_118_[29] ;
  wire \mult_data_reg_n_118_[30] ;
  wire \mult_data_reg_n_118_[31] ;
  wire \mult_data_reg_n_118_[32] ;
  wire \mult_data_reg_n_118_[33] ;
  wire \mult_data_reg_n_118_[34] ;
  wire \mult_data_reg_n_118_[35] ;
  wire \mult_data_reg_n_118_[36] ;
  wire \mult_data_reg_n_118_[37] ;
  wire \mult_data_reg_n_118_[38] ;
  wire \mult_data_reg_n_118_[39] ;
  wire \mult_data_reg_n_118_[40] ;
  wire \mult_data_reg_n_118_[41] ;
  wire \mult_data_reg_n_118_[42] ;
  wire \mult_data_reg_n_118_[43] ;
  wire \mult_data_reg_n_118_[44] ;
  wire \mult_data_reg_n_118_[45] ;
  wire \mult_data_reg_n_118_[46] ;
  wire \mult_data_reg_n_118_[47] ;
  wire \mult_data_reg_n_118_[48] ;
  wire \mult_data_reg_n_118_[49] ;
  wire \mult_data_reg_n_118_[50] ;
  wire \mult_data_reg_n_118_[51] ;
  wire \mult_data_reg_n_118_[52] ;
  wire \mult_data_reg_n_118_[53] ;
  wire \mult_data_reg_n_118_[54] ;
  wire \mult_data_reg_n_118_[55] ;
  wire \mult_data_reg_n_119_[28] ;
  wire \mult_data_reg_n_119_[29] ;
  wire \mult_data_reg_n_119_[30] ;
  wire \mult_data_reg_n_119_[31] ;
  wire \mult_data_reg_n_119_[32] ;
  wire \mult_data_reg_n_119_[33] ;
  wire \mult_data_reg_n_119_[34] ;
  wire \mult_data_reg_n_119_[35] ;
  wire \mult_data_reg_n_119_[36] ;
  wire \mult_data_reg_n_119_[37] ;
  wire \mult_data_reg_n_119_[38] ;
  wire \mult_data_reg_n_119_[39] ;
  wire \mult_data_reg_n_119_[40] ;
  wire \mult_data_reg_n_119_[41] ;
  wire \mult_data_reg_n_119_[42] ;
  wire \mult_data_reg_n_119_[43] ;
  wire \mult_data_reg_n_119_[44] ;
  wire \mult_data_reg_n_119_[45] ;
  wire \mult_data_reg_n_119_[46] ;
  wire \mult_data_reg_n_119_[47] ;
  wire \mult_data_reg_n_119_[48] ;
  wire \mult_data_reg_n_119_[49] ;
  wire \mult_data_reg_n_119_[50] ;
  wire \mult_data_reg_n_119_[51] ;
  wire \mult_data_reg_n_119_[52] ;
  wire \mult_data_reg_n_119_[53] ;
  wire \mult_data_reg_n_119_[54] ;
  wire \mult_data_reg_n_119_[55] ;
  wire \mult_data_reg_n_120_[28] ;
  wire \mult_data_reg_n_120_[29] ;
  wire \mult_data_reg_n_120_[30] ;
  wire \mult_data_reg_n_120_[31] ;
  wire \mult_data_reg_n_120_[32] ;
  wire \mult_data_reg_n_120_[33] ;
  wire \mult_data_reg_n_120_[34] ;
  wire \mult_data_reg_n_120_[35] ;
  wire \mult_data_reg_n_120_[36] ;
  wire \mult_data_reg_n_120_[37] ;
  wire \mult_data_reg_n_120_[38] ;
  wire \mult_data_reg_n_120_[39] ;
  wire \mult_data_reg_n_120_[40] ;
  wire \mult_data_reg_n_120_[41] ;
  wire \mult_data_reg_n_120_[42] ;
  wire \mult_data_reg_n_120_[43] ;
  wire \mult_data_reg_n_120_[44] ;
  wire \mult_data_reg_n_120_[45] ;
  wire \mult_data_reg_n_120_[46] ;
  wire \mult_data_reg_n_120_[47] ;
  wire \mult_data_reg_n_120_[48] ;
  wire \mult_data_reg_n_120_[49] ;
  wire \mult_data_reg_n_120_[50] ;
  wire \mult_data_reg_n_120_[51] ;
  wire \mult_data_reg_n_120_[52] ;
  wire \mult_data_reg_n_120_[53] ;
  wire \mult_data_reg_n_120_[54] ;
  wire \mult_data_reg_n_120_[55] ;
  wire \mult_data_reg_n_121_[28] ;
  wire \mult_data_reg_n_121_[29] ;
  wire \mult_data_reg_n_121_[30] ;
  wire \mult_data_reg_n_121_[31] ;
  wire \mult_data_reg_n_121_[32] ;
  wire \mult_data_reg_n_121_[33] ;
  wire \mult_data_reg_n_121_[34] ;
  wire \mult_data_reg_n_121_[35] ;
  wire \mult_data_reg_n_121_[36] ;
  wire \mult_data_reg_n_121_[37] ;
  wire \mult_data_reg_n_121_[38] ;
  wire \mult_data_reg_n_121_[39] ;
  wire \mult_data_reg_n_121_[40] ;
  wire \mult_data_reg_n_121_[41] ;
  wire \mult_data_reg_n_121_[42] ;
  wire \mult_data_reg_n_121_[43] ;
  wire \mult_data_reg_n_121_[44] ;
  wire \mult_data_reg_n_121_[45] ;
  wire \mult_data_reg_n_121_[46] ;
  wire \mult_data_reg_n_121_[47] ;
  wire \mult_data_reg_n_121_[48] ;
  wire \mult_data_reg_n_121_[49] ;
  wire \mult_data_reg_n_121_[50] ;
  wire \mult_data_reg_n_121_[51] ;
  wire \mult_data_reg_n_121_[52] ;
  wire \mult_data_reg_n_121_[53] ;
  wire \mult_data_reg_n_121_[54] ;
  wire \mult_data_reg_n_121_[55] ;
  wire \mult_data_reg_n_122_[28] ;
  wire \mult_data_reg_n_122_[29] ;
  wire \mult_data_reg_n_122_[30] ;
  wire \mult_data_reg_n_122_[31] ;
  wire \mult_data_reg_n_122_[32] ;
  wire \mult_data_reg_n_122_[33] ;
  wire \mult_data_reg_n_122_[34] ;
  wire \mult_data_reg_n_122_[35] ;
  wire \mult_data_reg_n_122_[36] ;
  wire \mult_data_reg_n_122_[37] ;
  wire \mult_data_reg_n_122_[38] ;
  wire \mult_data_reg_n_122_[39] ;
  wire \mult_data_reg_n_122_[40] ;
  wire \mult_data_reg_n_122_[41] ;
  wire \mult_data_reg_n_122_[42] ;
  wire \mult_data_reg_n_122_[43] ;
  wire \mult_data_reg_n_122_[44] ;
  wire \mult_data_reg_n_122_[45] ;
  wire \mult_data_reg_n_122_[46] ;
  wire \mult_data_reg_n_122_[47] ;
  wire \mult_data_reg_n_122_[48] ;
  wire \mult_data_reg_n_122_[49] ;
  wire \mult_data_reg_n_122_[50] ;
  wire \mult_data_reg_n_122_[51] ;
  wire \mult_data_reg_n_122_[52] ;
  wire \mult_data_reg_n_122_[53] ;
  wire \mult_data_reg_n_122_[54] ;
  wire \mult_data_reg_n_122_[55] ;
  wire \mult_data_reg_n_123_[28] ;
  wire \mult_data_reg_n_123_[29] ;
  wire \mult_data_reg_n_123_[30] ;
  wire \mult_data_reg_n_123_[31] ;
  wire \mult_data_reg_n_123_[32] ;
  wire \mult_data_reg_n_123_[33] ;
  wire \mult_data_reg_n_123_[34] ;
  wire \mult_data_reg_n_123_[35] ;
  wire \mult_data_reg_n_123_[36] ;
  wire \mult_data_reg_n_123_[37] ;
  wire \mult_data_reg_n_123_[38] ;
  wire \mult_data_reg_n_123_[39] ;
  wire \mult_data_reg_n_123_[40] ;
  wire \mult_data_reg_n_123_[41] ;
  wire \mult_data_reg_n_123_[42] ;
  wire \mult_data_reg_n_123_[43] ;
  wire \mult_data_reg_n_123_[44] ;
  wire \mult_data_reg_n_123_[45] ;
  wire \mult_data_reg_n_123_[46] ;
  wire \mult_data_reg_n_123_[47] ;
  wire \mult_data_reg_n_123_[48] ;
  wire \mult_data_reg_n_123_[49] ;
  wire \mult_data_reg_n_123_[50] ;
  wire \mult_data_reg_n_123_[51] ;
  wire \mult_data_reg_n_123_[52] ;
  wire \mult_data_reg_n_123_[53] ;
  wire \mult_data_reg_n_123_[54] ;
  wire \mult_data_reg_n_123_[55] ;
  wire \mult_data_reg_n_124_[28] ;
  wire \mult_data_reg_n_124_[29] ;
  wire \mult_data_reg_n_124_[30] ;
  wire \mult_data_reg_n_124_[31] ;
  wire \mult_data_reg_n_124_[32] ;
  wire \mult_data_reg_n_124_[33] ;
  wire \mult_data_reg_n_124_[34] ;
  wire \mult_data_reg_n_124_[35] ;
  wire \mult_data_reg_n_124_[36] ;
  wire \mult_data_reg_n_124_[37] ;
  wire \mult_data_reg_n_124_[38] ;
  wire \mult_data_reg_n_124_[39] ;
  wire \mult_data_reg_n_124_[40] ;
  wire \mult_data_reg_n_124_[41] ;
  wire \mult_data_reg_n_124_[42] ;
  wire \mult_data_reg_n_124_[43] ;
  wire \mult_data_reg_n_124_[44] ;
  wire \mult_data_reg_n_124_[45] ;
  wire \mult_data_reg_n_124_[46] ;
  wire \mult_data_reg_n_124_[47] ;
  wire \mult_data_reg_n_124_[48] ;
  wire \mult_data_reg_n_124_[49] ;
  wire \mult_data_reg_n_124_[50] ;
  wire \mult_data_reg_n_124_[51] ;
  wire \mult_data_reg_n_124_[52] ;
  wire \mult_data_reg_n_124_[53] ;
  wire \mult_data_reg_n_124_[54] ;
  wire \mult_data_reg_n_124_[55] ;
  wire \mult_data_reg_n_125_[28] ;
  wire \mult_data_reg_n_125_[29] ;
  wire \mult_data_reg_n_125_[30] ;
  wire \mult_data_reg_n_125_[31] ;
  wire \mult_data_reg_n_125_[32] ;
  wire \mult_data_reg_n_125_[33] ;
  wire \mult_data_reg_n_125_[34] ;
  wire \mult_data_reg_n_125_[35] ;
  wire \mult_data_reg_n_125_[36] ;
  wire \mult_data_reg_n_125_[37] ;
  wire \mult_data_reg_n_125_[38] ;
  wire \mult_data_reg_n_125_[39] ;
  wire \mult_data_reg_n_125_[40] ;
  wire \mult_data_reg_n_125_[41] ;
  wire \mult_data_reg_n_125_[42] ;
  wire \mult_data_reg_n_125_[43] ;
  wire \mult_data_reg_n_125_[44] ;
  wire \mult_data_reg_n_125_[45] ;
  wire \mult_data_reg_n_125_[46] ;
  wire \mult_data_reg_n_125_[47] ;
  wire \mult_data_reg_n_125_[48] ;
  wire \mult_data_reg_n_125_[49] ;
  wire \mult_data_reg_n_125_[50] ;
  wire \mult_data_reg_n_125_[51] ;
  wire \mult_data_reg_n_125_[52] ;
  wire \mult_data_reg_n_125_[53] ;
  wire \mult_data_reg_n_125_[54] ;
  wire \mult_data_reg_n_125_[55] ;
  wire \mult_data_reg_n_126_[28] ;
  wire \mult_data_reg_n_126_[29] ;
  wire \mult_data_reg_n_126_[30] ;
  wire \mult_data_reg_n_126_[31] ;
  wire \mult_data_reg_n_126_[32] ;
  wire \mult_data_reg_n_126_[33] ;
  wire \mult_data_reg_n_126_[34] ;
  wire \mult_data_reg_n_126_[35] ;
  wire \mult_data_reg_n_126_[36] ;
  wire \mult_data_reg_n_126_[37] ;
  wire \mult_data_reg_n_126_[38] ;
  wire \mult_data_reg_n_126_[39] ;
  wire \mult_data_reg_n_126_[40] ;
  wire \mult_data_reg_n_126_[41] ;
  wire \mult_data_reg_n_126_[42] ;
  wire \mult_data_reg_n_126_[43] ;
  wire \mult_data_reg_n_126_[44] ;
  wire \mult_data_reg_n_126_[45] ;
  wire \mult_data_reg_n_126_[46] ;
  wire \mult_data_reg_n_126_[47] ;
  wire \mult_data_reg_n_126_[48] ;
  wire \mult_data_reg_n_126_[49] ;
  wire \mult_data_reg_n_126_[50] ;
  wire \mult_data_reg_n_126_[51] ;
  wire \mult_data_reg_n_126_[52] ;
  wire \mult_data_reg_n_126_[53] ;
  wire \mult_data_reg_n_126_[54] ;
  wire \mult_data_reg_n_126_[55] ;
  wire \mult_data_reg_n_127_[28] ;
  wire \mult_data_reg_n_127_[29] ;
  wire \mult_data_reg_n_127_[30] ;
  wire \mult_data_reg_n_127_[31] ;
  wire \mult_data_reg_n_127_[32] ;
  wire \mult_data_reg_n_127_[33] ;
  wire \mult_data_reg_n_127_[34] ;
  wire \mult_data_reg_n_127_[35] ;
  wire \mult_data_reg_n_127_[36] ;
  wire \mult_data_reg_n_127_[37] ;
  wire \mult_data_reg_n_127_[38] ;
  wire \mult_data_reg_n_127_[39] ;
  wire \mult_data_reg_n_127_[40] ;
  wire \mult_data_reg_n_127_[41] ;
  wire \mult_data_reg_n_127_[42] ;
  wire \mult_data_reg_n_127_[43] ;
  wire \mult_data_reg_n_127_[44] ;
  wire \mult_data_reg_n_127_[45] ;
  wire \mult_data_reg_n_127_[46] ;
  wire \mult_data_reg_n_127_[47] ;
  wire \mult_data_reg_n_127_[48] ;
  wire \mult_data_reg_n_127_[49] ;
  wire \mult_data_reg_n_127_[50] ;
  wire \mult_data_reg_n_127_[51] ;
  wire \mult_data_reg_n_127_[52] ;
  wire \mult_data_reg_n_127_[53] ;
  wire \mult_data_reg_n_127_[54] ;
  wire \mult_data_reg_n_127_[55] ;
  wire \mult_data_reg_n_128_[28] ;
  wire \mult_data_reg_n_128_[29] ;
  wire \mult_data_reg_n_128_[30] ;
  wire \mult_data_reg_n_128_[31] ;
  wire \mult_data_reg_n_128_[32] ;
  wire \mult_data_reg_n_128_[33] ;
  wire \mult_data_reg_n_128_[34] ;
  wire \mult_data_reg_n_128_[35] ;
  wire \mult_data_reg_n_128_[36] ;
  wire \mult_data_reg_n_128_[37] ;
  wire \mult_data_reg_n_128_[38] ;
  wire \mult_data_reg_n_128_[39] ;
  wire \mult_data_reg_n_128_[40] ;
  wire \mult_data_reg_n_128_[41] ;
  wire \mult_data_reg_n_128_[42] ;
  wire \mult_data_reg_n_128_[43] ;
  wire \mult_data_reg_n_128_[44] ;
  wire \mult_data_reg_n_128_[45] ;
  wire \mult_data_reg_n_128_[46] ;
  wire \mult_data_reg_n_128_[47] ;
  wire \mult_data_reg_n_128_[48] ;
  wire \mult_data_reg_n_128_[49] ;
  wire \mult_data_reg_n_128_[50] ;
  wire \mult_data_reg_n_128_[51] ;
  wire \mult_data_reg_n_128_[52] ;
  wire \mult_data_reg_n_128_[53] ;
  wire \mult_data_reg_n_128_[54] ;
  wire \mult_data_reg_n_128_[55] ;
  wire \mult_data_reg_n_129_[28] ;
  wire \mult_data_reg_n_129_[29] ;
  wire \mult_data_reg_n_129_[30] ;
  wire \mult_data_reg_n_129_[31] ;
  wire \mult_data_reg_n_129_[32] ;
  wire \mult_data_reg_n_129_[33] ;
  wire \mult_data_reg_n_129_[34] ;
  wire \mult_data_reg_n_129_[35] ;
  wire \mult_data_reg_n_129_[36] ;
  wire \mult_data_reg_n_129_[37] ;
  wire \mult_data_reg_n_129_[38] ;
  wire \mult_data_reg_n_129_[39] ;
  wire \mult_data_reg_n_129_[40] ;
  wire \mult_data_reg_n_129_[41] ;
  wire \mult_data_reg_n_129_[42] ;
  wire \mult_data_reg_n_129_[43] ;
  wire \mult_data_reg_n_129_[44] ;
  wire \mult_data_reg_n_129_[45] ;
  wire \mult_data_reg_n_129_[46] ;
  wire \mult_data_reg_n_129_[47] ;
  wire \mult_data_reg_n_129_[48] ;
  wire \mult_data_reg_n_129_[49] ;
  wire \mult_data_reg_n_129_[50] ;
  wire \mult_data_reg_n_129_[51] ;
  wire \mult_data_reg_n_129_[52] ;
  wire \mult_data_reg_n_129_[53] ;
  wire \mult_data_reg_n_129_[54] ;
  wire \mult_data_reg_n_129_[55] ;
  wire \mult_data_reg_n_130_[28] ;
  wire \mult_data_reg_n_130_[29] ;
  wire \mult_data_reg_n_130_[30] ;
  wire \mult_data_reg_n_130_[31] ;
  wire \mult_data_reg_n_130_[32] ;
  wire \mult_data_reg_n_130_[33] ;
  wire \mult_data_reg_n_130_[34] ;
  wire \mult_data_reg_n_130_[35] ;
  wire \mult_data_reg_n_130_[36] ;
  wire \mult_data_reg_n_130_[37] ;
  wire \mult_data_reg_n_130_[38] ;
  wire \mult_data_reg_n_130_[39] ;
  wire \mult_data_reg_n_130_[40] ;
  wire \mult_data_reg_n_130_[41] ;
  wire \mult_data_reg_n_130_[42] ;
  wire \mult_data_reg_n_130_[43] ;
  wire \mult_data_reg_n_130_[44] ;
  wire \mult_data_reg_n_130_[45] ;
  wire \mult_data_reg_n_130_[46] ;
  wire \mult_data_reg_n_130_[47] ;
  wire \mult_data_reg_n_130_[48] ;
  wire \mult_data_reg_n_130_[49] ;
  wire \mult_data_reg_n_130_[50] ;
  wire \mult_data_reg_n_130_[51] ;
  wire \mult_data_reg_n_130_[52] ;
  wire \mult_data_reg_n_130_[53] ;
  wire \mult_data_reg_n_130_[54] ;
  wire \mult_data_reg_n_130_[55] ;
  wire \mult_data_reg_n_131_[28] ;
  wire \mult_data_reg_n_131_[29] ;
  wire \mult_data_reg_n_131_[30] ;
  wire \mult_data_reg_n_131_[31] ;
  wire \mult_data_reg_n_131_[32] ;
  wire \mult_data_reg_n_131_[33] ;
  wire \mult_data_reg_n_131_[34] ;
  wire \mult_data_reg_n_131_[35] ;
  wire \mult_data_reg_n_131_[36] ;
  wire \mult_data_reg_n_131_[37] ;
  wire \mult_data_reg_n_131_[38] ;
  wire \mult_data_reg_n_131_[39] ;
  wire \mult_data_reg_n_131_[40] ;
  wire \mult_data_reg_n_131_[41] ;
  wire \mult_data_reg_n_131_[42] ;
  wire \mult_data_reg_n_131_[43] ;
  wire \mult_data_reg_n_131_[44] ;
  wire \mult_data_reg_n_131_[45] ;
  wire \mult_data_reg_n_131_[46] ;
  wire \mult_data_reg_n_131_[47] ;
  wire \mult_data_reg_n_131_[48] ;
  wire \mult_data_reg_n_131_[49] ;
  wire \mult_data_reg_n_131_[50] ;
  wire \mult_data_reg_n_131_[51] ;
  wire \mult_data_reg_n_131_[52] ;
  wire \mult_data_reg_n_131_[53] ;
  wire \mult_data_reg_n_131_[54] ;
  wire \mult_data_reg_n_131_[55] ;
  wire \mult_data_reg_n_132_[28] ;
  wire \mult_data_reg_n_132_[29] ;
  wire \mult_data_reg_n_132_[30] ;
  wire \mult_data_reg_n_132_[31] ;
  wire \mult_data_reg_n_132_[32] ;
  wire \mult_data_reg_n_132_[33] ;
  wire \mult_data_reg_n_132_[34] ;
  wire \mult_data_reg_n_132_[35] ;
  wire \mult_data_reg_n_132_[36] ;
  wire \mult_data_reg_n_132_[37] ;
  wire \mult_data_reg_n_132_[38] ;
  wire \mult_data_reg_n_132_[39] ;
  wire \mult_data_reg_n_132_[40] ;
  wire \mult_data_reg_n_132_[41] ;
  wire \mult_data_reg_n_132_[42] ;
  wire \mult_data_reg_n_132_[43] ;
  wire \mult_data_reg_n_132_[44] ;
  wire \mult_data_reg_n_132_[45] ;
  wire \mult_data_reg_n_132_[46] ;
  wire \mult_data_reg_n_132_[47] ;
  wire \mult_data_reg_n_132_[48] ;
  wire \mult_data_reg_n_132_[49] ;
  wire \mult_data_reg_n_132_[50] ;
  wire \mult_data_reg_n_132_[51] ;
  wire \mult_data_reg_n_132_[52] ;
  wire \mult_data_reg_n_132_[53] ;
  wire \mult_data_reg_n_132_[54] ;
  wire \mult_data_reg_n_132_[55] ;
  wire \mult_data_reg_n_133_[28] ;
  wire \mult_data_reg_n_133_[29] ;
  wire \mult_data_reg_n_133_[30] ;
  wire \mult_data_reg_n_133_[31] ;
  wire \mult_data_reg_n_133_[32] ;
  wire \mult_data_reg_n_133_[33] ;
  wire \mult_data_reg_n_133_[34] ;
  wire \mult_data_reg_n_133_[35] ;
  wire \mult_data_reg_n_133_[36] ;
  wire \mult_data_reg_n_133_[37] ;
  wire \mult_data_reg_n_133_[38] ;
  wire \mult_data_reg_n_133_[39] ;
  wire \mult_data_reg_n_133_[40] ;
  wire \mult_data_reg_n_133_[41] ;
  wire \mult_data_reg_n_133_[42] ;
  wire \mult_data_reg_n_133_[43] ;
  wire \mult_data_reg_n_133_[44] ;
  wire \mult_data_reg_n_133_[45] ;
  wire \mult_data_reg_n_133_[46] ;
  wire \mult_data_reg_n_133_[47] ;
  wire \mult_data_reg_n_133_[48] ;
  wire \mult_data_reg_n_133_[49] ;
  wire \mult_data_reg_n_133_[50] ;
  wire \mult_data_reg_n_133_[51] ;
  wire \mult_data_reg_n_133_[52] ;
  wire \mult_data_reg_n_133_[53] ;
  wire \mult_data_reg_n_133_[54] ;
  wire \mult_data_reg_n_133_[55] ;
  wire \mult_data_reg_n_134_[28] ;
  wire \mult_data_reg_n_134_[29] ;
  wire \mult_data_reg_n_134_[30] ;
  wire \mult_data_reg_n_134_[31] ;
  wire \mult_data_reg_n_134_[32] ;
  wire \mult_data_reg_n_134_[33] ;
  wire \mult_data_reg_n_134_[34] ;
  wire \mult_data_reg_n_134_[35] ;
  wire \mult_data_reg_n_134_[36] ;
  wire \mult_data_reg_n_134_[37] ;
  wire \mult_data_reg_n_134_[38] ;
  wire \mult_data_reg_n_134_[39] ;
  wire \mult_data_reg_n_134_[40] ;
  wire \mult_data_reg_n_134_[41] ;
  wire \mult_data_reg_n_134_[42] ;
  wire \mult_data_reg_n_134_[43] ;
  wire \mult_data_reg_n_134_[44] ;
  wire \mult_data_reg_n_134_[45] ;
  wire \mult_data_reg_n_134_[46] ;
  wire \mult_data_reg_n_134_[47] ;
  wire \mult_data_reg_n_134_[48] ;
  wire \mult_data_reg_n_134_[49] ;
  wire \mult_data_reg_n_134_[50] ;
  wire \mult_data_reg_n_134_[51] ;
  wire \mult_data_reg_n_134_[52] ;
  wire \mult_data_reg_n_134_[53] ;
  wire \mult_data_reg_n_134_[54] ;
  wire \mult_data_reg_n_134_[55] ;
  wire \mult_data_reg_n_135_[28] ;
  wire \mult_data_reg_n_135_[29] ;
  wire \mult_data_reg_n_135_[30] ;
  wire \mult_data_reg_n_135_[31] ;
  wire \mult_data_reg_n_135_[32] ;
  wire \mult_data_reg_n_135_[33] ;
  wire \mult_data_reg_n_135_[34] ;
  wire \mult_data_reg_n_135_[35] ;
  wire \mult_data_reg_n_135_[36] ;
  wire \mult_data_reg_n_135_[37] ;
  wire \mult_data_reg_n_135_[38] ;
  wire \mult_data_reg_n_135_[39] ;
  wire \mult_data_reg_n_135_[40] ;
  wire \mult_data_reg_n_135_[41] ;
  wire \mult_data_reg_n_135_[42] ;
  wire \mult_data_reg_n_135_[43] ;
  wire \mult_data_reg_n_135_[44] ;
  wire \mult_data_reg_n_135_[45] ;
  wire \mult_data_reg_n_135_[46] ;
  wire \mult_data_reg_n_135_[47] ;
  wire \mult_data_reg_n_135_[48] ;
  wire \mult_data_reg_n_135_[49] ;
  wire \mult_data_reg_n_135_[50] ;
  wire \mult_data_reg_n_135_[51] ;
  wire \mult_data_reg_n_135_[52] ;
  wire \mult_data_reg_n_135_[53] ;
  wire \mult_data_reg_n_135_[54] ;
  wire \mult_data_reg_n_135_[55] ;
  wire \mult_data_reg_n_136_[28] ;
  wire \mult_data_reg_n_136_[29] ;
  wire \mult_data_reg_n_136_[30] ;
  wire \mult_data_reg_n_136_[31] ;
  wire \mult_data_reg_n_136_[32] ;
  wire \mult_data_reg_n_136_[33] ;
  wire \mult_data_reg_n_136_[34] ;
  wire \mult_data_reg_n_136_[35] ;
  wire \mult_data_reg_n_136_[36] ;
  wire \mult_data_reg_n_136_[37] ;
  wire \mult_data_reg_n_136_[38] ;
  wire \mult_data_reg_n_136_[39] ;
  wire \mult_data_reg_n_136_[40] ;
  wire \mult_data_reg_n_136_[41] ;
  wire \mult_data_reg_n_136_[42] ;
  wire \mult_data_reg_n_136_[43] ;
  wire \mult_data_reg_n_136_[44] ;
  wire \mult_data_reg_n_136_[45] ;
  wire \mult_data_reg_n_136_[46] ;
  wire \mult_data_reg_n_136_[47] ;
  wire \mult_data_reg_n_136_[48] ;
  wire \mult_data_reg_n_136_[49] ;
  wire \mult_data_reg_n_136_[50] ;
  wire \mult_data_reg_n_136_[51] ;
  wire \mult_data_reg_n_136_[52] ;
  wire \mult_data_reg_n_136_[53] ;
  wire \mult_data_reg_n_136_[54] ;
  wire \mult_data_reg_n_136_[55] ;
  wire \mult_data_reg_n_137_[28] ;
  wire \mult_data_reg_n_137_[29] ;
  wire \mult_data_reg_n_137_[30] ;
  wire \mult_data_reg_n_137_[31] ;
  wire \mult_data_reg_n_137_[32] ;
  wire \mult_data_reg_n_137_[33] ;
  wire \mult_data_reg_n_137_[34] ;
  wire \mult_data_reg_n_137_[35] ;
  wire \mult_data_reg_n_137_[36] ;
  wire \mult_data_reg_n_137_[37] ;
  wire \mult_data_reg_n_137_[38] ;
  wire \mult_data_reg_n_137_[39] ;
  wire \mult_data_reg_n_137_[40] ;
  wire \mult_data_reg_n_137_[41] ;
  wire \mult_data_reg_n_137_[42] ;
  wire \mult_data_reg_n_137_[43] ;
  wire \mult_data_reg_n_137_[44] ;
  wire \mult_data_reg_n_137_[45] ;
  wire \mult_data_reg_n_137_[46] ;
  wire \mult_data_reg_n_137_[47] ;
  wire \mult_data_reg_n_137_[48] ;
  wire \mult_data_reg_n_137_[49] ;
  wire \mult_data_reg_n_137_[50] ;
  wire \mult_data_reg_n_137_[51] ;
  wire \mult_data_reg_n_137_[52] ;
  wire \mult_data_reg_n_137_[53] ;
  wire \mult_data_reg_n_137_[54] ;
  wire \mult_data_reg_n_137_[55] ;
  wire \mult_data_reg_n_138_[28] ;
  wire \mult_data_reg_n_138_[29] ;
  wire \mult_data_reg_n_138_[30] ;
  wire \mult_data_reg_n_138_[31] ;
  wire \mult_data_reg_n_138_[32] ;
  wire \mult_data_reg_n_138_[33] ;
  wire \mult_data_reg_n_138_[34] ;
  wire \mult_data_reg_n_138_[35] ;
  wire \mult_data_reg_n_138_[36] ;
  wire \mult_data_reg_n_138_[37] ;
  wire \mult_data_reg_n_138_[38] ;
  wire \mult_data_reg_n_138_[39] ;
  wire \mult_data_reg_n_138_[40] ;
  wire \mult_data_reg_n_138_[41] ;
  wire \mult_data_reg_n_138_[42] ;
  wire \mult_data_reg_n_138_[43] ;
  wire \mult_data_reg_n_138_[44] ;
  wire \mult_data_reg_n_138_[45] ;
  wire \mult_data_reg_n_138_[46] ;
  wire \mult_data_reg_n_138_[47] ;
  wire \mult_data_reg_n_138_[48] ;
  wire \mult_data_reg_n_138_[49] ;
  wire \mult_data_reg_n_138_[50] ;
  wire \mult_data_reg_n_138_[51] ;
  wire \mult_data_reg_n_138_[52] ;
  wire \mult_data_reg_n_138_[53] ;
  wire \mult_data_reg_n_138_[54] ;
  wire \mult_data_reg_n_138_[55] ;
  wire \mult_data_reg_n_139_[28] ;
  wire \mult_data_reg_n_139_[29] ;
  wire \mult_data_reg_n_139_[30] ;
  wire \mult_data_reg_n_139_[31] ;
  wire \mult_data_reg_n_139_[32] ;
  wire \mult_data_reg_n_139_[33] ;
  wire \mult_data_reg_n_139_[34] ;
  wire \mult_data_reg_n_139_[35] ;
  wire \mult_data_reg_n_139_[36] ;
  wire \mult_data_reg_n_139_[37] ;
  wire \mult_data_reg_n_139_[38] ;
  wire \mult_data_reg_n_139_[39] ;
  wire \mult_data_reg_n_139_[40] ;
  wire \mult_data_reg_n_139_[41] ;
  wire \mult_data_reg_n_139_[42] ;
  wire \mult_data_reg_n_139_[43] ;
  wire \mult_data_reg_n_139_[44] ;
  wire \mult_data_reg_n_139_[45] ;
  wire \mult_data_reg_n_139_[46] ;
  wire \mult_data_reg_n_139_[47] ;
  wire \mult_data_reg_n_139_[48] ;
  wire \mult_data_reg_n_139_[49] ;
  wire \mult_data_reg_n_139_[50] ;
  wire \mult_data_reg_n_139_[51] ;
  wire \mult_data_reg_n_139_[52] ;
  wire \mult_data_reg_n_139_[53] ;
  wire \mult_data_reg_n_139_[54] ;
  wire \mult_data_reg_n_139_[55] ;
  wire \mult_data_reg_n_140_[28] ;
  wire \mult_data_reg_n_140_[29] ;
  wire \mult_data_reg_n_140_[30] ;
  wire \mult_data_reg_n_140_[31] ;
  wire \mult_data_reg_n_140_[32] ;
  wire \mult_data_reg_n_140_[33] ;
  wire \mult_data_reg_n_140_[34] ;
  wire \mult_data_reg_n_140_[35] ;
  wire \mult_data_reg_n_140_[36] ;
  wire \mult_data_reg_n_140_[37] ;
  wire \mult_data_reg_n_140_[38] ;
  wire \mult_data_reg_n_140_[39] ;
  wire \mult_data_reg_n_140_[40] ;
  wire \mult_data_reg_n_140_[41] ;
  wire \mult_data_reg_n_140_[42] ;
  wire \mult_data_reg_n_140_[43] ;
  wire \mult_data_reg_n_140_[44] ;
  wire \mult_data_reg_n_140_[45] ;
  wire \mult_data_reg_n_140_[46] ;
  wire \mult_data_reg_n_140_[47] ;
  wire \mult_data_reg_n_140_[48] ;
  wire \mult_data_reg_n_140_[49] ;
  wire \mult_data_reg_n_140_[50] ;
  wire \mult_data_reg_n_140_[51] ;
  wire \mult_data_reg_n_140_[52] ;
  wire \mult_data_reg_n_140_[53] ;
  wire \mult_data_reg_n_140_[54] ;
  wire \mult_data_reg_n_140_[55] ;
  wire \mult_data_reg_n_141_[28] ;
  wire \mult_data_reg_n_141_[29] ;
  wire \mult_data_reg_n_141_[30] ;
  wire \mult_data_reg_n_141_[31] ;
  wire \mult_data_reg_n_141_[32] ;
  wire \mult_data_reg_n_141_[33] ;
  wire \mult_data_reg_n_141_[34] ;
  wire \mult_data_reg_n_141_[35] ;
  wire \mult_data_reg_n_141_[36] ;
  wire \mult_data_reg_n_141_[37] ;
  wire \mult_data_reg_n_141_[38] ;
  wire \mult_data_reg_n_141_[39] ;
  wire \mult_data_reg_n_141_[40] ;
  wire \mult_data_reg_n_141_[41] ;
  wire \mult_data_reg_n_141_[42] ;
  wire \mult_data_reg_n_141_[43] ;
  wire \mult_data_reg_n_141_[44] ;
  wire \mult_data_reg_n_141_[45] ;
  wire \mult_data_reg_n_141_[46] ;
  wire \mult_data_reg_n_141_[47] ;
  wire \mult_data_reg_n_141_[48] ;
  wire \mult_data_reg_n_141_[49] ;
  wire \mult_data_reg_n_141_[50] ;
  wire \mult_data_reg_n_141_[51] ;
  wire \mult_data_reg_n_141_[52] ;
  wire \mult_data_reg_n_141_[53] ;
  wire \mult_data_reg_n_141_[54] ;
  wire \mult_data_reg_n_141_[55] ;
  wire \mult_data_reg_n_142_[28] ;
  wire \mult_data_reg_n_142_[29] ;
  wire \mult_data_reg_n_142_[30] ;
  wire \mult_data_reg_n_142_[31] ;
  wire \mult_data_reg_n_142_[32] ;
  wire \mult_data_reg_n_142_[33] ;
  wire \mult_data_reg_n_142_[34] ;
  wire \mult_data_reg_n_142_[35] ;
  wire \mult_data_reg_n_142_[36] ;
  wire \mult_data_reg_n_142_[37] ;
  wire \mult_data_reg_n_142_[38] ;
  wire \mult_data_reg_n_142_[39] ;
  wire \mult_data_reg_n_142_[40] ;
  wire \mult_data_reg_n_142_[41] ;
  wire \mult_data_reg_n_142_[42] ;
  wire \mult_data_reg_n_142_[43] ;
  wire \mult_data_reg_n_142_[44] ;
  wire \mult_data_reg_n_142_[45] ;
  wire \mult_data_reg_n_142_[46] ;
  wire \mult_data_reg_n_142_[47] ;
  wire \mult_data_reg_n_142_[48] ;
  wire \mult_data_reg_n_142_[49] ;
  wire \mult_data_reg_n_142_[50] ;
  wire \mult_data_reg_n_142_[51] ;
  wire \mult_data_reg_n_142_[52] ;
  wire \mult_data_reg_n_142_[53] ;
  wire \mult_data_reg_n_142_[54] ;
  wire \mult_data_reg_n_142_[55] ;
  wire \mult_data_reg_n_143_[28] ;
  wire \mult_data_reg_n_143_[29] ;
  wire \mult_data_reg_n_143_[30] ;
  wire \mult_data_reg_n_143_[31] ;
  wire \mult_data_reg_n_143_[32] ;
  wire \mult_data_reg_n_143_[33] ;
  wire \mult_data_reg_n_143_[34] ;
  wire \mult_data_reg_n_143_[35] ;
  wire \mult_data_reg_n_143_[36] ;
  wire \mult_data_reg_n_143_[37] ;
  wire \mult_data_reg_n_143_[38] ;
  wire \mult_data_reg_n_143_[39] ;
  wire \mult_data_reg_n_143_[40] ;
  wire \mult_data_reg_n_143_[41] ;
  wire \mult_data_reg_n_143_[42] ;
  wire \mult_data_reg_n_143_[43] ;
  wire \mult_data_reg_n_143_[44] ;
  wire \mult_data_reg_n_143_[45] ;
  wire \mult_data_reg_n_143_[46] ;
  wire \mult_data_reg_n_143_[47] ;
  wire \mult_data_reg_n_143_[48] ;
  wire \mult_data_reg_n_143_[49] ;
  wire \mult_data_reg_n_143_[50] ;
  wire \mult_data_reg_n_143_[51] ;
  wire \mult_data_reg_n_143_[52] ;
  wire \mult_data_reg_n_143_[53] ;
  wire \mult_data_reg_n_143_[54] ;
  wire \mult_data_reg_n_143_[55] ;
  wire \mult_data_reg_n_144_[28] ;
  wire \mult_data_reg_n_144_[29] ;
  wire \mult_data_reg_n_144_[30] ;
  wire \mult_data_reg_n_144_[31] ;
  wire \mult_data_reg_n_144_[32] ;
  wire \mult_data_reg_n_144_[33] ;
  wire \mult_data_reg_n_144_[34] ;
  wire \mult_data_reg_n_144_[35] ;
  wire \mult_data_reg_n_144_[36] ;
  wire \mult_data_reg_n_144_[37] ;
  wire \mult_data_reg_n_144_[38] ;
  wire \mult_data_reg_n_144_[39] ;
  wire \mult_data_reg_n_144_[40] ;
  wire \mult_data_reg_n_144_[41] ;
  wire \mult_data_reg_n_144_[42] ;
  wire \mult_data_reg_n_144_[43] ;
  wire \mult_data_reg_n_144_[44] ;
  wire \mult_data_reg_n_144_[45] ;
  wire \mult_data_reg_n_144_[46] ;
  wire \mult_data_reg_n_144_[47] ;
  wire \mult_data_reg_n_144_[48] ;
  wire \mult_data_reg_n_144_[49] ;
  wire \mult_data_reg_n_144_[50] ;
  wire \mult_data_reg_n_144_[51] ;
  wire \mult_data_reg_n_144_[52] ;
  wire \mult_data_reg_n_144_[53] ;
  wire \mult_data_reg_n_144_[54] ;
  wire \mult_data_reg_n_144_[55] ;
  wire \mult_data_reg_n_145_[28] ;
  wire \mult_data_reg_n_145_[29] ;
  wire \mult_data_reg_n_145_[30] ;
  wire \mult_data_reg_n_145_[31] ;
  wire \mult_data_reg_n_145_[32] ;
  wire \mult_data_reg_n_145_[33] ;
  wire \mult_data_reg_n_145_[34] ;
  wire \mult_data_reg_n_145_[35] ;
  wire \mult_data_reg_n_145_[36] ;
  wire \mult_data_reg_n_145_[37] ;
  wire \mult_data_reg_n_145_[38] ;
  wire \mult_data_reg_n_145_[39] ;
  wire \mult_data_reg_n_145_[40] ;
  wire \mult_data_reg_n_145_[41] ;
  wire \mult_data_reg_n_145_[42] ;
  wire \mult_data_reg_n_145_[43] ;
  wire \mult_data_reg_n_145_[44] ;
  wire \mult_data_reg_n_145_[45] ;
  wire \mult_data_reg_n_145_[46] ;
  wire \mult_data_reg_n_145_[47] ;
  wire \mult_data_reg_n_145_[48] ;
  wire \mult_data_reg_n_145_[49] ;
  wire \mult_data_reg_n_145_[50] ;
  wire \mult_data_reg_n_145_[51] ;
  wire \mult_data_reg_n_145_[52] ;
  wire \mult_data_reg_n_145_[53] ;
  wire \mult_data_reg_n_145_[54] ;
  wire \mult_data_reg_n_145_[55] ;
  wire \mult_data_reg_n_146_[28] ;
  wire \mult_data_reg_n_146_[29] ;
  wire \mult_data_reg_n_146_[30] ;
  wire \mult_data_reg_n_146_[31] ;
  wire \mult_data_reg_n_146_[32] ;
  wire \mult_data_reg_n_146_[33] ;
  wire \mult_data_reg_n_146_[34] ;
  wire \mult_data_reg_n_146_[35] ;
  wire \mult_data_reg_n_146_[36] ;
  wire \mult_data_reg_n_146_[37] ;
  wire \mult_data_reg_n_146_[38] ;
  wire \mult_data_reg_n_146_[39] ;
  wire \mult_data_reg_n_146_[40] ;
  wire \mult_data_reg_n_146_[41] ;
  wire \mult_data_reg_n_146_[42] ;
  wire \mult_data_reg_n_146_[43] ;
  wire \mult_data_reg_n_146_[44] ;
  wire \mult_data_reg_n_146_[45] ;
  wire \mult_data_reg_n_146_[46] ;
  wire \mult_data_reg_n_146_[47] ;
  wire \mult_data_reg_n_146_[48] ;
  wire \mult_data_reg_n_146_[49] ;
  wire \mult_data_reg_n_146_[50] ;
  wire \mult_data_reg_n_146_[51] ;
  wire \mult_data_reg_n_146_[52] ;
  wire \mult_data_reg_n_146_[53] ;
  wire \mult_data_reg_n_146_[54] ;
  wire \mult_data_reg_n_146_[55] ;
  wire \mult_data_reg_n_147_[28] ;
  wire \mult_data_reg_n_147_[29] ;
  wire \mult_data_reg_n_147_[30] ;
  wire \mult_data_reg_n_147_[31] ;
  wire \mult_data_reg_n_147_[32] ;
  wire \mult_data_reg_n_147_[33] ;
  wire \mult_data_reg_n_147_[34] ;
  wire \mult_data_reg_n_147_[35] ;
  wire \mult_data_reg_n_147_[36] ;
  wire \mult_data_reg_n_147_[37] ;
  wire \mult_data_reg_n_147_[38] ;
  wire \mult_data_reg_n_147_[39] ;
  wire \mult_data_reg_n_147_[40] ;
  wire \mult_data_reg_n_147_[41] ;
  wire \mult_data_reg_n_147_[42] ;
  wire \mult_data_reg_n_147_[43] ;
  wire \mult_data_reg_n_147_[44] ;
  wire \mult_data_reg_n_147_[45] ;
  wire \mult_data_reg_n_147_[46] ;
  wire \mult_data_reg_n_147_[47] ;
  wire \mult_data_reg_n_147_[48] ;
  wire \mult_data_reg_n_147_[49] ;
  wire \mult_data_reg_n_147_[50] ;
  wire \mult_data_reg_n_147_[51] ;
  wire \mult_data_reg_n_147_[52] ;
  wire \mult_data_reg_n_147_[53] ;
  wire \mult_data_reg_n_147_[54] ;
  wire \mult_data_reg_n_147_[55] ;
  wire \mult_data_reg_n_148_[28] ;
  wire \mult_data_reg_n_148_[29] ;
  wire \mult_data_reg_n_148_[30] ;
  wire \mult_data_reg_n_148_[31] ;
  wire \mult_data_reg_n_148_[32] ;
  wire \mult_data_reg_n_148_[33] ;
  wire \mult_data_reg_n_148_[34] ;
  wire \mult_data_reg_n_148_[35] ;
  wire \mult_data_reg_n_148_[36] ;
  wire \mult_data_reg_n_148_[37] ;
  wire \mult_data_reg_n_148_[38] ;
  wire \mult_data_reg_n_148_[39] ;
  wire \mult_data_reg_n_148_[40] ;
  wire \mult_data_reg_n_148_[41] ;
  wire \mult_data_reg_n_148_[42] ;
  wire \mult_data_reg_n_148_[43] ;
  wire \mult_data_reg_n_148_[44] ;
  wire \mult_data_reg_n_148_[45] ;
  wire \mult_data_reg_n_148_[46] ;
  wire \mult_data_reg_n_148_[47] ;
  wire \mult_data_reg_n_148_[48] ;
  wire \mult_data_reg_n_148_[49] ;
  wire \mult_data_reg_n_148_[50] ;
  wire \mult_data_reg_n_148_[51] ;
  wire \mult_data_reg_n_148_[52] ;
  wire \mult_data_reg_n_148_[53] ;
  wire \mult_data_reg_n_148_[54] ;
  wire \mult_data_reg_n_148_[55] ;
  wire \mult_data_reg_n_149_[28] ;
  wire \mult_data_reg_n_149_[29] ;
  wire \mult_data_reg_n_149_[30] ;
  wire \mult_data_reg_n_149_[31] ;
  wire \mult_data_reg_n_149_[32] ;
  wire \mult_data_reg_n_149_[33] ;
  wire \mult_data_reg_n_149_[34] ;
  wire \mult_data_reg_n_149_[35] ;
  wire \mult_data_reg_n_149_[36] ;
  wire \mult_data_reg_n_149_[37] ;
  wire \mult_data_reg_n_149_[38] ;
  wire \mult_data_reg_n_149_[39] ;
  wire \mult_data_reg_n_149_[40] ;
  wire \mult_data_reg_n_149_[41] ;
  wire \mult_data_reg_n_149_[42] ;
  wire \mult_data_reg_n_149_[43] ;
  wire \mult_data_reg_n_149_[44] ;
  wire \mult_data_reg_n_149_[45] ;
  wire \mult_data_reg_n_149_[46] ;
  wire \mult_data_reg_n_149_[47] ;
  wire \mult_data_reg_n_149_[48] ;
  wire \mult_data_reg_n_149_[49] ;
  wire \mult_data_reg_n_149_[50] ;
  wire \mult_data_reg_n_149_[51] ;
  wire \mult_data_reg_n_149_[52] ;
  wire \mult_data_reg_n_149_[53] ;
  wire \mult_data_reg_n_149_[54] ;
  wire \mult_data_reg_n_149_[55] ;
  wire \mult_data_reg_n_150_[28] ;
  wire \mult_data_reg_n_150_[29] ;
  wire \mult_data_reg_n_150_[30] ;
  wire \mult_data_reg_n_150_[31] ;
  wire \mult_data_reg_n_150_[32] ;
  wire \mult_data_reg_n_150_[33] ;
  wire \mult_data_reg_n_150_[34] ;
  wire \mult_data_reg_n_150_[35] ;
  wire \mult_data_reg_n_150_[36] ;
  wire \mult_data_reg_n_150_[37] ;
  wire \mult_data_reg_n_150_[38] ;
  wire \mult_data_reg_n_150_[39] ;
  wire \mult_data_reg_n_150_[40] ;
  wire \mult_data_reg_n_150_[41] ;
  wire \mult_data_reg_n_150_[42] ;
  wire \mult_data_reg_n_150_[43] ;
  wire \mult_data_reg_n_150_[44] ;
  wire \mult_data_reg_n_150_[45] ;
  wire \mult_data_reg_n_150_[46] ;
  wire \mult_data_reg_n_150_[47] ;
  wire \mult_data_reg_n_150_[48] ;
  wire \mult_data_reg_n_150_[49] ;
  wire \mult_data_reg_n_150_[50] ;
  wire \mult_data_reg_n_150_[51] ;
  wire \mult_data_reg_n_150_[52] ;
  wire \mult_data_reg_n_150_[53] ;
  wire \mult_data_reg_n_150_[54] ;
  wire \mult_data_reg_n_150_[55] ;
  wire \mult_data_reg_n_151_[28] ;
  wire \mult_data_reg_n_151_[29] ;
  wire \mult_data_reg_n_151_[30] ;
  wire \mult_data_reg_n_151_[31] ;
  wire \mult_data_reg_n_151_[32] ;
  wire \mult_data_reg_n_151_[33] ;
  wire \mult_data_reg_n_151_[34] ;
  wire \mult_data_reg_n_151_[35] ;
  wire \mult_data_reg_n_151_[36] ;
  wire \mult_data_reg_n_151_[37] ;
  wire \mult_data_reg_n_151_[38] ;
  wire \mult_data_reg_n_151_[39] ;
  wire \mult_data_reg_n_151_[40] ;
  wire \mult_data_reg_n_151_[41] ;
  wire \mult_data_reg_n_151_[42] ;
  wire \mult_data_reg_n_151_[43] ;
  wire \mult_data_reg_n_151_[44] ;
  wire \mult_data_reg_n_151_[45] ;
  wire \mult_data_reg_n_151_[46] ;
  wire \mult_data_reg_n_151_[47] ;
  wire \mult_data_reg_n_151_[48] ;
  wire \mult_data_reg_n_151_[49] ;
  wire \mult_data_reg_n_151_[50] ;
  wire \mult_data_reg_n_151_[51] ;
  wire \mult_data_reg_n_151_[52] ;
  wire \mult_data_reg_n_151_[53] ;
  wire \mult_data_reg_n_151_[54] ;
  wire \mult_data_reg_n_151_[55] ;
  wire \mult_data_reg_n_152_[28] ;
  wire \mult_data_reg_n_152_[29] ;
  wire \mult_data_reg_n_152_[30] ;
  wire \mult_data_reg_n_152_[31] ;
  wire \mult_data_reg_n_152_[32] ;
  wire \mult_data_reg_n_152_[33] ;
  wire \mult_data_reg_n_152_[34] ;
  wire \mult_data_reg_n_152_[35] ;
  wire \mult_data_reg_n_152_[36] ;
  wire \mult_data_reg_n_152_[37] ;
  wire \mult_data_reg_n_152_[38] ;
  wire \mult_data_reg_n_152_[39] ;
  wire \mult_data_reg_n_152_[40] ;
  wire \mult_data_reg_n_152_[41] ;
  wire \mult_data_reg_n_152_[42] ;
  wire \mult_data_reg_n_152_[43] ;
  wire \mult_data_reg_n_152_[44] ;
  wire \mult_data_reg_n_152_[45] ;
  wire \mult_data_reg_n_152_[46] ;
  wire \mult_data_reg_n_152_[47] ;
  wire \mult_data_reg_n_152_[48] ;
  wire \mult_data_reg_n_152_[49] ;
  wire \mult_data_reg_n_152_[50] ;
  wire \mult_data_reg_n_152_[51] ;
  wire \mult_data_reg_n_152_[52] ;
  wire \mult_data_reg_n_152_[53] ;
  wire \mult_data_reg_n_152_[54] ;
  wire \mult_data_reg_n_152_[55] ;
  wire \mult_data_reg_n_153_[28] ;
  wire \mult_data_reg_n_153_[29] ;
  wire \mult_data_reg_n_153_[30] ;
  wire \mult_data_reg_n_153_[31] ;
  wire \mult_data_reg_n_153_[32] ;
  wire \mult_data_reg_n_153_[33] ;
  wire \mult_data_reg_n_153_[34] ;
  wire \mult_data_reg_n_153_[35] ;
  wire \mult_data_reg_n_153_[36] ;
  wire \mult_data_reg_n_153_[37] ;
  wire \mult_data_reg_n_153_[38] ;
  wire \mult_data_reg_n_153_[39] ;
  wire \mult_data_reg_n_153_[40] ;
  wire \mult_data_reg_n_153_[41] ;
  wire \mult_data_reg_n_153_[42] ;
  wire \mult_data_reg_n_153_[43] ;
  wire \mult_data_reg_n_153_[44] ;
  wire \mult_data_reg_n_153_[45] ;
  wire \mult_data_reg_n_153_[46] ;
  wire \mult_data_reg_n_153_[47] ;
  wire \mult_data_reg_n_153_[48] ;
  wire \mult_data_reg_n_153_[49] ;
  wire \mult_data_reg_n_153_[50] ;
  wire \mult_data_reg_n_153_[51] ;
  wire \mult_data_reg_n_153_[52] ;
  wire \mult_data_reg_n_153_[53] ;
  wire \mult_data_reg_n_153_[54] ;
  wire \mult_data_reg_n_153_[55] ;
  wire p_0_in;
  wire reset;
  wire [7:0]\story_reg[0][7] ;
  wire [7:0]\story_reg[10][7] ;
  wire [7:0]\story_reg[11][7] ;
  wire [7:0]\story_reg[12][7] ;
  wire [7:0]\story_reg[13][7] ;
  wire [7:0]\story_reg[14][7] ;
  wire [7:0]\story_reg[15][7] ;
  wire [7:0]\story_reg[16][7] ;
  wire [7:0]\story_reg[17][7] ;
  wire [7:0]\story_reg[18][7] ;
  wire [7:0]\story_reg[19][7] ;
  wire [7:0]\story_reg[1][7] ;
  wire [7:0]\story_reg[20][7] ;
  wire [7:0]\story_reg[21][7] ;
  wire [7:0]\story_reg[22][7] ;
  wire [7:0]\story_reg[23][7] ;
  wire [7:0]\story_reg[24][7] ;
  wire [7:0]\story_reg[25][7] ;
  wire [7:0]\story_reg[26][7] ;
  wire [7:0]\story_reg[27][7] ;
  wire [7:0]\story_reg[28][7] ;
  wire [7:0]\story_reg[29][7] ;
  wire [7:0]\story_reg[2][7] ;
  wire [7:0]\story_reg[30][7] ;
  wire [7:0]\story_reg[31][7] ;
  wire [7:0]\story_reg[32][7] ;
  wire [7:0]\story_reg[33][7] ;
  wire [7:0]\story_reg[34][7] ;
  wire [7:0]\story_reg[35][7] ;
  wire [7:0]\story_reg[36][7] ;
  wire [7:0]\story_reg[37][7] ;
  wire [7:0]\story_reg[38][7] ;
  wire [7:0]\story_reg[39][7] ;
  wire [7:0]\story_reg[3][7] ;
  wire [7:0]\story_reg[40][7] ;
  wire [7:0]\story_reg[41][7] ;
  wire [7:0]\story_reg[42][7] ;
  wire [7:0]\story_reg[43][7] ;
  wire [7:0]\story_reg[44][7] ;
  wire [7:0]\story_reg[45][7] ;
  wire [7:0]\story_reg[46][7] ;
  wire [7:0]\story_reg[47][7] ;
  wire [7:0]\story_reg[48][7] ;
  wire [7:0]\story_reg[49][7] ;
  wire [7:0]\story_reg[4][7] ;
  wire [7:0]\story_reg[50][7] ;
  wire [7:0]\story_reg[51][7] ;
  wire [7:0]\story_reg[52][7] ;
  wire [7:0]\story_reg[53][7] ;
  wire [7:0]\story_reg[54][7] ;
  wire [7:0]\story_reg[5][7] ;
  wire [7:0]\story_reg[6][7] ;
  wire [7:0]\story_reg[7][7] ;
  wire [7:0]\story_reg[8][7] ;
  wire [7:0]\story_reg[9][7] ;
  wire valid_i;
  wire \NLW_mult_data_reg[28]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[28]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[28]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[28]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[28]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[28]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[28]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[28]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[28]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[28]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[29]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[29]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[29]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[29]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[29]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[29]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[29]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[29]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[29]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[29]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[30]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[30]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[30]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[30]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[30]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[30]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[30]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[30]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[30]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[30]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[31]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[31]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[31]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[31]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[31]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[31]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[31]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[31]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[31]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[31]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[32]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[32]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[32]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[32]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[32]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[32]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[32]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[32]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[32]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[32]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[33]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[33]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[33]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[33]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[33]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[33]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[33]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[33]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[33]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[33]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[34]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[34]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[34]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[34]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[34]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[34]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[34]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[34]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[34]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[34]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[35]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[35]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[35]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[35]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[35]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[35]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[35]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[35]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[35]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[35]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[36]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[36]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[36]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[36]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[36]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[36]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[36]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[36]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[36]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[36]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[37]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[37]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[37]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[37]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[37]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[37]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[37]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[37]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[37]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[37]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[38]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[38]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[38]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[38]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[38]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[38]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[38]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[38]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[38]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[38]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[39]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[39]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[39]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[39]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[39]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[39]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[39]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[39]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[39]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[39]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[40]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[40]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[40]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[40]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[40]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[40]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[40]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[40]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[40]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[40]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[41]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[41]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[41]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[41]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[41]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[41]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[41]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[41]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[41]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[41]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[42]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[42]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[42]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[42]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[42]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[42]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[42]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[42]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[42]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[42]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[43]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[43]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[43]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[43]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[43]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[43]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[43]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[43]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[43]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[43]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[44]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[44]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[44]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[44]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[44]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[44]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[44]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[44]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[44]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[44]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[45]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[45]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[45]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[45]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[45]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[45]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[45]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[45]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[45]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[45]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[46]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[46]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[46]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[46]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[46]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[46]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[46]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[46]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[46]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[46]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[47]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[47]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[47]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[47]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[47]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[47]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[47]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[47]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[47]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[47]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[48]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[48]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[48]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[48]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[48]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[48]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[48]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[48]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[48]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[48]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[49]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[49]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[49]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[49]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[49]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[49]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[49]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[49]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[49]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[49]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[50]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[50]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[50]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[50]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[50]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[50]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[50]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[50]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[50]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[50]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[51]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[51]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[51]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[51]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[51]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[51]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[51]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[51]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[51]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[51]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[52]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[52]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[52]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[52]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[52]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[52]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[52]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[52]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[52]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[52]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[53]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[53]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[53]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[53]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[53]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[53]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[53]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[53]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[53]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[53]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[54]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[54]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[54]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[54]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[54]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[54]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[54]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[54]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[54]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[54]_P_UNCONNECTED ;
  wire \NLW_mult_data_reg[55]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[55]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_mult_data_reg[55]_OVERFLOW_UNCONNECTED ;
  wire \NLW_mult_data_reg[55]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[55]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_mult_data_reg[55]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_mult_data_reg[55]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_mult_data_reg[55]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_mult_data_reg[55]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_mult_data_reg[55]_P_UNCONNECTED ;

  ReSampler_Coeff_selector COEFF_SEL
       (.A(\coeff_out_s_reg[54]_0 ),
        .Q(Q),
        .clk(clk),
        .\index1_reg[9] (\index1_reg[9] ),
        .\index1_reg_rep[9]__0 (\index1_reg_rep[9]__0 ),
        .\index1_reg_rep[9]__1 (\index1_reg_rep[9]__1 ),
        .\index1_reg_rep[9]__10 (\index1_reg_rep[9]__10 ),
        .\index1_reg_rep[9]__11 (\index1_reg_rep[9]__11 ),
        .\index1_reg_rep[9]__12 (\index1_reg_rep[9]__12 ),
        .\index1_reg_rep[9]__13 (\index1_reg_rep[9]__13 ),
        .\index1_reg_rep[9]__14 (\index1_reg_rep[9]__14 ),
        .\index1_reg_rep[9]__15 (\index1_reg_rep[9]__15 ),
        .\index1_reg_rep[9]__16 (\index1_reg_rep[9]__16 ),
        .\index1_reg_rep[9]__17 (\index1_reg_rep[9]__17 ),
        .\index1_reg_rep[9]__18 (\index1_reg_rep[9]__18 ),
        .\index1_reg_rep[9]__19 (\index1_reg_rep[9]__19 ),
        .\index1_reg_rep[9]__2 (\index1_reg_rep[9]__2 ),
        .\index1_reg_rep[9]__20 (\index1_reg_rep[9]__20 ),
        .\index1_reg_rep[9]__21 (\index1_reg_rep[9]__21 ),
        .\index1_reg_rep[9]__22 (\index1_reg_rep[9]__22 ),
        .\index1_reg_rep[9]__23 (\index1_reg_rep[9]__23 ),
        .\index1_reg_rep[9]__24 (\index1_reg_rep[9]__24 ),
        .\index1_reg_rep[9]__25 (\index1_reg_rep[9]__25 ),
        .\index1_reg_rep[9]__26 (\index1_reg_rep[9]__26 ),
        .\index1_reg_rep[9]__27 (\index1_reg_rep[9]__27 ),
        .\index1_reg_rep[9]__28 (\index1_reg_rep[9]__28 ),
        .\index1_reg_rep[9]__29 (\index1_reg_rep[9]__29 ),
        .\index1_reg_rep[9]__3 (\index1_reg_rep[9]__3 ),
        .\index1_reg_rep[9]__30 (\index1_reg_rep[9]__30 ),
        .\index1_reg_rep[9]__31 (\index1_reg_rep[9]__31 ),
        .\index1_reg_rep[9]__32 (\index1_reg_rep[9]__32 ),
        .\index1_reg_rep[9]__33 (\index1_reg_rep[9]__33 ),
        .\index1_reg_rep[9]__34 (\index1_reg_rep[9]__34 ),
        .\index1_reg_rep[9]__35 (\index1_reg_rep[9]__35 ),
        .\index1_reg_rep[9]__36 (\index1_reg_rep[9]__36 ),
        .\index1_reg_rep[9]__37 (\index1_reg_rep[9]__37 ),
        .\index1_reg_rep[9]__38 (\index1_reg_rep[9]__38 ),
        .\index1_reg_rep[9]__39 (\index1_reg_rep[9]__39 ),
        .\index1_reg_rep[9]__4 (\index1_reg_rep[9]__4 ),
        .\index1_reg_rep[9]__40 (\index1_reg_rep[9]__40 ),
        .\index1_reg_rep[9]__41 (\index1_reg_rep[9]__41 ),
        .\index1_reg_rep[9]__42 (\index1_reg_rep[9]__42 ),
        .\index1_reg_rep[9]__43 (\index1_reg_rep[9]__43 ),
        .\index1_reg_rep[9]__44 (\index1_reg_rep[9]__44 ),
        .\index1_reg_rep[9]__45 (\index1_reg_rep[9]__45 ),
        .\index1_reg_rep[9]__46 (\index1_reg_rep[9]__46 ),
        .\index1_reg_rep[9]__47 (\index1_reg_rep[9]__47 ),
        .\index1_reg_rep[9]__48 (\index1_reg_rep[9]__48 ),
        .\index1_reg_rep[9]__49 (\index1_reg_rep[9]__49 ),
        .\index1_reg_rep[9]__5 (\index1_reg_rep[9]__5 ),
        .\index1_reg_rep[9]__50 (\index1_reg_rep[9]__50 ),
        .\index1_reg_rep[9]__51 (\index1_reg_rep[9]__51 ),
        .\index1_reg_rep[9]__52 (\index1_reg_rep[9]__52 ),
        .\index1_reg_rep[9]__53 (\index1_reg_rep[9]__53 ),
        .\index1_reg_rep[9]__6 (\index1_reg_rep[9]__6 ),
        .\index1_reg_rep[9]__7 (\index1_reg_rep[9]__7 ),
        .\index1_reg_rep[9]__8 (\index1_reg_rep[9]__8 ),
        .\index1_reg_rep[9]__9 (\index1_reg_rep[9]__9 ),
        .\mult_data_reg[28] (\coeff_out_s_reg[28]_54 ),
        .\mult_data_reg[29] (\coeff_out_s_reg[29]_14 ),
        .\mult_data_reg[30] (\coeff_out_s_reg[30]_38 ),
        .\mult_data_reg[31] (\coeff_out_s_reg[31]_22 ),
        .\mult_data_reg[32] (\coeff_out_s_reg[32]_46 ),
        .\mult_data_reg[33] (\coeff_out_s_reg[33]_6 ),
        .\mult_data_reg[34] (\coeff_out_s_reg[34]_30 ),
        .\mult_data_reg[35] (\coeff_out_s_reg[35]_50 ),
        .\mult_data_reg[36] (\coeff_out_s_reg[36]_10 ),
        .\mult_data_reg[37] (\coeff_out_s_reg[37]_34 ),
        .\mult_data_reg[38] (\coeff_out_s_reg[38]_18 ),
        .\mult_data_reg[39] (\coeff_out_s_reg[39]_42 ),
        .\mult_data_reg[40] (\coeff_out_s_reg[40]_2 ),
        .\mult_data_reg[41] (\coeff_out_s_reg[41]_26 ),
        .\mult_data_reg[42] (\coeff_out_s_reg[42]_52 ),
        .\mult_data_reg[43] (\coeff_out_s_reg[43]_12 ),
        .\mult_data_reg[44] (\coeff_out_s_reg[44]_36 ),
        .\mult_data_reg[45] (\coeff_out_s_reg[45]_20 ),
        .\mult_data_reg[46] (\coeff_out_s_reg[46]_44 ),
        .\mult_data_reg[47] (\coeff_out_s_reg[47]_4 ),
        .\mult_data_reg[48] (\coeff_out_s_reg[48]_28 ),
        .\mult_data_reg[49] (\coeff_out_s_reg[49]_48 ),
        .\mult_data_reg[50] (\coeff_out_s_reg[50]_8 ),
        .\mult_data_reg[51] (\coeff_out_s_reg[51]_32 ),
        .\mult_data_reg[52] (\coeff_out_s_reg[52]_16 ),
        .\mult_data_reg[53] (\coeff_out_s_reg[53]_40 ),
        .\mult_data_reg[55] (\coeff_out_s_reg[55]_24 ),
        .p_0_in(p_0_in),
        .\sum_step_1_reg[0] (\coeff_out_s_reg[0]_55 ),
        .\sum_step_1_reg[10] (\coeff_out_s_reg[10]_19 ),
        .\sum_step_1_reg[11] (\coeff_out_s_reg[11]_43 ),
        .\sum_step_1_reg[12] (\coeff_out_s_reg[12]_3 ),
        .\sum_step_1_reg[13] (\coeff_out_s_reg[13]_27 ),
        .\sum_step_1_reg[14] (\coeff_out_s_reg[14]_53 ),
        .\sum_step_1_reg[15] (\coeff_out_s_reg[15]_13 ),
        .\sum_step_1_reg[16] (\coeff_out_s_reg[16]_37 ),
        .\sum_step_1_reg[17] (\coeff_out_s_reg[17]_21 ),
        .\sum_step_1_reg[18] (\coeff_out_s_reg[18]_45 ),
        .\sum_step_1_reg[19] (\coeff_out_s_reg[19]_5 ),
        .\sum_step_1_reg[1] (\coeff_out_s_reg[1]_15 ),
        .\sum_step_1_reg[20] (\coeff_out_s_reg[20]_29 ),
        .\sum_step_1_reg[21] (\coeff_out_s_reg[21]_49 ),
        .\sum_step_1_reg[22] (\coeff_out_s_reg[22]_9 ),
        .\sum_step_1_reg[23] (\coeff_out_s_reg[23]_33 ),
        .\sum_step_1_reg[24] (\coeff_out_s_reg[24]_17 ),
        .\sum_step_1_reg[25] (\coeff_out_s_reg[25]_41 ),
        .\sum_step_1_reg[26] (\coeff_out_s_reg[26]_1 ),
        .\sum_step_1_reg[27] (\coeff_out_s_reg[27]_25 ),
        .\sum_step_1_reg[2] (\coeff_out_s_reg[2]_39 ),
        .\sum_step_1_reg[3] (\coeff_out_s_reg[3]_23 ),
        .\sum_step_1_reg[4] (\coeff_out_s_reg[4]_47 ),
        .\sum_step_1_reg[5] (\coeff_out_s_reg[5]_7 ),
        .\sum_step_1_reg[6] (\coeff_out_s_reg[6]_31 ),
        .\sum_step_1_reg[7] (\coeff_out_s_reg[7]_51 ),
        .\sum_step_1_reg[8] (\coeff_out_s_reg[8]_11 ),
        .\sum_step_1_reg[9] (\coeff_out_s_reg[9]_35 ));
  ReSampler_out_delayer OUT_DELAY
       (.Data_out(Data_out),
        .Q(data_out_s),
        .clk(clk),
        .p_0_in(p_0_in));
  ReSampler_adder56x26 SUM
       (.Data_in(Data_in),
        .PCOUT({\mult_data_reg_n_106_[54] ,\mult_data_reg_n_107_[54] ,\mult_data_reg_n_108_[54] ,\mult_data_reg_n_109_[54] ,\mult_data_reg_n_110_[54] ,\mult_data_reg_n_111_[54] ,\mult_data_reg_n_112_[54] ,\mult_data_reg_n_113_[54] ,\mult_data_reg_n_114_[54] ,\mult_data_reg_n_115_[54] ,\mult_data_reg_n_116_[54] ,\mult_data_reg_n_117_[54] ,\mult_data_reg_n_118_[54] ,\mult_data_reg_n_119_[54] ,\mult_data_reg_n_120_[54] ,\mult_data_reg_n_121_[54] ,\mult_data_reg_n_122_[54] ,\mult_data_reg_n_123_[54] ,\mult_data_reg_n_124_[54] ,\mult_data_reg_n_125_[54] ,\mult_data_reg_n_126_[54] ,\mult_data_reg_n_127_[54] ,\mult_data_reg_n_128_[54] ,\mult_data_reg_n_129_[54] ,\mult_data_reg_n_130_[54] ,\mult_data_reg_n_131_[54] ,\mult_data_reg_n_132_[54] ,\mult_data_reg_n_133_[54] ,\mult_data_reg_n_134_[54] ,\mult_data_reg_n_135_[54] ,\mult_data_reg_n_136_[54] ,\mult_data_reg_n_137_[54] ,\mult_data_reg_n_138_[54] ,\mult_data_reg_n_139_[54] ,\mult_data_reg_n_140_[54] ,\mult_data_reg_n_141_[54] ,\mult_data_reg_n_142_[54] ,\mult_data_reg_n_143_[54] ,\mult_data_reg_n_144_[54] ,\mult_data_reg_n_145_[54] ,\mult_data_reg_n_146_[54] ,\mult_data_reg_n_147_[54] ,\mult_data_reg_n_148_[54] ,\mult_data_reg_n_149_[54] ,\mult_data_reg_n_150_[54] ,\mult_data_reg_n_151_[54] ,\mult_data_reg_n_152_[54] ,\mult_data_reg_n_153_[54] }),
        .Q(data_out_s),
        .clk(clk),
        .\coeff_out_s_reg[0] (\coeff_out_s_reg[0]_55 ),
        .\coeff_out_s_reg[10] (\coeff_out_s_reg[10]_19 ),
        .\coeff_out_s_reg[11] (\coeff_out_s_reg[11]_43 ),
        .\coeff_out_s_reg[12] (\coeff_out_s_reg[12]_3 ),
        .\coeff_out_s_reg[13] (\coeff_out_s_reg[13]_27 ),
        .\coeff_out_s_reg[14] (\coeff_out_s_reg[14]_53 ),
        .\coeff_out_s_reg[15] (\coeff_out_s_reg[15]_13 ),
        .\coeff_out_s_reg[16] (\coeff_out_s_reg[16]_37 ),
        .\coeff_out_s_reg[17] (\coeff_out_s_reg[17]_21 ),
        .\coeff_out_s_reg[18] (\coeff_out_s_reg[18]_45 ),
        .\coeff_out_s_reg[19] (\coeff_out_s_reg[19]_5 ),
        .\coeff_out_s_reg[1] (\coeff_out_s_reg[1]_15 ),
        .\coeff_out_s_reg[20] (\coeff_out_s_reg[20]_29 ),
        .\coeff_out_s_reg[21] (\coeff_out_s_reg[21]_49 ),
        .\coeff_out_s_reg[22] (\coeff_out_s_reg[22]_9 ),
        .\coeff_out_s_reg[23] (\coeff_out_s_reg[23]_33 ),
        .\coeff_out_s_reg[24] (\coeff_out_s_reg[24]_17 ),
        .\coeff_out_s_reg[25] (\coeff_out_s_reg[25]_41 ),
        .\coeff_out_s_reg[26] (\coeff_out_s_reg[26]_1 ),
        .\coeff_out_s_reg[27] (\coeff_out_s_reg[27]_25 ),
        .\coeff_out_s_reg[2] (\coeff_out_s_reg[2]_39 ),
        .\coeff_out_s_reg[3] (\coeff_out_s_reg[3]_23 ),
        .\coeff_out_s_reg[4] (\coeff_out_s_reg[4]_47 ),
        .\coeff_out_s_reg[5] (\coeff_out_s_reg[5]_7 ),
        .\coeff_out_s_reg[6] (\coeff_out_s_reg[6]_31 ),
        .\coeff_out_s_reg[7] (\coeff_out_s_reg[7]_51 ),
        .\coeff_out_s_reg[8] (\coeff_out_s_reg[8]_11 ),
        .\coeff_out_s_reg[9] (\coeff_out_s_reg[9]_35 ),
        .\mult_data_reg[28] ({\mult_data_reg_n_106_[28] ,\mult_data_reg_n_107_[28] ,\mult_data_reg_n_108_[28] ,\mult_data_reg_n_109_[28] ,\mult_data_reg_n_110_[28] ,\mult_data_reg_n_111_[28] ,\mult_data_reg_n_112_[28] ,\mult_data_reg_n_113_[28] ,\mult_data_reg_n_114_[28] ,\mult_data_reg_n_115_[28] ,\mult_data_reg_n_116_[28] ,\mult_data_reg_n_117_[28] ,\mult_data_reg_n_118_[28] ,\mult_data_reg_n_119_[28] ,\mult_data_reg_n_120_[28] ,\mult_data_reg_n_121_[28] ,\mult_data_reg_n_122_[28] ,\mult_data_reg_n_123_[28] ,\mult_data_reg_n_124_[28] ,\mult_data_reg_n_125_[28] ,\mult_data_reg_n_126_[28] ,\mult_data_reg_n_127_[28] ,\mult_data_reg_n_128_[28] ,\mult_data_reg_n_129_[28] ,\mult_data_reg_n_130_[28] ,\mult_data_reg_n_131_[28] ,\mult_data_reg_n_132_[28] ,\mult_data_reg_n_133_[28] ,\mult_data_reg_n_134_[28] ,\mult_data_reg_n_135_[28] ,\mult_data_reg_n_136_[28] ,\mult_data_reg_n_137_[28] ,\mult_data_reg_n_138_[28] ,\mult_data_reg_n_139_[28] ,\mult_data_reg_n_140_[28] ,\mult_data_reg_n_141_[28] ,\mult_data_reg_n_142_[28] ,\mult_data_reg_n_143_[28] ,\mult_data_reg_n_144_[28] ,\mult_data_reg_n_145_[28] ,\mult_data_reg_n_146_[28] ,\mult_data_reg_n_147_[28] ,\mult_data_reg_n_148_[28] ,\mult_data_reg_n_149_[28] ,\mult_data_reg_n_150_[28] ,\mult_data_reg_n_151_[28] ,\mult_data_reg_n_152_[28] ,\mult_data_reg_n_153_[28] }),
        .\mult_data_reg[29] ({\mult_data_reg_n_106_[29] ,\mult_data_reg_n_107_[29] ,\mult_data_reg_n_108_[29] ,\mult_data_reg_n_109_[29] ,\mult_data_reg_n_110_[29] ,\mult_data_reg_n_111_[29] ,\mult_data_reg_n_112_[29] ,\mult_data_reg_n_113_[29] ,\mult_data_reg_n_114_[29] ,\mult_data_reg_n_115_[29] ,\mult_data_reg_n_116_[29] ,\mult_data_reg_n_117_[29] ,\mult_data_reg_n_118_[29] ,\mult_data_reg_n_119_[29] ,\mult_data_reg_n_120_[29] ,\mult_data_reg_n_121_[29] ,\mult_data_reg_n_122_[29] ,\mult_data_reg_n_123_[29] ,\mult_data_reg_n_124_[29] ,\mult_data_reg_n_125_[29] ,\mult_data_reg_n_126_[29] ,\mult_data_reg_n_127_[29] ,\mult_data_reg_n_128_[29] ,\mult_data_reg_n_129_[29] ,\mult_data_reg_n_130_[29] ,\mult_data_reg_n_131_[29] ,\mult_data_reg_n_132_[29] ,\mult_data_reg_n_133_[29] ,\mult_data_reg_n_134_[29] ,\mult_data_reg_n_135_[29] ,\mult_data_reg_n_136_[29] ,\mult_data_reg_n_137_[29] ,\mult_data_reg_n_138_[29] ,\mult_data_reg_n_139_[29] ,\mult_data_reg_n_140_[29] ,\mult_data_reg_n_141_[29] ,\mult_data_reg_n_142_[29] ,\mult_data_reg_n_143_[29] ,\mult_data_reg_n_144_[29] ,\mult_data_reg_n_145_[29] ,\mult_data_reg_n_146_[29] ,\mult_data_reg_n_147_[29] ,\mult_data_reg_n_148_[29] ,\mult_data_reg_n_149_[29] ,\mult_data_reg_n_150_[29] ,\mult_data_reg_n_151_[29] ,\mult_data_reg_n_152_[29] ,\mult_data_reg_n_153_[29] }),
        .\mult_data_reg[30] ({\mult_data_reg_n_106_[30] ,\mult_data_reg_n_107_[30] ,\mult_data_reg_n_108_[30] ,\mult_data_reg_n_109_[30] ,\mult_data_reg_n_110_[30] ,\mult_data_reg_n_111_[30] ,\mult_data_reg_n_112_[30] ,\mult_data_reg_n_113_[30] ,\mult_data_reg_n_114_[30] ,\mult_data_reg_n_115_[30] ,\mult_data_reg_n_116_[30] ,\mult_data_reg_n_117_[30] ,\mult_data_reg_n_118_[30] ,\mult_data_reg_n_119_[30] ,\mult_data_reg_n_120_[30] ,\mult_data_reg_n_121_[30] ,\mult_data_reg_n_122_[30] ,\mult_data_reg_n_123_[30] ,\mult_data_reg_n_124_[30] ,\mult_data_reg_n_125_[30] ,\mult_data_reg_n_126_[30] ,\mult_data_reg_n_127_[30] ,\mult_data_reg_n_128_[30] ,\mult_data_reg_n_129_[30] ,\mult_data_reg_n_130_[30] ,\mult_data_reg_n_131_[30] ,\mult_data_reg_n_132_[30] ,\mult_data_reg_n_133_[30] ,\mult_data_reg_n_134_[30] ,\mult_data_reg_n_135_[30] ,\mult_data_reg_n_136_[30] ,\mult_data_reg_n_137_[30] ,\mult_data_reg_n_138_[30] ,\mult_data_reg_n_139_[30] ,\mult_data_reg_n_140_[30] ,\mult_data_reg_n_141_[30] ,\mult_data_reg_n_142_[30] ,\mult_data_reg_n_143_[30] ,\mult_data_reg_n_144_[30] ,\mult_data_reg_n_145_[30] ,\mult_data_reg_n_146_[30] ,\mult_data_reg_n_147_[30] ,\mult_data_reg_n_148_[30] ,\mult_data_reg_n_149_[30] ,\mult_data_reg_n_150_[30] ,\mult_data_reg_n_151_[30] ,\mult_data_reg_n_152_[30] ,\mult_data_reg_n_153_[30] }),
        .\mult_data_reg[31] ({\mult_data_reg_n_106_[31] ,\mult_data_reg_n_107_[31] ,\mult_data_reg_n_108_[31] ,\mult_data_reg_n_109_[31] ,\mult_data_reg_n_110_[31] ,\mult_data_reg_n_111_[31] ,\mult_data_reg_n_112_[31] ,\mult_data_reg_n_113_[31] ,\mult_data_reg_n_114_[31] ,\mult_data_reg_n_115_[31] ,\mult_data_reg_n_116_[31] ,\mult_data_reg_n_117_[31] ,\mult_data_reg_n_118_[31] ,\mult_data_reg_n_119_[31] ,\mult_data_reg_n_120_[31] ,\mult_data_reg_n_121_[31] ,\mult_data_reg_n_122_[31] ,\mult_data_reg_n_123_[31] ,\mult_data_reg_n_124_[31] ,\mult_data_reg_n_125_[31] ,\mult_data_reg_n_126_[31] ,\mult_data_reg_n_127_[31] ,\mult_data_reg_n_128_[31] ,\mult_data_reg_n_129_[31] ,\mult_data_reg_n_130_[31] ,\mult_data_reg_n_131_[31] ,\mult_data_reg_n_132_[31] ,\mult_data_reg_n_133_[31] ,\mult_data_reg_n_134_[31] ,\mult_data_reg_n_135_[31] ,\mult_data_reg_n_136_[31] ,\mult_data_reg_n_137_[31] ,\mult_data_reg_n_138_[31] ,\mult_data_reg_n_139_[31] ,\mult_data_reg_n_140_[31] ,\mult_data_reg_n_141_[31] ,\mult_data_reg_n_142_[31] ,\mult_data_reg_n_143_[31] ,\mult_data_reg_n_144_[31] ,\mult_data_reg_n_145_[31] ,\mult_data_reg_n_146_[31] ,\mult_data_reg_n_147_[31] ,\mult_data_reg_n_148_[31] ,\mult_data_reg_n_149_[31] ,\mult_data_reg_n_150_[31] ,\mult_data_reg_n_151_[31] ,\mult_data_reg_n_152_[31] ,\mult_data_reg_n_153_[31] }),
        .\mult_data_reg[32] ({\mult_data_reg_n_106_[32] ,\mult_data_reg_n_107_[32] ,\mult_data_reg_n_108_[32] ,\mult_data_reg_n_109_[32] ,\mult_data_reg_n_110_[32] ,\mult_data_reg_n_111_[32] ,\mult_data_reg_n_112_[32] ,\mult_data_reg_n_113_[32] ,\mult_data_reg_n_114_[32] ,\mult_data_reg_n_115_[32] ,\mult_data_reg_n_116_[32] ,\mult_data_reg_n_117_[32] ,\mult_data_reg_n_118_[32] ,\mult_data_reg_n_119_[32] ,\mult_data_reg_n_120_[32] ,\mult_data_reg_n_121_[32] ,\mult_data_reg_n_122_[32] ,\mult_data_reg_n_123_[32] ,\mult_data_reg_n_124_[32] ,\mult_data_reg_n_125_[32] ,\mult_data_reg_n_126_[32] ,\mult_data_reg_n_127_[32] ,\mult_data_reg_n_128_[32] ,\mult_data_reg_n_129_[32] ,\mult_data_reg_n_130_[32] ,\mult_data_reg_n_131_[32] ,\mult_data_reg_n_132_[32] ,\mult_data_reg_n_133_[32] ,\mult_data_reg_n_134_[32] ,\mult_data_reg_n_135_[32] ,\mult_data_reg_n_136_[32] ,\mult_data_reg_n_137_[32] ,\mult_data_reg_n_138_[32] ,\mult_data_reg_n_139_[32] ,\mult_data_reg_n_140_[32] ,\mult_data_reg_n_141_[32] ,\mult_data_reg_n_142_[32] ,\mult_data_reg_n_143_[32] ,\mult_data_reg_n_144_[32] ,\mult_data_reg_n_145_[32] ,\mult_data_reg_n_146_[32] ,\mult_data_reg_n_147_[32] ,\mult_data_reg_n_148_[32] ,\mult_data_reg_n_149_[32] ,\mult_data_reg_n_150_[32] ,\mult_data_reg_n_151_[32] ,\mult_data_reg_n_152_[32] ,\mult_data_reg_n_153_[32] }),
        .\mult_data_reg[33] ({\mult_data_reg_n_106_[33] ,\mult_data_reg_n_107_[33] ,\mult_data_reg_n_108_[33] ,\mult_data_reg_n_109_[33] ,\mult_data_reg_n_110_[33] ,\mult_data_reg_n_111_[33] ,\mult_data_reg_n_112_[33] ,\mult_data_reg_n_113_[33] ,\mult_data_reg_n_114_[33] ,\mult_data_reg_n_115_[33] ,\mult_data_reg_n_116_[33] ,\mult_data_reg_n_117_[33] ,\mult_data_reg_n_118_[33] ,\mult_data_reg_n_119_[33] ,\mult_data_reg_n_120_[33] ,\mult_data_reg_n_121_[33] ,\mult_data_reg_n_122_[33] ,\mult_data_reg_n_123_[33] ,\mult_data_reg_n_124_[33] ,\mult_data_reg_n_125_[33] ,\mult_data_reg_n_126_[33] ,\mult_data_reg_n_127_[33] ,\mult_data_reg_n_128_[33] ,\mult_data_reg_n_129_[33] ,\mult_data_reg_n_130_[33] ,\mult_data_reg_n_131_[33] ,\mult_data_reg_n_132_[33] ,\mult_data_reg_n_133_[33] ,\mult_data_reg_n_134_[33] ,\mult_data_reg_n_135_[33] ,\mult_data_reg_n_136_[33] ,\mult_data_reg_n_137_[33] ,\mult_data_reg_n_138_[33] ,\mult_data_reg_n_139_[33] ,\mult_data_reg_n_140_[33] ,\mult_data_reg_n_141_[33] ,\mult_data_reg_n_142_[33] ,\mult_data_reg_n_143_[33] ,\mult_data_reg_n_144_[33] ,\mult_data_reg_n_145_[33] ,\mult_data_reg_n_146_[33] ,\mult_data_reg_n_147_[33] ,\mult_data_reg_n_148_[33] ,\mult_data_reg_n_149_[33] ,\mult_data_reg_n_150_[33] ,\mult_data_reg_n_151_[33] ,\mult_data_reg_n_152_[33] ,\mult_data_reg_n_153_[33] }),
        .\mult_data_reg[34] ({\mult_data_reg_n_106_[34] ,\mult_data_reg_n_107_[34] ,\mult_data_reg_n_108_[34] ,\mult_data_reg_n_109_[34] ,\mult_data_reg_n_110_[34] ,\mult_data_reg_n_111_[34] ,\mult_data_reg_n_112_[34] ,\mult_data_reg_n_113_[34] ,\mult_data_reg_n_114_[34] ,\mult_data_reg_n_115_[34] ,\mult_data_reg_n_116_[34] ,\mult_data_reg_n_117_[34] ,\mult_data_reg_n_118_[34] ,\mult_data_reg_n_119_[34] ,\mult_data_reg_n_120_[34] ,\mult_data_reg_n_121_[34] ,\mult_data_reg_n_122_[34] ,\mult_data_reg_n_123_[34] ,\mult_data_reg_n_124_[34] ,\mult_data_reg_n_125_[34] ,\mult_data_reg_n_126_[34] ,\mult_data_reg_n_127_[34] ,\mult_data_reg_n_128_[34] ,\mult_data_reg_n_129_[34] ,\mult_data_reg_n_130_[34] ,\mult_data_reg_n_131_[34] ,\mult_data_reg_n_132_[34] ,\mult_data_reg_n_133_[34] ,\mult_data_reg_n_134_[34] ,\mult_data_reg_n_135_[34] ,\mult_data_reg_n_136_[34] ,\mult_data_reg_n_137_[34] ,\mult_data_reg_n_138_[34] ,\mult_data_reg_n_139_[34] ,\mult_data_reg_n_140_[34] ,\mult_data_reg_n_141_[34] ,\mult_data_reg_n_142_[34] ,\mult_data_reg_n_143_[34] ,\mult_data_reg_n_144_[34] ,\mult_data_reg_n_145_[34] ,\mult_data_reg_n_146_[34] ,\mult_data_reg_n_147_[34] ,\mult_data_reg_n_148_[34] ,\mult_data_reg_n_149_[34] ,\mult_data_reg_n_150_[34] ,\mult_data_reg_n_151_[34] ,\mult_data_reg_n_152_[34] ,\mult_data_reg_n_153_[34] }),
        .\mult_data_reg[35] ({\mult_data_reg_n_106_[35] ,\mult_data_reg_n_107_[35] ,\mult_data_reg_n_108_[35] ,\mult_data_reg_n_109_[35] ,\mult_data_reg_n_110_[35] ,\mult_data_reg_n_111_[35] ,\mult_data_reg_n_112_[35] ,\mult_data_reg_n_113_[35] ,\mult_data_reg_n_114_[35] ,\mult_data_reg_n_115_[35] ,\mult_data_reg_n_116_[35] ,\mult_data_reg_n_117_[35] ,\mult_data_reg_n_118_[35] ,\mult_data_reg_n_119_[35] ,\mult_data_reg_n_120_[35] ,\mult_data_reg_n_121_[35] ,\mult_data_reg_n_122_[35] ,\mult_data_reg_n_123_[35] ,\mult_data_reg_n_124_[35] ,\mult_data_reg_n_125_[35] ,\mult_data_reg_n_126_[35] ,\mult_data_reg_n_127_[35] ,\mult_data_reg_n_128_[35] ,\mult_data_reg_n_129_[35] ,\mult_data_reg_n_130_[35] ,\mult_data_reg_n_131_[35] ,\mult_data_reg_n_132_[35] ,\mult_data_reg_n_133_[35] ,\mult_data_reg_n_134_[35] ,\mult_data_reg_n_135_[35] ,\mult_data_reg_n_136_[35] ,\mult_data_reg_n_137_[35] ,\mult_data_reg_n_138_[35] ,\mult_data_reg_n_139_[35] ,\mult_data_reg_n_140_[35] ,\mult_data_reg_n_141_[35] ,\mult_data_reg_n_142_[35] ,\mult_data_reg_n_143_[35] ,\mult_data_reg_n_144_[35] ,\mult_data_reg_n_145_[35] ,\mult_data_reg_n_146_[35] ,\mult_data_reg_n_147_[35] ,\mult_data_reg_n_148_[35] ,\mult_data_reg_n_149_[35] ,\mult_data_reg_n_150_[35] ,\mult_data_reg_n_151_[35] ,\mult_data_reg_n_152_[35] ,\mult_data_reg_n_153_[35] }),
        .\mult_data_reg[36] ({\mult_data_reg_n_106_[36] ,\mult_data_reg_n_107_[36] ,\mult_data_reg_n_108_[36] ,\mult_data_reg_n_109_[36] ,\mult_data_reg_n_110_[36] ,\mult_data_reg_n_111_[36] ,\mult_data_reg_n_112_[36] ,\mult_data_reg_n_113_[36] ,\mult_data_reg_n_114_[36] ,\mult_data_reg_n_115_[36] ,\mult_data_reg_n_116_[36] ,\mult_data_reg_n_117_[36] ,\mult_data_reg_n_118_[36] ,\mult_data_reg_n_119_[36] ,\mult_data_reg_n_120_[36] ,\mult_data_reg_n_121_[36] ,\mult_data_reg_n_122_[36] ,\mult_data_reg_n_123_[36] ,\mult_data_reg_n_124_[36] ,\mult_data_reg_n_125_[36] ,\mult_data_reg_n_126_[36] ,\mult_data_reg_n_127_[36] ,\mult_data_reg_n_128_[36] ,\mult_data_reg_n_129_[36] ,\mult_data_reg_n_130_[36] ,\mult_data_reg_n_131_[36] ,\mult_data_reg_n_132_[36] ,\mult_data_reg_n_133_[36] ,\mult_data_reg_n_134_[36] ,\mult_data_reg_n_135_[36] ,\mult_data_reg_n_136_[36] ,\mult_data_reg_n_137_[36] ,\mult_data_reg_n_138_[36] ,\mult_data_reg_n_139_[36] ,\mult_data_reg_n_140_[36] ,\mult_data_reg_n_141_[36] ,\mult_data_reg_n_142_[36] ,\mult_data_reg_n_143_[36] ,\mult_data_reg_n_144_[36] ,\mult_data_reg_n_145_[36] ,\mult_data_reg_n_146_[36] ,\mult_data_reg_n_147_[36] ,\mult_data_reg_n_148_[36] ,\mult_data_reg_n_149_[36] ,\mult_data_reg_n_150_[36] ,\mult_data_reg_n_151_[36] ,\mult_data_reg_n_152_[36] ,\mult_data_reg_n_153_[36] }),
        .\mult_data_reg[37] ({\mult_data_reg_n_106_[37] ,\mult_data_reg_n_107_[37] ,\mult_data_reg_n_108_[37] ,\mult_data_reg_n_109_[37] ,\mult_data_reg_n_110_[37] ,\mult_data_reg_n_111_[37] ,\mult_data_reg_n_112_[37] ,\mult_data_reg_n_113_[37] ,\mult_data_reg_n_114_[37] ,\mult_data_reg_n_115_[37] ,\mult_data_reg_n_116_[37] ,\mult_data_reg_n_117_[37] ,\mult_data_reg_n_118_[37] ,\mult_data_reg_n_119_[37] ,\mult_data_reg_n_120_[37] ,\mult_data_reg_n_121_[37] ,\mult_data_reg_n_122_[37] ,\mult_data_reg_n_123_[37] ,\mult_data_reg_n_124_[37] ,\mult_data_reg_n_125_[37] ,\mult_data_reg_n_126_[37] ,\mult_data_reg_n_127_[37] ,\mult_data_reg_n_128_[37] ,\mult_data_reg_n_129_[37] ,\mult_data_reg_n_130_[37] ,\mult_data_reg_n_131_[37] ,\mult_data_reg_n_132_[37] ,\mult_data_reg_n_133_[37] ,\mult_data_reg_n_134_[37] ,\mult_data_reg_n_135_[37] ,\mult_data_reg_n_136_[37] ,\mult_data_reg_n_137_[37] ,\mult_data_reg_n_138_[37] ,\mult_data_reg_n_139_[37] ,\mult_data_reg_n_140_[37] ,\mult_data_reg_n_141_[37] ,\mult_data_reg_n_142_[37] ,\mult_data_reg_n_143_[37] ,\mult_data_reg_n_144_[37] ,\mult_data_reg_n_145_[37] ,\mult_data_reg_n_146_[37] ,\mult_data_reg_n_147_[37] ,\mult_data_reg_n_148_[37] ,\mult_data_reg_n_149_[37] ,\mult_data_reg_n_150_[37] ,\mult_data_reg_n_151_[37] ,\mult_data_reg_n_152_[37] ,\mult_data_reg_n_153_[37] }),
        .\mult_data_reg[38] ({\mult_data_reg_n_106_[38] ,\mult_data_reg_n_107_[38] ,\mult_data_reg_n_108_[38] ,\mult_data_reg_n_109_[38] ,\mult_data_reg_n_110_[38] ,\mult_data_reg_n_111_[38] ,\mult_data_reg_n_112_[38] ,\mult_data_reg_n_113_[38] ,\mult_data_reg_n_114_[38] ,\mult_data_reg_n_115_[38] ,\mult_data_reg_n_116_[38] ,\mult_data_reg_n_117_[38] ,\mult_data_reg_n_118_[38] ,\mult_data_reg_n_119_[38] ,\mult_data_reg_n_120_[38] ,\mult_data_reg_n_121_[38] ,\mult_data_reg_n_122_[38] ,\mult_data_reg_n_123_[38] ,\mult_data_reg_n_124_[38] ,\mult_data_reg_n_125_[38] ,\mult_data_reg_n_126_[38] ,\mult_data_reg_n_127_[38] ,\mult_data_reg_n_128_[38] ,\mult_data_reg_n_129_[38] ,\mult_data_reg_n_130_[38] ,\mult_data_reg_n_131_[38] ,\mult_data_reg_n_132_[38] ,\mult_data_reg_n_133_[38] ,\mult_data_reg_n_134_[38] ,\mult_data_reg_n_135_[38] ,\mult_data_reg_n_136_[38] ,\mult_data_reg_n_137_[38] ,\mult_data_reg_n_138_[38] ,\mult_data_reg_n_139_[38] ,\mult_data_reg_n_140_[38] ,\mult_data_reg_n_141_[38] ,\mult_data_reg_n_142_[38] ,\mult_data_reg_n_143_[38] ,\mult_data_reg_n_144_[38] ,\mult_data_reg_n_145_[38] ,\mult_data_reg_n_146_[38] ,\mult_data_reg_n_147_[38] ,\mult_data_reg_n_148_[38] ,\mult_data_reg_n_149_[38] ,\mult_data_reg_n_150_[38] ,\mult_data_reg_n_151_[38] ,\mult_data_reg_n_152_[38] ,\mult_data_reg_n_153_[38] }),
        .\mult_data_reg[39] ({\mult_data_reg_n_106_[39] ,\mult_data_reg_n_107_[39] ,\mult_data_reg_n_108_[39] ,\mult_data_reg_n_109_[39] ,\mult_data_reg_n_110_[39] ,\mult_data_reg_n_111_[39] ,\mult_data_reg_n_112_[39] ,\mult_data_reg_n_113_[39] ,\mult_data_reg_n_114_[39] ,\mult_data_reg_n_115_[39] ,\mult_data_reg_n_116_[39] ,\mult_data_reg_n_117_[39] ,\mult_data_reg_n_118_[39] ,\mult_data_reg_n_119_[39] ,\mult_data_reg_n_120_[39] ,\mult_data_reg_n_121_[39] ,\mult_data_reg_n_122_[39] ,\mult_data_reg_n_123_[39] ,\mult_data_reg_n_124_[39] ,\mult_data_reg_n_125_[39] ,\mult_data_reg_n_126_[39] ,\mult_data_reg_n_127_[39] ,\mult_data_reg_n_128_[39] ,\mult_data_reg_n_129_[39] ,\mult_data_reg_n_130_[39] ,\mult_data_reg_n_131_[39] ,\mult_data_reg_n_132_[39] ,\mult_data_reg_n_133_[39] ,\mult_data_reg_n_134_[39] ,\mult_data_reg_n_135_[39] ,\mult_data_reg_n_136_[39] ,\mult_data_reg_n_137_[39] ,\mult_data_reg_n_138_[39] ,\mult_data_reg_n_139_[39] ,\mult_data_reg_n_140_[39] ,\mult_data_reg_n_141_[39] ,\mult_data_reg_n_142_[39] ,\mult_data_reg_n_143_[39] ,\mult_data_reg_n_144_[39] ,\mult_data_reg_n_145_[39] ,\mult_data_reg_n_146_[39] ,\mult_data_reg_n_147_[39] ,\mult_data_reg_n_148_[39] ,\mult_data_reg_n_149_[39] ,\mult_data_reg_n_150_[39] ,\mult_data_reg_n_151_[39] ,\mult_data_reg_n_152_[39] ,\mult_data_reg_n_153_[39] }),
        .\mult_data_reg[40] ({\mult_data_reg_n_106_[40] ,\mult_data_reg_n_107_[40] ,\mult_data_reg_n_108_[40] ,\mult_data_reg_n_109_[40] ,\mult_data_reg_n_110_[40] ,\mult_data_reg_n_111_[40] ,\mult_data_reg_n_112_[40] ,\mult_data_reg_n_113_[40] ,\mult_data_reg_n_114_[40] ,\mult_data_reg_n_115_[40] ,\mult_data_reg_n_116_[40] ,\mult_data_reg_n_117_[40] ,\mult_data_reg_n_118_[40] ,\mult_data_reg_n_119_[40] ,\mult_data_reg_n_120_[40] ,\mult_data_reg_n_121_[40] ,\mult_data_reg_n_122_[40] ,\mult_data_reg_n_123_[40] ,\mult_data_reg_n_124_[40] ,\mult_data_reg_n_125_[40] ,\mult_data_reg_n_126_[40] ,\mult_data_reg_n_127_[40] ,\mult_data_reg_n_128_[40] ,\mult_data_reg_n_129_[40] ,\mult_data_reg_n_130_[40] ,\mult_data_reg_n_131_[40] ,\mult_data_reg_n_132_[40] ,\mult_data_reg_n_133_[40] ,\mult_data_reg_n_134_[40] ,\mult_data_reg_n_135_[40] ,\mult_data_reg_n_136_[40] ,\mult_data_reg_n_137_[40] ,\mult_data_reg_n_138_[40] ,\mult_data_reg_n_139_[40] ,\mult_data_reg_n_140_[40] ,\mult_data_reg_n_141_[40] ,\mult_data_reg_n_142_[40] ,\mult_data_reg_n_143_[40] ,\mult_data_reg_n_144_[40] ,\mult_data_reg_n_145_[40] ,\mult_data_reg_n_146_[40] ,\mult_data_reg_n_147_[40] ,\mult_data_reg_n_148_[40] ,\mult_data_reg_n_149_[40] ,\mult_data_reg_n_150_[40] ,\mult_data_reg_n_151_[40] ,\mult_data_reg_n_152_[40] ,\mult_data_reg_n_153_[40] }),
        .\mult_data_reg[41] ({\mult_data_reg_n_106_[41] ,\mult_data_reg_n_107_[41] ,\mult_data_reg_n_108_[41] ,\mult_data_reg_n_109_[41] ,\mult_data_reg_n_110_[41] ,\mult_data_reg_n_111_[41] ,\mult_data_reg_n_112_[41] ,\mult_data_reg_n_113_[41] ,\mult_data_reg_n_114_[41] ,\mult_data_reg_n_115_[41] ,\mult_data_reg_n_116_[41] ,\mult_data_reg_n_117_[41] ,\mult_data_reg_n_118_[41] ,\mult_data_reg_n_119_[41] ,\mult_data_reg_n_120_[41] ,\mult_data_reg_n_121_[41] ,\mult_data_reg_n_122_[41] ,\mult_data_reg_n_123_[41] ,\mult_data_reg_n_124_[41] ,\mult_data_reg_n_125_[41] ,\mult_data_reg_n_126_[41] ,\mult_data_reg_n_127_[41] ,\mult_data_reg_n_128_[41] ,\mult_data_reg_n_129_[41] ,\mult_data_reg_n_130_[41] ,\mult_data_reg_n_131_[41] ,\mult_data_reg_n_132_[41] ,\mult_data_reg_n_133_[41] ,\mult_data_reg_n_134_[41] ,\mult_data_reg_n_135_[41] ,\mult_data_reg_n_136_[41] ,\mult_data_reg_n_137_[41] ,\mult_data_reg_n_138_[41] ,\mult_data_reg_n_139_[41] ,\mult_data_reg_n_140_[41] ,\mult_data_reg_n_141_[41] ,\mult_data_reg_n_142_[41] ,\mult_data_reg_n_143_[41] ,\mult_data_reg_n_144_[41] ,\mult_data_reg_n_145_[41] ,\mult_data_reg_n_146_[41] ,\mult_data_reg_n_147_[41] ,\mult_data_reg_n_148_[41] ,\mult_data_reg_n_149_[41] ,\mult_data_reg_n_150_[41] ,\mult_data_reg_n_151_[41] ,\mult_data_reg_n_152_[41] ,\mult_data_reg_n_153_[41] }),
        .\mult_data_reg[42] ({\mult_data_reg_n_106_[42] ,\mult_data_reg_n_107_[42] ,\mult_data_reg_n_108_[42] ,\mult_data_reg_n_109_[42] ,\mult_data_reg_n_110_[42] ,\mult_data_reg_n_111_[42] ,\mult_data_reg_n_112_[42] ,\mult_data_reg_n_113_[42] ,\mult_data_reg_n_114_[42] ,\mult_data_reg_n_115_[42] ,\mult_data_reg_n_116_[42] ,\mult_data_reg_n_117_[42] ,\mult_data_reg_n_118_[42] ,\mult_data_reg_n_119_[42] ,\mult_data_reg_n_120_[42] ,\mult_data_reg_n_121_[42] ,\mult_data_reg_n_122_[42] ,\mult_data_reg_n_123_[42] ,\mult_data_reg_n_124_[42] ,\mult_data_reg_n_125_[42] ,\mult_data_reg_n_126_[42] ,\mult_data_reg_n_127_[42] ,\mult_data_reg_n_128_[42] ,\mult_data_reg_n_129_[42] ,\mult_data_reg_n_130_[42] ,\mult_data_reg_n_131_[42] ,\mult_data_reg_n_132_[42] ,\mult_data_reg_n_133_[42] ,\mult_data_reg_n_134_[42] ,\mult_data_reg_n_135_[42] ,\mult_data_reg_n_136_[42] ,\mult_data_reg_n_137_[42] ,\mult_data_reg_n_138_[42] ,\mult_data_reg_n_139_[42] ,\mult_data_reg_n_140_[42] ,\mult_data_reg_n_141_[42] ,\mult_data_reg_n_142_[42] ,\mult_data_reg_n_143_[42] ,\mult_data_reg_n_144_[42] ,\mult_data_reg_n_145_[42] ,\mult_data_reg_n_146_[42] ,\mult_data_reg_n_147_[42] ,\mult_data_reg_n_148_[42] ,\mult_data_reg_n_149_[42] ,\mult_data_reg_n_150_[42] ,\mult_data_reg_n_151_[42] ,\mult_data_reg_n_152_[42] ,\mult_data_reg_n_153_[42] }),
        .\mult_data_reg[43] ({\mult_data_reg_n_106_[43] ,\mult_data_reg_n_107_[43] ,\mult_data_reg_n_108_[43] ,\mult_data_reg_n_109_[43] ,\mult_data_reg_n_110_[43] ,\mult_data_reg_n_111_[43] ,\mult_data_reg_n_112_[43] ,\mult_data_reg_n_113_[43] ,\mult_data_reg_n_114_[43] ,\mult_data_reg_n_115_[43] ,\mult_data_reg_n_116_[43] ,\mult_data_reg_n_117_[43] ,\mult_data_reg_n_118_[43] ,\mult_data_reg_n_119_[43] ,\mult_data_reg_n_120_[43] ,\mult_data_reg_n_121_[43] ,\mult_data_reg_n_122_[43] ,\mult_data_reg_n_123_[43] ,\mult_data_reg_n_124_[43] ,\mult_data_reg_n_125_[43] ,\mult_data_reg_n_126_[43] ,\mult_data_reg_n_127_[43] ,\mult_data_reg_n_128_[43] ,\mult_data_reg_n_129_[43] ,\mult_data_reg_n_130_[43] ,\mult_data_reg_n_131_[43] ,\mult_data_reg_n_132_[43] ,\mult_data_reg_n_133_[43] ,\mult_data_reg_n_134_[43] ,\mult_data_reg_n_135_[43] ,\mult_data_reg_n_136_[43] ,\mult_data_reg_n_137_[43] ,\mult_data_reg_n_138_[43] ,\mult_data_reg_n_139_[43] ,\mult_data_reg_n_140_[43] ,\mult_data_reg_n_141_[43] ,\mult_data_reg_n_142_[43] ,\mult_data_reg_n_143_[43] ,\mult_data_reg_n_144_[43] ,\mult_data_reg_n_145_[43] ,\mult_data_reg_n_146_[43] ,\mult_data_reg_n_147_[43] ,\mult_data_reg_n_148_[43] ,\mult_data_reg_n_149_[43] ,\mult_data_reg_n_150_[43] ,\mult_data_reg_n_151_[43] ,\mult_data_reg_n_152_[43] ,\mult_data_reg_n_153_[43] }),
        .\mult_data_reg[44] ({\mult_data_reg_n_106_[44] ,\mult_data_reg_n_107_[44] ,\mult_data_reg_n_108_[44] ,\mult_data_reg_n_109_[44] ,\mult_data_reg_n_110_[44] ,\mult_data_reg_n_111_[44] ,\mult_data_reg_n_112_[44] ,\mult_data_reg_n_113_[44] ,\mult_data_reg_n_114_[44] ,\mult_data_reg_n_115_[44] ,\mult_data_reg_n_116_[44] ,\mult_data_reg_n_117_[44] ,\mult_data_reg_n_118_[44] ,\mult_data_reg_n_119_[44] ,\mult_data_reg_n_120_[44] ,\mult_data_reg_n_121_[44] ,\mult_data_reg_n_122_[44] ,\mult_data_reg_n_123_[44] ,\mult_data_reg_n_124_[44] ,\mult_data_reg_n_125_[44] ,\mult_data_reg_n_126_[44] ,\mult_data_reg_n_127_[44] ,\mult_data_reg_n_128_[44] ,\mult_data_reg_n_129_[44] ,\mult_data_reg_n_130_[44] ,\mult_data_reg_n_131_[44] ,\mult_data_reg_n_132_[44] ,\mult_data_reg_n_133_[44] ,\mult_data_reg_n_134_[44] ,\mult_data_reg_n_135_[44] ,\mult_data_reg_n_136_[44] ,\mult_data_reg_n_137_[44] ,\mult_data_reg_n_138_[44] ,\mult_data_reg_n_139_[44] ,\mult_data_reg_n_140_[44] ,\mult_data_reg_n_141_[44] ,\mult_data_reg_n_142_[44] ,\mult_data_reg_n_143_[44] ,\mult_data_reg_n_144_[44] ,\mult_data_reg_n_145_[44] ,\mult_data_reg_n_146_[44] ,\mult_data_reg_n_147_[44] ,\mult_data_reg_n_148_[44] ,\mult_data_reg_n_149_[44] ,\mult_data_reg_n_150_[44] ,\mult_data_reg_n_151_[44] ,\mult_data_reg_n_152_[44] ,\mult_data_reg_n_153_[44] }),
        .\mult_data_reg[45] ({\mult_data_reg_n_106_[45] ,\mult_data_reg_n_107_[45] ,\mult_data_reg_n_108_[45] ,\mult_data_reg_n_109_[45] ,\mult_data_reg_n_110_[45] ,\mult_data_reg_n_111_[45] ,\mult_data_reg_n_112_[45] ,\mult_data_reg_n_113_[45] ,\mult_data_reg_n_114_[45] ,\mult_data_reg_n_115_[45] ,\mult_data_reg_n_116_[45] ,\mult_data_reg_n_117_[45] ,\mult_data_reg_n_118_[45] ,\mult_data_reg_n_119_[45] ,\mult_data_reg_n_120_[45] ,\mult_data_reg_n_121_[45] ,\mult_data_reg_n_122_[45] ,\mult_data_reg_n_123_[45] ,\mult_data_reg_n_124_[45] ,\mult_data_reg_n_125_[45] ,\mult_data_reg_n_126_[45] ,\mult_data_reg_n_127_[45] ,\mult_data_reg_n_128_[45] ,\mult_data_reg_n_129_[45] ,\mult_data_reg_n_130_[45] ,\mult_data_reg_n_131_[45] ,\mult_data_reg_n_132_[45] ,\mult_data_reg_n_133_[45] ,\mult_data_reg_n_134_[45] ,\mult_data_reg_n_135_[45] ,\mult_data_reg_n_136_[45] ,\mult_data_reg_n_137_[45] ,\mult_data_reg_n_138_[45] ,\mult_data_reg_n_139_[45] ,\mult_data_reg_n_140_[45] ,\mult_data_reg_n_141_[45] ,\mult_data_reg_n_142_[45] ,\mult_data_reg_n_143_[45] ,\mult_data_reg_n_144_[45] ,\mult_data_reg_n_145_[45] ,\mult_data_reg_n_146_[45] ,\mult_data_reg_n_147_[45] ,\mult_data_reg_n_148_[45] ,\mult_data_reg_n_149_[45] ,\mult_data_reg_n_150_[45] ,\mult_data_reg_n_151_[45] ,\mult_data_reg_n_152_[45] ,\mult_data_reg_n_153_[45] }),
        .\mult_data_reg[46] ({\mult_data_reg_n_106_[46] ,\mult_data_reg_n_107_[46] ,\mult_data_reg_n_108_[46] ,\mult_data_reg_n_109_[46] ,\mult_data_reg_n_110_[46] ,\mult_data_reg_n_111_[46] ,\mult_data_reg_n_112_[46] ,\mult_data_reg_n_113_[46] ,\mult_data_reg_n_114_[46] ,\mult_data_reg_n_115_[46] ,\mult_data_reg_n_116_[46] ,\mult_data_reg_n_117_[46] ,\mult_data_reg_n_118_[46] ,\mult_data_reg_n_119_[46] ,\mult_data_reg_n_120_[46] ,\mult_data_reg_n_121_[46] ,\mult_data_reg_n_122_[46] ,\mult_data_reg_n_123_[46] ,\mult_data_reg_n_124_[46] ,\mult_data_reg_n_125_[46] ,\mult_data_reg_n_126_[46] ,\mult_data_reg_n_127_[46] ,\mult_data_reg_n_128_[46] ,\mult_data_reg_n_129_[46] ,\mult_data_reg_n_130_[46] ,\mult_data_reg_n_131_[46] ,\mult_data_reg_n_132_[46] ,\mult_data_reg_n_133_[46] ,\mult_data_reg_n_134_[46] ,\mult_data_reg_n_135_[46] ,\mult_data_reg_n_136_[46] ,\mult_data_reg_n_137_[46] ,\mult_data_reg_n_138_[46] ,\mult_data_reg_n_139_[46] ,\mult_data_reg_n_140_[46] ,\mult_data_reg_n_141_[46] ,\mult_data_reg_n_142_[46] ,\mult_data_reg_n_143_[46] ,\mult_data_reg_n_144_[46] ,\mult_data_reg_n_145_[46] ,\mult_data_reg_n_146_[46] ,\mult_data_reg_n_147_[46] ,\mult_data_reg_n_148_[46] ,\mult_data_reg_n_149_[46] ,\mult_data_reg_n_150_[46] ,\mult_data_reg_n_151_[46] ,\mult_data_reg_n_152_[46] ,\mult_data_reg_n_153_[46] }),
        .\mult_data_reg[47] ({\mult_data_reg_n_106_[47] ,\mult_data_reg_n_107_[47] ,\mult_data_reg_n_108_[47] ,\mult_data_reg_n_109_[47] ,\mult_data_reg_n_110_[47] ,\mult_data_reg_n_111_[47] ,\mult_data_reg_n_112_[47] ,\mult_data_reg_n_113_[47] ,\mult_data_reg_n_114_[47] ,\mult_data_reg_n_115_[47] ,\mult_data_reg_n_116_[47] ,\mult_data_reg_n_117_[47] ,\mult_data_reg_n_118_[47] ,\mult_data_reg_n_119_[47] ,\mult_data_reg_n_120_[47] ,\mult_data_reg_n_121_[47] ,\mult_data_reg_n_122_[47] ,\mult_data_reg_n_123_[47] ,\mult_data_reg_n_124_[47] ,\mult_data_reg_n_125_[47] ,\mult_data_reg_n_126_[47] ,\mult_data_reg_n_127_[47] ,\mult_data_reg_n_128_[47] ,\mult_data_reg_n_129_[47] ,\mult_data_reg_n_130_[47] ,\mult_data_reg_n_131_[47] ,\mult_data_reg_n_132_[47] ,\mult_data_reg_n_133_[47] ,\mult_data_reg_n_134_[47] ,\mult_data_reg_n_135_[47] ,\mult_data_reg_n_136_[47] ,\mult_data_reg_n_137_[47] ,\mult_data_reg_n_138_[47] ,\mult_data_reg_n_139_[47] ,\mult_data_reg_n_140_[47] ,\mult_data_reg_n_141_[47] ,\mult_data_reg_n_142_[47] ,\mult_data_reg_n_143_[47] ,\mult_data_reg_n_144_[47] ,\mult_data_reg_n_145_[47] ,\mult_data_reg_n_146_[47] ,\mult_data_reg_n_147_[47] ,\mult_data_reg_n_148_[47] ,\mult_data_reg_n_149_[47] ,\mult_data_reg_n_150_[47] ,\mult_data_reg_n_151_[47] ,\mult_data_reg_n_152_[47] ,\mult_data_reg_n_153_[47] }),
        .\mult_data_reg[48] ({\mult_data_reg_n_106_[48] ,\mult_data_reg_n_107_[48] ,\mult_data_reg_n_108_[48] ,\mult_data_reg_n_109_[48] ,\mult_data_reg_n_110_[48] ,\mult_data_reg_n_111_[48] ,\mult_data_reg_n_112_[48] ,\mult_data_reg_n_113_[48] ,\mult_data_reg_n_114_[48] ,\mult_data_reg_n_115_[48] ,\mult_data_reg_n_116_[48] ,\mult_data_reg_n_117_[48] ,\mult_data_reg_n_118_[48] ,\mult_data_reg_n_119_[48] ,\mult_data_reg_n_120_[48] ,\mult_data_reg_n_121_[48] ,\mult_data_reg_n_122_[48] ,\mult_data_reg_n_123_[48] ,\mult_data_reg_n_124_[48] ,\mult_data_reg_n_125_[48] ,\mult_data_reg_n_126_[48] ,\mult_data_reg_n_127_[48] ,\mult_data_reg_n_128_[48] ,\mult_data_reg_n_129_[48] ,\mult_data_reg_n_130_[48] ,\mult_data_reg_n_131_[48] ,\mult_data_reg_n_132_[48] ,\mult_data_reg_n_133_[48] ,\mult_data_reg_n_134_[48] ,\mult_data_reg_n_135_[48] ,\mult_data_reg_n_136_[48] ,\mult_data_reg_n_137_[48] ,\mult_data_reg_n_138_[48] ,\mult_data_reg_n_139_[48] ,\mult_data_reg_n_140_[48] ,\mult_data_reg_n_141_[48] ,\mult_data_reg_n_142_[48] ,\mult_data_reg_n_143_[48] ,\mult_data_reg_n_144_[48] ,\mult_data_reg_n_145_[48] ,\mult_data_reg_n_146_[48] ,\mult_data_reg_n_147_[48] ,\mult_data_reg_n_148_[48] ,\mult_data_reg_n_149_[48] ,\mult_data_reg_n_150_[48] ,\mult_data_reg_n_151_[48] ,\mult_data_reg_n_152_[48] ,\mult_data_reg_n_153_[48] }),
        .\mult_data_reg[49] ({\mult_data_reg_n_106_[49] ,\mult_data_reg_n_107_[49] ,\mult_data_reg_n_108_[49] ,\mult_data_reg_n_109_[49] ,\mult_data_reg_n_110_[49] ,\mult_data_reg_n_111_[49] ,\mult_data_reg_n_112_[49] ,\mult_data_reg_n_113_[49] ,\mult_data_reg_n_114_[49] ,\mult_data_reg_n_115_[49] ,\mult_data_reg_n_116_[49] ,\mult_data_reg_n_117_[49] ,\mult_data_reg_n_118_[49] ,\mult_data_reg_n_119_[49] ,\mult_data_reg_n_120_[49] ,\mult_data_reg_n_121_[49] ,\mult_data_reg_n_122_[49] ,\mult_data_reg_n_123_[49] ,\mult_data_reg_n_124_[49] ,\mult_data_reg_n_125_[49] ,\mult_data_reg_n_126_[49] ,\mult_data_reg_n_127_[49] ,\mult_data_reg_n_128_[49] ,\mult_data_reg_n_129_[49] ,\mult_data_reg_n_130_[49] ,\mult_data_reg_n_131_[49] ,\mult_data_reg_n_132_[49] ,\mult_data_reg_n_133_[49] ,\mult_data_reg_n_134_[49] ,\mult_data_reg_n_135_[49] ,\mult_data_reg_n_136_[49] ,\mult_data_reg_n_137_[49] ,\mult_data_reg_n_138_[49] ,\mult_data_reg_n_139_[49] ,\mult_data_reg_n_140_[49] ,\mult_data_reg_n_141_[49] ,\mult_data_reg_n_142_[49] ,\mult_data_reg_n_143_[49] ,\mult_data_reg_n_144_[49] ,\mult_data_reg_n_145_[49] ,\mult_data_reg_n_146_[49] ,\mult_data_reg_n_147_[49] ,\mult_data_reg_n_148_[49] ,\mult_data_reg_n_149_[49] ,\mult_data_reg_n_150_[49] ,\mult_data_reg_n_151_[49] ,\mult_data_reg_n_152_[49] ,\mult_data_reg_n_153_[49] }),
        .\mult_data_reg[50] ({\mult_data_reg_n_106_[50] ,\mult_data_reg_n_107_[50] ,\mult_data_reg_n_108_[50] ,\mult_data_reg_n_109_[50] ,\mult_data_reg_n_110_[50] ,\mult_data_reg_n_111_[50] ,\mult_data_reg_n_112_[50] ,\mult_data_reg_n_113_[50] ,\mult_data_reg_n_114_[50] ,\mult_data_reg_n_115_[50] ,\mult_data_reg_n_116_[50] ,\mult_data_reg_n_117_[50] ,\mult_data_reg_n_118_[50] ,\mult_data_reg_n_119_[50] ,\mult_data_reg_n_120_[50] ,\mult_data_reg_n_121_[50] ,\mult_data_reg_n_122_[50] ,\mult_data_reg_n_123_[50] ,\mult_data_reg_n_124_[50] ,\mult_data_reg_n_125_[50] ,\mult_data_reg_n_126_[50] ,\mult_data_reg_n_127_[50] ,\mult_data_reg_n_128_[50] ,\mult_data_reg_n_129_[50] ,\mult_data_reg_n_130_[50] ,\mult_data_reg_n_131_[50] ,\mult_data_reg_n_132_[50] ,\mult_data_reg_n_133_[50] ,\mult_data_reg_n_134_[50] ,\mult_data_reg_n_135_[50] ,\mult_data_reg_n_136_[50] ,\mult_data_reg_n_137_[50] ,\mult_data_reg_n_138_[50] ,\mult_data_reg_n_139_[50] ,\mult_data_reg_n_140_[50] ,\mult_data_reg_n_141_[50] ,\mult_data_reg_n_142_[50] ,\mult_data_reg_n_143_[50] ,\mult_data_reg_n_144_[50] ,\mult_data_reg_n_145_[50] ,\mult_data_reg_n_146_[50] ,\mult_data_reg_n_147_[50] ,\mult_data_reg_n_148_[50] ,\mult_data_reg_n_149_[50] ,\mult_data_reg_n_150_[50] ,\mult_data_reg_n_151_[50] ,\mult_data_reg_n_152_[50] ,\mult_data_reg_n_153_[50] }),
        .\mult_data_reg[51] ({\mult_data_reg_n_106_[51] ,\mult_data_reg_n_107_[51] ,\mult_data_reg_n_108_[51] ,\mult_data_reg_n_109_[51] ,\mult_data_reg_n_110_[51] ,\mult_data_reg_n_111_[51] ,\mult_data_reg_n_112_[51] ,\mult_data_reg_n_113_[51] ,\mult_data_reg_n_114_[51] ,\mult_data_reg_n_115_[51] ,\mult_data_reg_n_116_[51] ,\mult_data_reg_n_117_[51] ,\mult_data_reg_n_118_[51] ,\mult_data_reg_n_119_[51] ,\mult_data_reg_n_120_[51] ,\mult_data_reg_n_121_[51] ,\mult_data_reg_n_122_[51] ,\mult_data_reg_n_123_[51] ,\mult_data_reg_n_124_[51] ,\mult_data_reg_n_125_[51] ,\mult_data_reg_n_126_[51] ,\mult_data_reg_n_127_[51] ,\mult_data_reg_n_128_[51] ,\mult_data_reg_n_129_[51] ,\mult_data_reg_n_130_[51] ,\mult_data_reg_n_131_[51] ,\mult_data_reg_n_132_[51] ,\mult_data_reg_n_133_[51] ,\mult_data_reg_n_134_[51] ,\mult_data_reg_n_135_[51] ,\mult_data_reg_n_136_[51] ,\mult_data_reg_n_137_[51] ,\mult_data_reg_n_138_[51] ,\mult_data_reg_n_139_[51] ,\mult_data_reg_n_140_[51] ,\mult_data_reg_n_141_[51] ,\mult_data_reg_n_142_[51] ,\mult_data_reg_n_143_[51] ,\mult_data_reg_n_144_[51] ,\mult_data_reg_n_145_[51] ,\mult_data_reg_n_146_[51] ,\mult_data_reg_n_147_[51] ,\mult_data_reg_n_148_[51] ,\mult_data_reg_n_149_[51] ,\mult_data_reg_n_150_[51] ,\mult_data_reg_n_151_[51] ,\mult_data_reg_n_152_[51] ,\mult_data_reg_n_153_[51] }),
        .\mult_data_reg[52] ({\mult_data_reg_n_106_[52] ,\mult_data_reg_n_107_[52] ,\mult_data_reg_n_108_[52] ,\mult_data_reg_n_109_[52] ,\mult_data_reg_n_110_[52] ,\mult_data_reg_n_111_[52] ,\mult_data_reg_n_112_[52] ,\mult_data_reg_n_113_[52] ,\mult_data_reg_n_114_[52] ,\mult_data_reg_n_115_[52] ,\mult_data_reg_n_116_[52] ,\mult_data_reg_n_117_[52] ,\mult_data_reg_n_118_[52] ,\mult_data_reg_n_119_[52] ,\mult_data_reg_n_120_[52] ,\mult_data_reg_n_121_[52] ,\mult_data_reg_n_122_[52] ,\mult_data_reg_n_123_[52] ,\mult_data_reg_n_124_[52] ,\mult_data_reg_n_125_[52] ,\mult_data_reg_n_126_[52] ,\mult_data_reg_n_127_[52] ,\mult_data_reg_n_128_[52] ,\mult_data_reg_n_129_[52] ,\mult_data_reg_n_130_[52] ,\mult_data_reg_n_131_[52] ,\mult_data_reg_n_132_[52] ,\mult_data_reg_n_133_[52] ,\mult_data_reg_n_134_[52] ,\mult_data_reg_n_135_[52] ,\mult_data_reg_n_136_[52] ,\mult_data_reg_n_137_[52] ,\mult_data_reg_n_138_[52] ,\mult_data_reg_n_139_[52] ,\mult_data_reg_n_140_[52] ,\mult_data_reg_n_141_[52] ,\mult_data_reg_n_142_[52] ,\mult_data_reg_n_143_[52] ,\mult_data_reg_n_144_[52] ,\mult_data_reg_n_145_[52] ,\mult_data_reg_n_146_[52] ,\mult_data_reg_n_147_[52] ,\mult_data_reg_n_148_[52] ,\mult_data_reg_n_149_[52] ,\mult_data_reg_n_150_[52] ,\mult_data_reg_n_151_[52] ,\mult_data_reg_n_152_[52] ,\mult_data_reg_n_153_[52] }),
        .\mult_data_reg[53] ({\mult_data_reg_n_106_[53] ,\mult_data_reg_n_107_[53] ,\mult_data_reg_n_108_[53] ,\mult_data_reg_n_109_[53] ,\mult_data_reg_n_110_[53] ,\mult_data_reg_n_111_[53] ,\mult_data_reg_n_112_[53] ,\mult_data_reg_n_113_[53] ,\mult_data_reg_n_114_[53] ,\mult_data_reg_n_115_[53] ,\mult_data_reg_n_116_[53] ,\mult_data_reg_n_117_[53] ,\mult_data_reg_n_118_[53] ,\mult_data_reg_n_119_[53] ,\mult_data_reg_n_120_[53] ,\mult_data_reg_n_121_[53] ,\mult_data_reg_n_122_[53] ,\mult_data_reg_n_123_[53] ,\mult_data_reg_n_124_[53] ,\mult_data_reg_n_125_[53] ,\mult_data_reg_n_126_[53] ,\mult_data_reg_n_127_[53] ,\mult_data_reg_n_128_[53] ,\mult_data_reg_n_129_[53] ,\mult_data_reg_n_130_[53] ,\mult_data_reg_n_131_[53] ,\mult_data_reg_n_132_[53] ,\mult_data_reg_n_133_[53] ,\mult_data_reg_n_134_[53] ,\mult_data_reg_n_135_[53] ,\mult_data_reg_n_136_[53] ,\mult_data_reg_n_137_[53] ,\mult_data_reg_n_138_[53] ,\mult_data_reg_n_139_[53] ,\mult_data_reg_n_140_[53] ,\mult_data_reg_n_141_[53] ,\mult_data_reg_n_142_[53] ,\mult_data_reg_n_143_[53] ,\mult_data_reg_n_144_[53] ,\mult_data_reg_n_145_[53] ,\mult_data_reg_n_146_[53] ,\mult_data_reg_n_147_[53] ,\mult_data_reg_n_148_[53] ,\mult_data_reg_n_149_[53] ,\mult_data_reg_n_150_[53] ,\mult_data_reg_n_151_[53] ,\mult_data_reg_n_152_[53] ,\mult_data_reg_n_153_[53] }),
        .\mult_data_reg[55] ({\mult_data_reg_n_106_[55] ,\mult_data_reg_n_107_[55] ,\mult_data_reg_n_108_[55] ,\mult_data_reg_n_109_[55] ,\mult_data_reg_n_110_[55] ,\mult_data_reg_n_111_[55] ,\mult_data_reg_n_112_[55] ,\mult_data_reg_n_113_[55] ,\mult_data_reg_n_114_[55] ,\mult_data_reg_n_115_[55] ,\mult_data_reg_n_116_[55] ,\mult_data_reg_n_117_[55] ,\mult_data_reg_n_118_[55] ,\mult_data_reg_n_119_[55] ,\mult_data_reg_n_120_[55] ,\mult_data_reg_n_121_[55] ,\mult_data_reg_n_122_[55] ,\mult_data_reg_n_123_[55] ,\mult_data_reg_n_124_[55] ,\mult_data_reg_n_125_[55] ,\mult_data_reg_n_126_[55] ,\mult_data_reg_n_127_[55] ,\mult_data_reg_n_128_[55] ,\mult_data_reg_n_129_[55] ,\mult_data_reg_n_130_[55] ,\mult_data_reg_n_131_[55] ,\mult_data_reg_n_132_[55] ,\mult_data_reg_n_133_[55] ,\mult_data_reg_n_134_[55] ,\mult_data_reg_n_135_[55] ,\mult_data_reg_n_136_[55] ,\mult_data_reg_n_137_[55] ,\mult_data_reg_n_138_[55] ,\mult_data_reg_n_139_[55] ,\mult_data_reg_n_140_[55] ,\mult_data_reg_n_141_[55] ,\mult_data_reg_n_142_[55] ,\mult_data_reg_n_143_[55] ,\mult_data_reg_n_144_[55] ,\mult_data_reg_n_145_[55] ,\mult_data_reg_n_146_[55] ,\mult_data_reg_n_147_[55] ,\mult_data_reg_n_148_[55] ,\mult_data_reg_n_149_[55] ,\mult_data_reg_n_150_[55] ,\mult_data_reg_n_151_[55] ,\mult_data_reg_n_152_[55] ,\mult_data_reg_n_153_[55] }),
        .p_0_in(p_0_in),
        .reset(reset),
        .\story_reg[0][7] (\story_reg[0][7] ),
        .\story_reg[10][7] (\story_reg[10][7] ),
        .\story_reg[11][7] (\story_reg[11][7] ),
        .\story_reg[12][7] (\story_reg[12][7] ),
        .\story_reg[13][7] (\story_reg[13][7] ),
        .\story_reg[14][7] (\story_reg[14][7] ),
        .\story_reg[15][7] (\story_reg[15][7] ),
        .\story_reg[16][7] (\story_reg[16][7] ),
        .\story_reg[17][7] (\story_reg[17][7] ),
        .\story_reg[18][7] (\story_reg[18][7] ),
        .\story_reg[19][7] (\story_reg[19][7] ),
        .\story_reg[1][7] (\story_reg[1][7] ),
        .\story_reg[20][7] (\story_reg[20][7] ),
        .\story_reg[21][7] (\story_reg[21][7] ),
        .\story_reg[22][7] (\story_reg[22][7] ),
        .\story_reg[23][7] (\story_reg[23][7] ),
        .\story_reg[24][7] (\story_reg[24][7] ),
        .\story_reg[25][7] (\story_reg[25][7] ),
        .\story_reg[26][7] (\story_reg[26][7] ),
        .\story_reg[2][7] (\story_reg[2][7] ),
        .\story_reg[3][7] (\story_reg[3][7] ),
        .\story_reg[4][7] (\story_reg[4][7] ),
        .\story_reg[5][7] (\story_reg[5][7] ),
        .\story_reg[6][7] (\story_reg[6][7] ),
        .\story_reg[7][7] (\story_reg[7][7] ),
        .\story_reg[8][7] (\story_reg[8][7] ),
        .\story_reg[9][7] (\story_reg[9][7] ));
  ReSampler_validation VALID
       (.Valid_out(Valid_out),
        .clk(clk),
        .p_0_in(p_0_in),
        .valid_i(valid_i));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[28] 
       (.A({\coeff_out_s_reg[28]_54 [17],\coeff_out_s_reg[28]_54 [17],\coeff_out_s_reg[28]_54 [17],\coeff_out_s_reg[28]_54 [17],\coeff_out_s_reg[28]_54 [17],\coeff_out_s_reg[28]_54 [17],\coeff_out_s_reg[28]_54 [17],\coeff_out_s_reg[28]_54 [17],\coeff_out_s_reg[28]_54 [17],\coeff_out_s_reg[28]_54 [17],\coeff_out_s_reg[28]_54 [17],\coeff_out_s_reg[28]_54 [17],\coeff_out_s_reg[28]_54 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[28]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[27][7] [7],\story_reg[27][7] [7],\story_reg[27][7] [7],\story_reg[27][7] [7],\story_reg[27][7] [7],\story_reg[27][7] [7],\story_reg[27][7] [7],\story_reg[27][7] [7],\story_reg[27][7] [7],\story_reg[27][7] [7],\story_reg[27][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[28]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[28]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[28]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[28]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[28]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[28]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[28]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[28]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[28] ,\mult_data_reg_n_107_[28] ,\mult_data_reg_n_108_[28] ,\mult_data_reg_n_109_[28] ,\mult_data_reg_n_110_[28] ,\mult_data_reg_n_111_[28] ,\mult_data_reg_n_112_[28] ,\mult_data_reg_n_113_[28] ,\mult_data_reg_n_114_[28] ,\mult_data_reg_n_115_[28] ,\mult_data_reg_n_116_[28] ,\mult_data_reg_n_117_[28] ,\mult_data_reg_n_118_[28] ,\mult_data_reg_n_119_[28] ,\mult_data_reg_n_120_[28] ,\mult_data_reg_n_121_[28] ,\mult_data_reg_n_122_[28] ,\mult_data_reg_n_123_[28] ,\mult_data_reg_n_124_[28] ,\mult_data_reg_n_125_[28] ,\mult_data_reg_n_126_[28] ,\mult_data_reg_n_127_[28] ,\mult_data_reg_n_128_[28] ,\mult_data_reg_n_129_[28] ,\mult_data_reg_n_130_[28] ,\mult_data_reg_n_131_[28] ,\mult_data_reg_n_132_[28] ,\mult_data_reg_n_133_[28] ,\mult_data_reg_n_134_[28] ,\mult_data_reg_n_135_[28] ,\mult_data_reg_n_136_[28] ,\mult_data_reg_n_137_[28] ,\mult_data_reg_n_138_[28] ,\mult_data_reg_n_139_[28] ,\mult_data_reg_n_140_[28] ,\mult_data_reg_n_141_[28] ,\mult_data_reg_n_142_[28] ,\mult_data_reg_n_143_[28] ,\mult_data_reg_n_144_[28] ,\mult_data_reg_n_145_[28] ,\mult_data_reg_n_146_[28] ,\mult_data_reg_n_147_[28] ,\mult_data_reg_n_148_[28] ,\mult_data_reg_n_149_[28] ,\mult_data_reg_n_150_[28] ,\mult_data_reg_n_151_[28] ,\mult_data_reg_n_152_[28] ,\mult_data_reg_n_153_[28] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[28]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[29] 
       (.A({\coeff_out_s_reg[29]_14 [17],\coeff_out_s_reg[29]_14 [17],\coeff_out_s_reg[29]_14 [17],\coeff_out_s_reg[29]_14 [17],\coeff_out_s_reg[29]_14 [17],\coeff_out_s_reg[29]_14 [17],\coeff_out_s_reg[29]_14 [17],\coeff_out_s_reg[29]_14 [17],\coeff_out_s_reg[29]_14 [17],\coeff_out_s_reg[29]_14 [17],\coeff_out_s_reg[29]_14 [17],\coeff_out_s_reg[29]_14 [17],\coeff_out_s_reg[29]_14 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[29]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[28][7] [7],\story_reg[28][7] [7],\story_reg[28][7] [7],\story_reg[28][7] [7],\story_reg[28][7] [7],\story_reg[28][7] [7],\story_reg[28][7] [7],\story_reg[28][7] [7],\story_reg[28][7] [7],\story_reg[28][7] [7],\story_reg[28][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[29]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[29]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[29]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[29]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[29]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[29]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[29]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[29]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[29] ,\mult_data_reg_n_107_[29] ,\mult_data_reg_n_108_[29] ,\mult_data_reg_n_109_[29] ,\mult_data_reg_n_110_[29] ,\mult_data_reg_n_111_[29] ,\mult_data_reg_n_112_[29] ,\mult_data_reg_n_113_[29] ,\mult_data_reg_n_114_[29] ,\mult_data_reg_n_115_[29] ,\mult_data_reg_n_116_[29] ,\mult_data_reg_n_117_[29] ,\mult_data_reg_n_118_[29] ,\mult_data_reg_n_119_[29] ,\mult_data_reg_n_120_[29] ,\mult_data_reg_n_121_[29] ,\mult_data_reg_n_122_[29] ,\mult_data_reg_n_123_[29] ,\mult_data_reg_n_124_[29] ,\mult_data_reg_n_125_[29] ,\mult_data_reg_n_126_[29] ,\mult_data_reg_n_127_[29] ,\mult_data_reg_n_128_[29] ,\mult_data_reg_n_129_[29] ,\mult_data_reg_n_130_[29] ,\mult_data_reg_n_131_[29] ,\mult_data_reg_n_132_[29] ,\mult_data_reg_n_133_[29] ,\mult_data_reg_n_134_[29] ,\mult_data_reg_n_135_[29] ,\mult_data_reg_n_136_[29] ,\mult_data_reg_n_137_[29] ,\mult_data_reg_n_138_[29] ,\mult_data_reg_n_139_[29] ,\mult_data_reg_n_140_[29] ,\mult_data_reg_n_141_[29] ,\mult_data_reg_n_142_[29] ,\mult_data_reg_n_143_[29] ,\mult_data_reg_n_144_[29] ,\mult_data_reg_n_145_[29] ,\mult_data_reg_n_146_[29] ,\mult_data_reg_n_147_[29] ,\mult_data_reg_n_148_[29] ,\mult_data_reg_n_149_[29] ,\mult_data_reg_n_150_[29] ,\mult_data_reg_n_151_[29] ,\mult_data_reg_n_152_[29] ,\mult_data_reg_n_153_[29] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[29]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[30] 
       (.A({\coeff_out_s_reg[30]_38 [17],\coeff_out_s_reg[30]_38 [17],\coeff_out_s_reg[30]_38 [17],\coeff_out_s_reg[30]_38 [17],\coeff_out_s_reg[30]_38 [17],\coeff_out_s_reg[30]_38 [17],\coeff_out_s_reg[30]_38 [17],\coeff_out_s_reg[30]_38 [17],\coeff_out_s_reg[30]_38 [17],\coeff_out_s_reg[30]_38 [17],\coeff_out_s_reg[30]_38 [17],\coeff_out_s_reg[30]_38 [17],\coeff_out_s_reg[30]_38 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[30]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[29][7] [7],\story_reg[29][7] [7],\story_reg[29][7] [7],\story_reg[29][7] [7],\story_reg[29][7] [7],\story_reg[29][7] [7],\story_reg[29][7] [7],\story_reg[29][7] [7],\story_reg[29][7] [7],\story_reg[29][7] [7],\story_reg[29][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[30]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[30]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[30]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[30]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[30]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[30]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[30]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[30]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[30] ,\mult_data_reg_n_107_[30] ,\mult_data_reg_n_108_[30] ,\mult_data_reg_n_109_[30] ,\mult_data_reg_n_110_[30] ,\mult_data_reg_n_111_[30] ,\mult_data_reg_n_112_[30] ,\mult_data_reg_n_113_[30] ,\mult_data_reg_n_114_[30] ,\mult_data_reg_n_115_[30] ,\mult_data_reg_n_116_[30] ,\mult_data_reg_n_117_[30] ,\mult_data_reg_n_118_[30] ,\mult_data_reg_n_119_[30] ,\mult_data_reg_n_120_[30] ,\mult_data_reg_n_121_[30] ,\mult_data_reg_n_122_[30] ,\mult_data_reg_n_123_[30] ,\mult_data_reg_n_124_[30] ,\mult_data_reg_n_125_[30] ,\mult_data_reg_n_126_[30] ,\mult_data_reg_n_127_[30] ,\mult_data_reg_n_128_[30] ,\mult_data_reg_n_129_[30] ,\mult_data_reg_n_130_[30] ,\mult_data_reg_n_131_[30] ,\mult_data_reg_n_132_[30] ,\mult_data_reg_n_133_[30] ,\mult_data_reg_n_134_[30] ,\mult_data_reg_n_135_[30] ,\mult_data_reg_n_136_[30] ,\mult_data_reg_n_137_[30] ,\mult_data_reg_n_138_[30] ,\mult_data_reg_n_139_[30] ,\mult_data_reg_n_140_[30] ,\mult_data_reg_n_141_[30] ,\mult_data_reg_n_142_[30] ,\mult_data_reg_n_143_[30] ,\mult_data_reg_n_144_[30] ,\mult_data_reg_n_145_[30] ,\mult_data_reg_n_146_[30] ,\mult_data_reg_n_147_[30] ,\mult_data_reg_n_148_[30] ,\mult_data_reg_n_149_[30] ,\mult_data_reg_n_150_[30] ,\mult_data_reg_n_151_[30] ,\mult_data_reg_n_152_[30] ,\mult_data_reg_n_153_[30] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[30]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[31] 
       (.A({\coeff_out_s_reg[31]_22 [17],\coeff_out_s_reg[31]_22 [17],\coeff_out_s_reg[31]_22 [17],\coeff_out_s_reg[31]_22 [17],\coeff_out_s_reg[31]_22 [17],\coeff_out_s_reg[31]_22 [17],\coeff_out_s_reg[31]_22 [17],\coeff_out_s_reg[31]_22 [17],\coeff_out_s_reg[31]_22 [17],\coeff_out_s_reg[31]_22 [17],\coeff_out_s_reg[31]_22 [17],\coeff_out_s_reg[31]_22 [17],\coeff_out_s_reg[31]_22 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[31]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[30][7] [7],\story_reg[30][7] [7],\story_reg[30][7] [7],\story_reg[30][7] [7],\story_reg[30][7] [7],\story_reg[30][7] [7],\story_reg[30][7] [7],\story_reg[30][7] [7],\story_reg[30][7] [7],\story_reg[30][7] [7],\story_reg[30][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[31]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[31]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[31]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[31]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[31]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[31]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[31]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[31]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[31] ,\mult_data_reg_n_107_[31] ,\mult_data_reg_n_108_[31] ,\mult_data_reg_n_109_[31] ,\mult_data_reg_n_110_[31] ,\mult_data_reg_n_111_[31] ,\mult_data_reg_n_112_[31] ,\mult_data_reg_n_113_[31] ,\mult_data_reg_n_114_[31] ,\mult_data_reg_n_115_[31] ,\mult_data_reg_n_116_[31] ,\mult_data_reg_n_117_[31] ,\mult_data_reg_n_118_[31] ,\mult_data_reg_n_119_[31] ,\mult_data_reg_n_120_[31] ,\mult_data_reg_n_121_[31] ,\mult_data_reg_n_122_[31] ,\mult_data_reg_n_123_[31] ,\mult_data_reg_n_124_[31] ,\mult_data_reg_n_125_[31] ,\mult_data_reg_n_126_[31] ,\mult_data_reg_n_127_[31] ,\mult_data_reg_n_128_[31] ,\mult_data_reg_n_129_[31] ,\mult_data_reg_n_130_[31] ,\mult_data_reg_n_131_[31] ,\mult_data_reg_n_132_[31] ,\mult_data_reg_n_133_[31] ,\mult_data_reg_n_134_[31] ,\mult_data_reg_n_135_[31] ,\mult_data_reg_n_136_[31] ,\mult_data_reg_n_137_[31] ,\mult_data_reg_n_138_[31] ,\mult_data_reg_n_139_[31] ,\mult_data_reg_n_140_[31] ,\mult_data_reg_n_141_[31] ,\mult_data_reg_n_142_[31] ,\mult_data_reg_n_143_[31] ,\mult_data_reg_n_144_[31] ,\mult_data_reg_n_145_[31] ,\mult_data_reg_n_146_[31] ,\mult_data_reg_n_147_[31] ,\mult_data_reg_n_148_[31] ,\mult_data_reg_n_149_[31] ,\mult_data_reg_n_150_[31] ,\mult_data_reg_n_151_[31] ,\mult_data_reg_n_152_[31] ,\mult_data_reg_n_153_[31] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[31]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[32] 
       (.A({\coeff_out_s_reg[32]_46 [17],\coeff_out_s_reg[32]_46 [17],\coeff_out_s_reg[32]_46 [17],\coeff_out_s_reg[32]_46 [17],\coeff_out_s_reg[32]_46 [17],\coeff_out_s_reg[32]_46 [17],\coeff_out_s_reg[32]_46 [17],\coeff_out_s_reg[32]_46 [17],\coeff_out_s_reg[32]_46 [17],\coeff_out_s_reg[32]_46 [17],\coeff_out_s_reg[32]_46 [17],\coeff_out_s_reg[32]_46 [17],\coeff_out_s_reg[32]_46 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[32]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[31][7] [7],\story_reg[31][7] [7],\story_reg[31][7] [7],\story_reg[31][7] [7],\story_reg[31][7] [7],\story_reg[31][7] [7],\story_reg[31][7] [7],\story_reg[31][7] [7],\story_reg[31][7] [7],\story_reg[31][7] [7],\story_reg[31][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[32]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[32]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[32]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[32]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[32]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[32]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[32]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[32]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[32] ,\mult_data_reg_n_107_[32] ,\mult_data_reg_n_108_[32] ,\mult_data_reg_n_109_[32] ,\mult_data_reg_n_110_[32] ,\mult_data_reg_n_111_[32] ,\mult_data_reg_n_112_[32] ,\mult_data_reg_n_113_[32] ,\mult_data_reg_n_114_[32] ,\mult_data_reg_n_115_[32] ,\mult_data_reg_n_116_[32] ,\mult_data_reg_n_117_[32] ,\mult_data_reg_n_118_[32] ,\mult_data_reg_n_119_[32] ,\mult_data_reg_n_120_[32] ,\mult_data_reg_n_121_[32] ,\mult_data_reg_n_122_[32] ,\mult_data_reg_n_123_[32] ,\mult_data_reg_n_124_[32] ,\mult_data_reg_n_125_[32] ,\mult_data_reg_n_126_[32] ,\mult_data_reg_n_127_[32] ,\mult_data_reg_n_128_[32] ,\mult_data_reg_n_129_[32] ,\mult_data_reg_n_130_[32] ,\mult_data_reg_n_131_[32] ,\mult_data_reg_n_132_[32] ,\mult_data_reg_n_133_[32] ,\mult_data_reg_n_134_[32] ,\mult_data_reg_n_135_[32] ,\mult_data_reg_n_136_[32] ,\mult_data_reg_n_137_[32] ,\mult_data_reg_n_138_[32] ,\mult_data_reg_n_139_[32] ,\mult_data_reg_n_140_[32] ,\mult_data_reg_n_141_[32] ,\mult_data_reg_n_142_[32] ,\mult_data_reg_n_143_[32] ,\mult_data_reg_n_144_[32] ,\mult_data_reg_n_145_[32] ,\mult_data_reg_n_146_[32] ,\mult_data_reg_n_147_[32] ,\mult_data_reg_n_148_[32] ,\mult_data_reg_n_149_[32] ,\mult_data_reg_n_150_[32] ,\mult_data_reg_n_151_[32] ,\mult_data_reg_n_152_[32] ,\mult_data_reg_n_153_[32] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[32]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[33] 
       (.A({\coeff_out_s_reg[33]_6 [17],\coeff_out_s_reg[33]_6 [17],\coeff_out_s_reg[33]_6 [17],\coeff_out_s_reg[33]_6 [17],\coeff_out_s_reg[33]_6 [17],\coeff_out_s_reg[33]_6 [17],\coeff_out_s_reg[33]_6 [17],\coeff_out_s_reg[33]_6 [17],\coeff_out_s_reg[33]_6 [17],\coeff_out_s_reg[33]_6 [17],\coeff_out_s_reg[33]_6 [17],\coeff_out_s_reg[33]_6 [17],\coeff_out_s_reg[33]_6 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[33]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[32][7] [7],\story_reg[32][7] [7],\story_reg[32][7] [7],\story_reg[32][7] [7],\story_reg[32][7] [7],\story_reg[32][7] [7],\story_reg[32][7] [7],\story_reg[32][7] [7],\story_reg[32][7] [7],\story_reg[32][7] [7],\story_reg[32][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[33]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[33]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[33]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[33]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[33]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[33]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[33]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[33]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[33] ,\mult_data_reg_n_107_[33] ,\mult_data_reg_n_108_[33] ,\mult_data_reg_n_109_[33] ,\mult_data_reg_n_110_[33] ,\mult_data_reg_n_111_[33] ,\mult_data_reg_n_112_[33] ,\mult_data_reg_n_113_[33] ,\mult_data_reg_n_114_[33] ,\mult_data_reg_n_115_[33] ,\mult_data_reg_n_116_[33] ,\mult_data_reg_n_117_[33] ,\mult_data_reg_n_118_[33] ,\mult_data_reg_n_119_[33] ,\mult_data_reg_n_120_[33] ,\mult_data_reg_n_121_[33] ,\mult_data_reg_n_122_[33] ,\mult_data_reg_n_123_[33] ,\mult_data_reg_n_124_[33] ,\mult_data_reg_n_125_[33] ,\mult_data_reg_n_126_[33] ,\mult_data_reg_n_127_[33] ,\mult_data_reg_n_128_[33] ,\mult_data_reg_n_129_[33] ,\mult_data_reg_n_130_[33] ,\mult_data_reg_n_131_[33] ,\mult_data_reg_n_132_[33] ,\mult_data_reg_n_133_[33] ,\mult_data_reg_n_134_[33] ,\mult_data_reg_n_135_[33] ,\mult_data_reg_n_136_[33] ,\mult_data_reg_n_137_[33] ,\mult_data_reg_n_138_[33] ,\mult_data_reg_n_139_[33] ,\mult_data_reg_n_140_[33] ,\mult_data_reg_n_141_[33] ,\mult_data_reg_n_142_[33] ,\mult_data_reg_n_143_[33] ,\mult_data_reg_n_144_[33] ,\mult_data_reg_n_145_[33] ,\mult_data_reg_n_146_[33] ,\mult_data_reg_n_147_[33] ,\mult_data_reg_n_148_[33] ,\mult_data_reg_n_149_[33] ,\mult_data_reg_n_150_[33] ,\mult_data_reg_n_151_[33] ,\mult_data_reg_n_152_[33] ,\mult_data_reg_n_153_[33] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[33]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[34] 
       (.A({\coeff_out_s_reg[34]_30 [17],\coeff_out_s_reg[34]_30 [17],\coeff_out_s_reg[34]_30 [17],\coeff_out_s_reg[34]_30 [17],\coeff_out_s_reg[34]_30 [17],\coeff_out_s_reg[34]_30 [17],\coeff_out_s_reg[34]_30 [17],\coeff_out_s_reg[34]_30 [17],\coeff_out_s_reg[34]_30 [17],\coeff_out_s_reg[34]_30 [17],\coeff_out_s_reg[34]_30 [17],\coeff_out_s_reg[34]_30 [17],\coeff_out_s_reg[34]_30 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[34]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[33][7] [7],\story_reg[33][7] [7],\story_reg[33][7] [7],\story_reg[33][7] [7],\story_reg[33][7] [7],\story_reg[33][7] [7],\story_reg[33][7] [7],\story_reg[33][7] [7],\story_reg[33][7] [7],\story_reg[33][7] [7],\story_reg[33][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[34]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[34]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[34]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[34]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[34]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[34]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[34]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[34]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[34] ,\mult_data_reg_n_107_[34] ,\mult_data_reg_n_108_[34] ,\mult_data_reg_n_109_[34] ,\mult_data_reg_n_110_[34] ,\mult_data_reg_n_111_[34] ,\mult_data_reg_n_112_[34] ,\mult_data_reg_n_113_[34] ,\mult_data_reg_n_114_[34] ,\mult_data_reg_n_115_[34] ,\mult_data_reg_n_116_[34] ,\mult_data_reg_n_117_[34] ,\mult_data_reg_n_118_[34] ,\mult_data_reg_n_119_[34] ,\mult_data_reg_n_120_[34] ,\mult_data_reg_n_121_[34] ,\mult_data_reg_n_122_[34] ,\mult_data_reg_n_123_[34] ,\mult_data_reg_n_124_[34] ,\mult_data_reg_n_125_[34] ,\mult_data_reg_n_126_[34] ,\mult_data_reg_n_127_[34] ,\mult_data_reg_n_128_[34] ,\mult_data_reg_n_129_[34] ,\mult_data_reg_n_130_[34] ,\mult_data_reg_n_131_[34] ,\mult_data_reg_n_132_[34] ,\mult_data_reg_n_133_[34] ,\mult_data_reg_n_134_[34] ,\mult_data_reg_n_135_[34] ,\mult_data_reg_n_136_[34] ,\mult_data_reg_n_137_[34] ,\mult_data_reg_n_138_[34] ,\mult_data_reg_n_139_[34] ,\mult_data_reg_n_140_[34] ,\mult_data_reg_n_141_[34] ,\mult_data_reg_n_142_[34] ,\mult_data_reg_n_143_[34] ,\mult_data_reg_n_144_[34] ,\mult_data_reg_n_145_[34] ,\mult_data_reg_n_146_[34] ,\mult_data_reg_n_147_[34] ,\mult_data_reg_n_148_[34] ,\mult_data_reg_n_149_[34] ,\mult_data_reg_n_150_[34] ,\mult_data_reg_n_151_[34] ,\mult_data_reg_n_152_[34] ,\mult_data_reg_n_153_[34] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[34]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[35] 
       (.A({\coeff_out_s_reg[35]_50 [17],\coeff_out_s_reg[35]_50 [17],\coeff_out_s_reg[35]_50 [17],\coeff_out_s_reg[35]_50 [17],\coeff_out_s_reg[35]_50 [17],\coeff_out_s_reg[35]_50 [17],\coeff_out_s_reg[35]_50 [17],\coeff_out_s_reg[35]_50 [17],\coeff_out_s_reg[35]_50 [17],\coeff_out_s_reg[35]_50 [17],\coeff_out_s_reg[35]_50 [17],\coeff_out_s_reg[35]_50 [17],\coeff_out_s_reg[35]_50 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[35]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[34][7] [7],\story_reg[34][7] [7],\story_reg[34][7] [7],\story_reg[34][7] [7],\story_reg[34][7] [7],\story_reg[34][7] [7],\story_reg[34][7] [7],\story_reg[34][7] [7],\story_reg[34][7] [7],\story_reg[34][7] [7],\story_reg[34][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[35]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[35]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[35]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[35]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[35]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[35]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[35]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[35]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[35] ,\mult_data_reg_n_107_[35] ,\mult_data_reg_n_108_[35] ,\mult_data_reg_n_109_[35] ,\mult_data_reg_n_110_[35] ,\mult_data_reg_n_111_[35] ,\mult_data_reg_n_112_[35] ,\mult_data_reg_n_113_[35] ,\mult_data_reg_n_114_[35] ,\mult_data_reg_n_115_[35] ,\mult_data_reg_n_116_[35] ,\mult_data_reg_n_117_[35] ,\mult_data_reg_n_118_[35] ,\mult_data_reg_n_119_[35] ,\mult_data_reg_n_120_[35] ,\mult_data_reg_n_121_[35] ,\mult_data_reg_n_122_[35] ,\mult_data_reg_n_123_[35] ,\mult_data_reg_n_124_[35] ,\mult_data_reg_n_125_[35] ,\mult_data_reg_n_126_[35] ,\mult_data_reg_n_127_[35] ,\mult_data_reg_n_128_[35] ,\mult_data_reg_n_129_[35] ,\mult_data_reg_n_130_[35] ,\mult_data_reg_n_131_[35] ,\mult_data_reg_n_132_[35] ,\mult_data_reg_n_133_[35] ,\mult_data_reg_n_134_[35] ,\mult_data_reg_n_135_[35] ,\mult_data_reg_n_136_[35] ,\mult_data_reg_n_137_[35] ,\mult_data_reg_n_138_[35] ,\mult_data_reg_n_139_[35] ,\mult_data_reg_n_140_[35] ,\mult_data_reg_n_141_[35] ,\mult_data_reg_n_142_[35] ,\mult_data_reg_n_143_[35] ,\mult_data_reg_n_144_[35] ,\mult_data_reg_n_145_[35] ,\mult_data_reg_n_146_[35] ,\mult_data_reg_n_147_[35] ,\mult_data_reg_n_148_[35] ,\mult_data_reg_n_149_[35] ,\mult_data_reg_n_150_[35] ,\mult_data_reg_n_151_[35] ,\mult_data_reg_n_152_[35] ,\mult_data_reg_n_153_[35] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[35]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[36] 
       (.A({\coeff_out_s_reg[36]_10 [17],\coeff_out_s_reg[36]_10 [17],\coeff_out_s_reg[36]_10 [17],\coeff_out_s_reg[36]_10 [17],\coeff_out_s_reg[36]_10 [17],\coeff_out_s_reg[36]_10 [17],\coeff_out_s_reg[36]_10 [17],\coeff_out_s_reg[36]_10 [17],\coeff_out_s_reg[36]_10 [17],\coeff_out_s_reg[36]_10 [17],\coeff_out_s_reg[36]_10 [17],\coeff_out_s_reg[36]_10 [17],\coeff_out_s_reg[36]_10 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[36]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[35][7] [7],\story_reg[35][7] [7],\story_reg[35][7] [7],\story_reg[35][7] [7],\story_reg[35][7] [7],\story_reg[35][7] [7],\story_reg[35][7] [7],\story_reg[35][7] [7],\story_reg[35][7] [7],\story_reg[35][7] [7],\story_reg[35][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[36]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[36]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[36]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[36]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[36]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[36]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[36]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[36]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[36] ,\mult_data_reg_n_107_[36] ,\mult_data_reg_n_108_[36] ,\mult_data_reg_n_109_[36] ,\mult_data_reg_n_110_[36] ,\mult_data_reg_n_111_[36] ,\mult_data_reg_n_112_[36] ,\mult_data_reg_n_113_[36] ,\mult_data_reg_n_114_[36] ,\mult_data_reg_n_115_[36] ,\mult_data_reg_n_116_[36] ,\mult_data_reg_n_117_[36] ,\mult_data_reg_n_118_[36] ,\mult_data_reg_n_119_[36] ,\mult_data_reg_n_120_[36] ,\mult_data_reg_n_121_[36] ,\mult_data_reg_n_122_[36] ,\mult_data_reg_n_123_[36] ,\mult_data_reg_n_124_[36] ,\mult_data_reg_n_125_[36] ,\mult_data_reg_n_126_[36] ,\mult_data_reg_n_127_[36] ,\mult_data_reg_n_128_[36] ,\mult_data_reg_n_129_[36] ,\mult_data_reg_n_130_[36] ,\mult_data_reg_n_131_[36] ,\mult_data_reg_n_132_[36] ,\mult_data_reg_n_133_[36] ,\mult_data_reg_n_134_[36] ,\mult_data_reg_n_135_[36] ,\mult_data_reg_n_136_[36] ,\mult_data_reg_n_137_[36] ,\mult_data_reg_n_138_[36] ,\mult_data_reg_n_139_[36] ,\mult_data_reg_n_140_[36] ,\mult_data_reg_n_141_[36] ,\mult_data_reg_n_142_[36] ,\mult_data_reg_n_143_[36] ,\mult_data_reg_n_144_[36] ,\mult_data_reg_n_145_[36] ,\mult_data_reg_n_146_[36] ,\mult_data_reg_n_147_[36] ,\mult_data_reg_n_148_[36] ,\mult_data_reg_n_149_[36] ,\mult_data_reg_n_150_[36] ,\mult_data_reg_n_151_[36] ,\mult_data_reg_n_152_[36] ,\mult_data_reg_n_153_[36] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[36]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[37] 
       (.A({\coeff_out_s_reg[37]_34 [17],\coeff_out_s_reg[37]_34 [17],\coeff_out_s_reg[37]_34 [17],\coeff_out_s_reg[37]_34 [17],\coeff_out_s_reg[37]_34 [17],\coeff_out_s_reg[37]_34 [17],\coeff_out_s_reg[37]_34 [17],\coeff_out_s_reg[37]_34 [17],\coeff_out_s_reg[37]_34 [17],\coeff_out_s_reg[37]_34 [17],\coeff_out_s_reg[37]_34 [17],\coeff_out_s_reg[37]_34 [17],\coeff_out_s_reg[37]_34 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[37]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[36][7] [7],\story_reg[36][7] [7],\story_reg[36][7] [7],\story_reg[36][7] [7],\story_reg[36][7] [7],\story_reg[36][7] [7],\story_reg[36][7] [7],\story_reg[36][7] [7],\story_reg[36][7] [7],\story_reg[36][7] [7],\story_reg[36][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[37]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[37]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[37]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[37]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[37]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[37]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[37]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[37]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[37] ,\mult_data_reg_n_107_[37] ,\mult_data_reg_n_108_[37] ,\mult_data_reg_n_109_[37] ,\mult_data_reg_n_110_[37] ,\mult_data_reg_n_111_[37] ,\mult_data_reg_n_112_[37] ,\mult_data_reg_n_113_[37] ,\mult_data_reg_n_114_[37] ,\mult_data_reg_n_115_[37] ,\mult_data_reg_n_116_[37] ,\mult_data_reg_n_117_[37] ,\mult_data_reg_n_118_[37] ,\mult_data_reg_n_119_[37] ,\mult_data_reg_n_120_[37] ,\mult_data_reg_n_121_[37] ,\mult_data_reg_n_122_[37] ,\mult_data_reg_n_123_[37] ,\mult_data_reg_n_124_[37] ,\mult_data_reg_n_125_[37] ,\mult_data_reg_n_126_[37] ,\mult_data_reg_n_127_[37] ,\mult_data_reg_n_128_[37] ,\mult_data_reg_n_129_[37] ,\mult_data_reg_n_130_[37] ,\mult_data_reg_n_131_[37] ,\mult_data_reg_n_132_[37] ,\mult_data_reg_n_133_[37] ,\mult_data_reg_n_134_[37] ,\mult_data_reg_n_135_[37] ,\mult_data_reg_n_136_[37] ,\mult_data_reg_n_137_[37] ,\mult_data_reg_n_138_[37] ,\mult_data_reg_n_139_[37] ,\mult_data_reg_n_140_[37] ,\mult_data_reg_n_141_[37] ,\mult_data_reg_n_142_[37] ,\mult_data_reg_n_143_[37] ,\mult_data_reg_n_144_[37] ,\mult_data_reg_n_145_[37] ,\mult_data_reg_n_146_[37] ,\mult_data_reg_n_147_[37] ,\mult_data_reg_n_148_[37] ,\mult_data_reg_n_149_[37] ,\mult_data_reg_n_150_[37] ,\mult_data_reg_n_151_[37] ,\mult_data_reg_n_152_[37] ,\mult_data_reg_n_153_[37] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[37]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[38] 
       (.A({\coeff_out_s_reg[38]_18 [17],\coeff_out_s_reg[38]_18 [17],\coeff_out_s_reg[38]_18 [17],\coeff_out_s_reg[38]_18 [17],\coeff_out_s_reg[38]_18 [17],\coeff_out_s_reg[38]_18 [17],\coeff_out_s_reg[38]_18 [17],\coeff_out_s_reg[38]_18 [17],\coeff_out_s_reg[38]_18 [17],\coeff_out_s_reg[38]_18 [17],\coeff_out_s_reg[38]_18 [17],\coeff_out_s_reg[38]_18 [17],\coeff_out_s_reg[38]_18 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[38]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[37][7] [7],\story_reg[37][7] [7],\story_reg[37][7] [7],\story_reg[37][7] [7],\story_reg[37][7] [7],\story_reg[37][7] [7],\story_reg[37][7] [7],\story_reg[37][7] [7],\story_reg[37][7] [7],\story_reg[37][7] [7],\story_reg[37][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[38]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[38]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[38]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[38]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[38]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[38]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[38]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[38]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[38] ,\mult_data_reg_n_107_[38] ,\mult_data_reg_n_108_[38] ,\mult_data_reg_n_109_[38] ,\mult_data_reg_n_110_[38] ,\mult_data_reg_n_111_[38] ,\mult_data_reg_n_112_[38] ,\mult_data_reg_n_113_[38] ,\mult_data_reg_n_114_[38] ,\mult_data_reg_n_115_[38] ,\mult_data_reg_n_116_[38] ,\mult_data_reg_n_117_[38] ,\mult_data_reg_n_118_[38] ,\mult_data_reg_n_119_[38] ,\mult_data_reg_n_120_[38] ,\mult_data_reg_n_121_[38] ,\mult_data_reg_n_122_[38] ,\mult_data_reg_n_123_[38] ,\mult_data_reg_n_124_[38] ,\mult_data_reg_n_125_[38] ,\mult_data_reg_n_126_[38] ,\mult_data_reg_n_127_[38] ,\mult_data_reg_n_128_[38] ,\mult_data_reg_n_129_[38] ,\mult_data_reg_n_130_[38] ,\mult_data_reg_n_131_[38] ,\mult_data_reg_n_132_[38] ,\mult_data_reg_n_133_[38] ,\mult_data_reg_n_134_[38] ,\mult_data_reg_n_135_[38] ,\mult_data_reg_n_136_[38] ,\mult_data_reg_n_137_[38] ,\mult_data_reg_n_138_[38] ,\mult_data_reg_n_139_[38] ,\mult_data_reg_n_140_[38] ,\mult_data_reg_n_141_[38] ,\mult_data_reg_n_142_[38] ,\mult_data_reg_n_143_[38] ,\mult_data_reg_n_144_[38] ,\mult_data_reg_n_145_[38] ,\mult_data_reg_n_146_[38] ,\mult_data_reg_n_147_[38] ,\mult_data_reg_n_148_[38] ,\mult_data_reg_n_149_[38] ,\mult_data_reg_n_150_[38] ,\mult_data_reg_n_151_[38] ,\mult_data_reg_n_152_[38] ,\mult_data_reg_n_153_[38] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[38]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[39] 
       (.A({\coeff_out_s_reg[39]_42 [17],\coeff_out_s_reg[39]_42 [17],\coeff_out_s_reg[39]_42 [17],\coeff_out_s_reg[39]_42 [17],\coeff_out_s_reg[39]_42 [17],\coeff_out_s_reg[39]_42 [17],\coeff_out_s_reg[39]_42 [17],\coeff_out_s_reg[39]_42 [17],\coeff_out_s_reg[39]_42 [17],\coeff_out_s_reg[39]_42 [17],\coeff_out_s_reg[39]_42 [17],\coeff_out_s_reg[39]_42 [17],\coeff_out_s_reg[39]_42 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[39]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[38][7] [7],\story_reg[38][7] [7],\story_reg[38][7] [7],\story_reg[38][7] [7],\story_reg[38][7] [7],\story_reg[38][7] [7],\story_reg[38][7] [7],\story_reg[38][7] [7],\story_reg[38][7] [7],\story_reg[38][7] [7],\story_reg[38][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[39]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[39]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[39]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[39]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[39]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[39]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[39]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[39]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[39] ,\mult_data_reg_n_107_[39] ,\mult_data_reg_n_108_[39] ,\mult_data_reg_n_109_[39] ,\mult_data_reg_n_110_[39] ,\mult_data_reg_n_111_[39] ,\mult_data_reg_n_112_[39] ,\mult_data_reg_n_113_[39] ,\mult_data_reg_n_114_[39] ,\mult_data_reg_n_115_[39] ,\mult_data_reg_n_116_[39] ,\mult_data_reg_n_117_[39] ,\mult_data_reg_n_118_[39] ,\mult_data_reg_n_119_[39] ,\mult_data_reg_n_120_[39] ,\mult_data_reg_n_121_[39] ,\mult_data_reg_n_122_[39] ,\mult_data_reg_n_123_[39] ,\mult_data_reg_n_124_[39] ,\mult_data_reg_n_125_[39] ,\mult_data_reg_n_126_[39] ,\mult_data_reg_n_127_[39] ,\mult_data_reg_n_128_[39] ,\mult_data_reg_n_129_[39] ,\mult_data_reg_n_130_[39] ,\mult_data_reg_n_131_[39] ,\mult_data_reg_n_132_[39] ,\mult_data_reg_n_133_[39] ,\mult_data_reg_n_134_[39] ,\mult_data_reg_n_135_[39] ,\mult_data_reg_n_136_[39] ,\mult_data_reg_n_137_[39] ,\mult_data_reg_n_138_[39] ,\mult_data_reg_n_139_[39] ,\mult_data_reg_n_140_[39] ,\mult_data_reg_n_141_[39] ,\mult_data_reg_n_142_[39] ,\mult_data_reg_n_143_[39] ,\mult_data_reg_n_144_[39] ,\mult_data_reg_n_145_[39] ,\mult_data_reg_n_146_[39] ,\mult_data_reg_n_147_[39] ,\mult_data_reg_n_148_[39] ,\mult_data_reg_n_149_[39] ,\mult_data_reg_n_150_[39] ,\mult_data_reg_n_151_[39] ,\mult_data_reg_n_152_[39] ,\mult_data_reg_n_153_[39] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[39]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[40] 
       (.A({\coeff_out_s_reg[40]_2 [17],\coeff_out_s_reg[40]_2 [17],\coeff_out_s_reg[40]_2 [17],\coeff_out_s_reg[40]_2 [17],\coeff_out_s_reg[40]_2 [17],\coeff_out_s_reg[40]_2 [17],\coeff_out_s_reg[40]_2 [17],\coeff_out_s_reg[40]_2 [17],\coeff_out_s_reg[40]_2 [17],\coeff_out_s_reg[40]_2 [17],\coeff_out_s_reg[40]_2 [17],\coeff_out_s_reg[40]_2 [17],\coeff_out_s_reg[40]_2 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[40]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[39][7] [7],\story_reg[39][7] [7],\story_reg[39][7] [7],\story_reg[39][7] [7],\story_reg[39][7] [7],\story_reg[39][7] [7],\story_reg[39][7] [7],\story_reg[39][7] [7],\story_reg[39][7] [7],\story_reg[39][7] [7],\story_reg[39][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[40]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[40]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[40]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[40]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[40]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[40]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[40]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[40]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[40] ,\mult_data_reg_n_107_[40] ,\mult_data_reg_n_108_[40] ,\mult_data_reg_n_109_[40] ,\mult_data_reg_n_110_[40] ,\mult_data_reg_n_111_[40] ,\mult_data_reg_n_112_[40] ,\mult_data_reg_n_113_[40] ,\mult_data_reg_n_114_[40] ,\mult_data_reg_n_115_[40] ,\mult_data_reg_n_116_[40] ,\mult_data_reg_n_117_[40] ,\mult_data_reg_n_118_[40] ,\mult_data_reg_n_119_[40] ,\mult_data_reg_n_120_[40] ,\mult_data_reg_n_121_[40] ,\mult_data_reg_n_122_[40] ,\mult_data_reg_n_123_[40] ,\mult_data_reg_n_124_[40] ,\mult_data_reg_n_125_[40] ,\mult_data_reg_n_126_[40] ,\mult_data_reg_n_127_[40] ,\mult_data_reg_n_128_[40] ,\mult_data_reg_n_129_[40] ,\mult_data_reg_n_130_[40] ,\mult_data_reg_n_131_[40] ,\mult_data_reg_n_132_[40] ,\mult_data_reg_n_133_[40] ,\mult_data_reg_n_134_[40] ,\mult_data_reg_n_135_[40] ,\mult_data_reg_n_136_[40] ,\mult_data_reg_n_137_[40] ,\mult_data_reg_n_138_[40] ,\mult_data_reg_n_139_[40] ,\mult_data_reg_n_140_[40] ,\mult_data_reg_n_141_[40] ,\mult_data_reg_n_142_[40] ,\mult_data_reg_n_143_[40] ,\mult_data_reg_n_144_[40] ,\mult_data_reg_n_145_[40] ,\mult_data_reg_n_146_[40] ,\mult_data_reg_n_147_[40] ,\mult_data_reg_n_148_[40] ,\mult_data_reg_n_149_[40] ,\mult_data_reg_n_150_[40] ,\mult_data_reg_n_151_[40] ,\mult_data_reg_n_152_[40] ,\mult_data_reg_n_153_[40] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[40]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[41] 
       (.A({\coeff_out_s_reg[41]_26 [17],\coeff_out_s_reg[41]_26 [17],\coeff_out_s_reg[41]_26 [17],\coeff_out_s_reg[41]_26 [17],\coeff_out_s_reg[41]_26 [17],\coeff_out_s_reg[41]_26 [17],\coeff_out_s_reg[41]_26 [17],\coeff_out_s_reg[41]_26 [17],\coeff_out_s_reg[41]_26 [17],\coeff_out_s_reg[41]_26 [17],\coeff_out_s_reg[41]_26 [17],\coeff_out_s_reg[41]_26 [17],\coeff_out_s_reg[41]_26 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[41]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[40][7] [7],\story_reg[40][7] [7],\story_reg[40][7] [7],\story_reg[40][7] [7],\story_reg[40][7] [7],\story_reg[40][7] [7],\story_reg[40][7] [7],\story_reg[40][7] [7],\story_reg[40][7] [7],\story_reg[40][7] [7],\story_reg[40][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[41]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[41]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[41]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[41]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[41]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[41]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[41]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[41]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[41] ,\mult_data_reg_n_107_[41] ,\mult_data_reg_n_108_[41] ,\mult_data_reg_n_109_[41] ,\mult_data_reg_n_110_[41] ,\mult_data_reg_n_111_[41] ,\mult_data_reg_n_112_[41] ,\mult_data_reg_n_113_[41] ,\mult_data_reg_n_114_[41] ,\mult_data_reg_n_115_[41] ,\mult_data_reg_n_116_[41] ,\mult_data_reg_n_117_[41] ,\mult_data_reg_n_118_[41] ,\mult_data_reg_n_119_[41] ,\mult_data_reg_n_120_[41] ,\mult_data_reg_n_121_[41] ,\mult_data_reg_n_122_[41] ,\mult_data_reg_n_123_[41] ,\mult_data_reg_n_124_[41] ,\mult_data_reg_n_125_[41] ,\mult_data_reg_n_126_[41] ,\mult_data_reg_n_127_[41] ,\mult_data_reg_n_128_[41] ,\mult_data_reg_n_129_[41] ,\mult_data_reg_n_130_[41] ,\mult_data_reg_n_131_[41] ,\mult_data_reg_n_132_[41] ,\mult_data_reg_n_133_[41] ,\mult_data_reg_n_134_[41] ,\mult_data_reg_n_135_[41] ,\mult_data_reg_n_136_[41] ,\mult_data_reg_n_137_[41] ,\mult_data_reg_n_138_[41] ,\mult_data_reg_n_139_[41] ,\mult_data_reg_n_140_[41] ,\mult_data_reg_n_141_[41] ,\mult_data_reg_n_142_[41] ,\mult_data_reg_n_143_[41] ,\mult_data_reg_n_144_[41] ,\mult_data_reg_n_145_[41] ,\mult_data_reg_n_146_[41] ,\mult_data_reg_n_147_[41] ,\mult_data_reg_n_148_[41] ,\mult_data_reg_n_149_[41] ,\mult_data_reg_n_150_[41] ,\mult_data_reg_n_151_[41] ,\mult_data_reg_n_152_[41] ,\mult_data_reg_n_153_[41] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[41]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[42] 
       (.A({\coeff_out_s_reg[42]_52 [17],\coeff_out_s_reg[42]_52 [17],\coeff_out_s_reg[42]_52 [17],\coeff_out_s_reg[42]_52 [17],\coeff_out_s_reg[42]_52 [17],\coeff_out_s_reg[42]_52 [17],\coeff_out_s_reg[42]_52 [17],\coeff_out_s_reg[42]_52 [17],\coeff_out_s_reg[42]_52 [17],\coeff_out_s_reg[42]_52 [17],\coeff_out_s_reg[42]_52 [17],\coeff_out_s_reg[42]_52 [17],\coeff_out_s_reg[42]_52 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[42]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[41][7] [7],\story_reg[41][7] [7],\story_reg[41][7] [7],\story_reg[41][7] [7],\story_reg[41][7] [7],\story_reg[41][7] [7],\story_reg[41][7] [7],\story_reg[41][7] [7],\story_reg[41][7] [7],\story_reg[41][7] [7],\story_reg[41][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[42]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[42]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[42]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[42]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[42]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[42]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[42]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[42]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[42] ,\mult_data_reg_n_107_[42] ,\mult_data_reg_n_108_[42] ,\mult_data_reg_n_109_[42] ,\mult_data_reg_n_110_[42] ,\mult_data_reg_n_111_[42] ,\mult_data_reg_n_112_[42] ,\mult_data_reg_n_113_[42] ,\mult_data_reg_n_114_[42] ,\mult_data_reg_n_115_[42] ,\mult_data_reg_n_116_[42] ,\mult_data_reg_n_117_[42] ,\mult_data_reg_n_118_[42] ,\mult_data_reg_n_119_[42] ,\mult_data_reg_n_120_[42] ,\mult_data_reg_n_121_[42] ,\mult_data_reg_n_122_[42] ,\mult_data_reg_n_123_[42] ,\mult_data_reg_n_124_[42] ,\mult_data_reg_n_125_[42] ,\mult_data_reg_n_126_[42] ,\mult_data_reg_n_127_[42] ,\mult_data_reg_n_128_[42] ,\mult_data_reg_n_129_[42] ,\mult_data_reg_n_130_[42] ,\mult_data_reg_n_131_[42] ,\mult_data_reg_n_132_[42] ,\mult_data_reg_n_133_[42] ,\mult_data_reg_n_134_[42] ,\mult_data_reg_n_135_[42] ,\mult_data_reg_n_136_[42] ,\mult_data_reg_n_137_[42] ,\mult_data_reg_n_138_[42] ,\mult_data_reg_n_139_[42] ,\mult_data_reg_n_140_[42] ,\mult_data_reg_n_141_[42] ,\mult_data_reg_n_142_[42] ,\mult_data_reg_n_143_[42] ,\mult_data_reg_n_144_[42] ,\mult_data_reg_n_145_[42] ,\mult_data_reg_n_146_[42] ,\mult_data_reg_n_147_[42] ,\mult_data_reg_n_148_[42] ,\mult_data_reg_n_149_[42] ,\mult_data_reg_n_150_[42] ,\mult_data_reg_n_151_[42] ,\mult_data_reg_n_152_[42] ,\mult_data_reg_n_153_[42] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[42]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[43] 
       (.A({\coeff_out_s_reg[43]_12 [17],\coeff_out_s_reg[43]_12 [17],\coeff_out_s_reg[43]_12 [17],\coeff_out_s_reg[43]_12 [17],\coeff_out_s_reg[43]_12 [17],\coeff_out_s_reg[43]_12 [17],\coeff_out_s_reg[43]_12 [17],\coeff_out_s_reg[43]_12 [17],\coeff_out_s_reg[43]_12 [17],\coeff_out_s_reg[43]_12 [17],\coeff_out_s_reg[43]_12 [17],\coeff_out_s_reg[43]_12 [17],\coeff_out_s_reg[43]_12 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[43]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[42][7] [7],\story_reg[42][7] [7],\story_reg[42][7] [7],\story_reg[42][7] [7],\story_reg[42][7] [7],\story_reg[42][7] [7],\story_reg[42][7] [7],\story_reg[42][7] [7],\story_reg[42][7] [7],\story_reg[42][7] [7],\story_reg[42][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[43]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[43]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[43]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[43]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[43]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[43]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[43]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[43]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[43] ,\mult_data_reg_n_107_[43] ,\mult_data_reg_n_108_[43] ,\mult_data_reg_n_109_[43] ,\mult_data_reg_n_110_[43] ,\mult_data_reg_n_111_[43] ,\mult_data_reg_n_112_[43] ,\mult_data_reg_n_113_[43] ,\mult_data_reg_n_114_[43] ,\mult_data_reg_n_115_[43] ,\mult_data_reg_n_116_[43] ,\mult_data_reg_n_117_[43] ,\mult_data_reg_n_118_[43] ,\mult_data_reg_n_119_[43] ,\mult_data_reg_n_120_[43] ,\mult_data_reg_n_121_[43] ,\mult_data_reg_n_122_[43] ,\mult_data_reg_n_123_[43] ,\mult_data_reg_n_124_[43] ,\mult_data_reg_n_125_[43] ,\mult_data_reg_n_126_[43] ,\mult_data_reg_n_127_[43] ,\mult_data_reg_n_128_[43] ,\mult_data_reg_n_129_[43] ,\mult_data_reg_n_130_[43] ,\mult_data_reg_n_131_[43] ,\mult_data_reg_n_132_[43] ,\mult_data_reg_n_133_[43] ,\mult_data_reg_n_134_[43] ,\mult_data_reg_n_135_[43] ,\mult_data_reg_n_136_[43] ,\mult_data_reg_n_137_[43] ,\mult_data_reg_n_138_[43] ,\mult_data_reg_n_139_[43] ,\mult_data_reg_n_140_[43] ,\mult_data_reg_n_141_[43] ,\mult_data_reg_n_142_[43] ,\mult_data_reg_n_143_[43] ,\mult_data_reg_n_144_[43] ,\mult_data_reg_n_145_[43] ,\mult_data_reg_n_146_[43] ,\mult_data_reg_n_147_[43] ,\mult_data_reg_n_148_[43] ,\mult_data_reg_n_149_[43] ,\mult_data_reg_n_150_[43] ,\mult_data_reg_n_151_[43] ,\mult_data_reg_n_152_[43] ,\mult_data_reg_n_153_[43] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[43]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[44] 
       (.A({\coeff_out_s_reg[44]_36 [17],\coeff_out_s_reg[44]_36 [17],\coeff_out_s_reg[44]_36 [17],\coeff_out_s_reg[44]_36 [17],\coeff_out_s_reg[44]_36 [17],\coeff_out_s_reg[44]_36 [17],\coeff_out_s_reg[44]_36 [17],\coeff_out_s_reg[44]_36 [17],\coeff_out_s_reg[44]_36 [17],\coeff_out_s_reg[44]_36 [17],\coeff_out_s_reg[44]_36 [17],\coeff_out_s_reg[44]_36 [17],\coeff_out_s_reg[44]_36 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[44]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[43][7] [7],\story_reg[43][7] [7],\story_reg[43][7] [7],\story_reg[43][7] [7],\story_reg[43][7] [7],\story_reg[43][7] [7],\story_reg[43][7] [7],\story_reg[43][7] [7],\story_reg[43][7] [7],\story_reg[43][7] [7],\story_reg[43][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[44]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[44]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[44]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[44]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[44]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[44]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[44]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[44]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[44] ,\mult_data_reg_n_107_[44] ,\mult_data_reg_n_108_[44] ,\mult_data_reg_n_109_[44] ,\mult_data_reg_n_110_[44] ,\mult_data_reg_n_111_[44] ,\mult_data_reg_n_112_[44] ,\mult_data_reg_n_113_[44] ,\mult_data_reg_n_114_[44] ,\mult_data_reg_n_115_[44] ,\mult_data_reg_n_116_[44] ,\mult_data_reg_n_117_[44] ,\mult_data_reg_n_118_[44] ,\mult_data_reg_n_119_[44] ,\mult_data_reg_n_120_[44] ,\mult_data_reg_n_121_[44] ,\mult_data_reg_n_122_[44] ,\mult_data_reg_n_123_[44] ,\mult_data_reg_n_124_[44] ,\mult_data_reg_n_125_[44] ,\mult_data_reg_n_126_[44] ,\mult_data_reg_n_127_[44] ,\mult_data_reg_n_128_[44] ,\mult_data_reg_n_129_[44] ,\mult_data_reg_n_130_[44] ,\mult_data_reg_n_131_[44] ,\mult_data_reg_n_132_[44] ,\mult_data_reg_n_133_[44] ,\mult_data_reg_n_134_[44] ,\mult_data_reg_n_135_[44] ,\mult_data_reg_n_136_[44] ,\mult_data_reg_n_137_[44] ,\mult_data_reg_n_138_[44] ,\mult_data_reg_n_139_[44] ,\mult_data_reg_n_140_[44] ,\mult_data_reg_n_141_[44] ,\mult_data_reg_n_142_[44] ,\mult_data_reg_n_143_[44] ,\mult_data_reg_n_144_[44] ,\mult_data_reg_n_145_[44] ,\mult_data_reg_n_146_[44] ,\mult_data_reg_n_147_[44] ,\mult_data_reg_n_148_[44] ,\mult_data_reg_n_149_[44] ,\mult_data_reg_n_150_[44] ,\mult_data_reg_n_151_[44] ,\mult_data_reg_n_152_[44] ,\mult_data_reg_n_153_[44] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[44]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[45] 
       (.A({\coeff_out_s_reg[45]_20 [17],\coeff_out_s_reg[45]_20 [17],\coeff_out_s_reg[45]_20 [17],\coeff_out_s_reg[45]_20 [17],\coeff_out_s_reg[45]_20 [17],\coeff_out_s_reg[45]_20 [17],\coeff_out_s_reg[45]_20 [17],\coeff_out_s_reg[45]_20 [17],\coeff_out_s_reg[45]_20 [17],\coeff_out_s_reg[45]_20 [17],\coeff_out_s_reg[45]_20 [17],\coeff_out_s_reg[45]_20 [17],\coeff_out_s_reg[45]_20 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[45]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[44][7] [7],\story_reg[44][7] [7],\story_reg[44][7] [7],\story_reg[44][7] [7],\story_reg[44][7] [7],\story_reg[44][7] [7],\story_reg[44][7] [7],\story_reg[44][7] [7],\story_reg[44][7] [7],\story_reg[44][7] [7],\story_reg[44][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[45]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[45]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[45]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[45]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[45]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[45]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[45]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[45]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[45] ,\mult_data_reg_n_107_[45] ,\mult_data_reg_n_108_[45] ,\mult_data_reg_n_109_[45] ,\mult_data_reg_n_110_[45] ,\mult_data_reg_n_111_[45] ,\mult_data_reg_n_112_[45] ,\mult_data_reg_n_113_[45] ,\mult_data_reg_n_114_[45] ,\mult_data_reg_n_115_[45] ,\mult_data_reg_n_116_[45] ,\mult_data_reg_n_117_[45] ,\mult_data_reg_n_118_[45] ,\mult_data_reg_n_119_[45] ,\mult_data_reg_n_120_[45] ,\mult_data_reg_n_121_[45] ,\mult_data_reg_n_122_[45] ,\mult_data_reg_n_123_[45] ,\mult_data_reg_n_124_[45] ,\mult_data_reg_n_125_[45] ,\mult_data_reg_n_126_[45] ,\mult_data_reg_n_127_[45] ,\mult_data_reg_n_128_[45] ,\mult_data_reg_n_129_[45] ,\mult_data_reg_n_130_[45] ,\mult_data_reg_n_131_[45] ,\mult_data_reg_n_132_[45] ,\mult_data_reg_n_133_[45] ,\mult_data_reg_n_134_[45] ,\mult_data_reg_n_135_[45] ,\mult_data_reg_n_136_[45] ,\mult_data_reg_n_137_[45] ,\mult_data_reg_n_138_[45] ,\mult_data_reg_n_139_[45] ,\mult_data_reg_n_140_[45] ,\mult_data_reg_n_141_[45] ,\mult_data_reg_n_142_[45] ,\mult_data_reg_n_143_[45] ,\mult_data_reg_n_144_[45] ,\mult_data_reg_n_145_[45] ,\mult_data_reg_n_146_[45] ,\mult_data_reg_n_147_[45] ,\mult_data_reg_n_148_[45] ,\mult_data_reg_n_149_[45] ,\mult_data_reg_n_150_[45] ,\mult_data_reg_n_151_[45] ,\mult_data_reg_n_152_[45] ,\mult_data_reg_n_153_[45] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[45]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[46] 
       (.A({\coeff_out_s_reg[46]_44 [17],\coeff_out_s_reg[46]_44 [17],\coeff_out_s_reg[46]_44 [17],\coeff_out_s_reg[46]_44 [17],\coeff_out_s_reg[46]_44 [17],\coeff_out_s_reg[46]_44 [17],\coeff_out_s_reg[46]_44 [17],\coeff_out_s_reg[46]_44 [17],\coeff_out_s_reg[46]_44 [17],\coeff_out_s_reg[46]_44 [17],\coeff_out_s_reg[46]_44 [17],\coeff_out_s_reg[46]_44 [17],\coeff_out_s_reg[46]_44 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[46]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[45][7] [7],\story_reg[45][7] [7],\story_reg[45][7] [7],\story_reg[45][7] [7],\story_reg[45][7] [7],\story_reg[45][7] [7],\story_reg[45][7] [7],\story_reg[45][7] [7],\story_reg[45][7] [7],\story_reg[45][7] [7],\story_reg[45][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[46]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[46]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[46]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[46]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[46]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[46]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[46]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[46]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[46] ,\mult_data_reg_n_107_[46] ,\mult_data_reg_n_108_[46] ,\mult_data_reg_n_109_[46] ,\mult_data_reg_n_110_[46] ,\mult_data_reg_n_111_[46] ,\mult_data_reg_n_112_[46] ,\mult_data_reg_n_113_[46] ,\mult_data_reg_n_114_[46] ,\mult_data_reg_n_115_[46] ,\mult_data_reg_n_116_[46] ,\mult_data_reg_n_117_[46] ,\mult_data_reg_n_118_[46] ,\mult_data_reg_n_119_[46] ,\mult_data_reg_n_120_[46] ,\mult_data_reg_n_121_[46] ,\mult_data_reg_n_122_[46] ,\mult_data_reg_n_123_[46] ,\mult_data_reg_n_124_[46] ,\mult_data_reg_n_125_[46] ,\mult_data_reg_n_126_[46] ,\mult_data_reg_n_127_[46] ,\mult_data_reg_n_128_[46] ,\mult_data_reg_n_129_[46] ,\mult_data_reg_n_130_[46] ,\mult_data_reg_n_131_[46] ,\mult_data_reg_n_132_[46] ,\mult_data_reg_n_133_[46] ,\mult_data_reg_n_134_[46] ,\mult_data_reg_n_135_[46] ,\mult_data_reg_n_136_[46] ,\mult_data_reg_n_137_[46] ,\mult_data_reg_n_138_[46] ,\mult_data_reg_n_139_[46] ,\mult_data_reg_n_140_[46] ,\mult_data_reg_n_141_[46] ,\mult_data_reg_n_142_[46] ,\mult_data_reg_n_143_[46] ,\mult_data_reg_n_144_[46] ,\mult_data_reg_n_145_[46] ,\mult_data_reg_n_146_[46] ,\mult_data_reg_n_147_[46] ,\mult_data_reg_n_148_[46] ,\mult_data_reg_n_149_[46] ,\mult_data_reg_n_150_[46] ,\mult_data_reg_n_151_[46] ,\mult_data_reg_n_152_[46] ,\mult_data_reg_n_153_[46] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[46]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[47] 
       (.A({\coeff_out_s_reg[47]_4 [17],\coeff_out_s_reg[47]_4 [17],\coeff_out_s_reg[47]_4 [17],\coeff_out_s_reg[47]_4 [17],\coeff_out_s_reg[47]_4 [17],\coeff_out_s_reg[47]_4 [17],\coeff_out_s_reg[47]_4 [17],\coeff_out_s_reg[47]_4 [17],\coeff_out_s_reg[47]_4 [17],\coeff_out_s_reg[47]_4 [17],\coeff_out_s_reg[47]_4 [17],\coeff_out_s_reg[47]_4 [17],\coeff_out_s_reg[47]_4 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[47]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[46][7] [7],\story_reg[46][7] [7],\story_reg[46][7] [7],\story_reg[46][7] [7],\story_reg[46][7] [7],\story_reg[46][7] [7],\story_reg[46][7] [7],\story_reg[46][7] [7],\story_reg[46][7] [7],\story_reg[46][7] [7],\story_reg[46][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[47]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[47]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[47]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[47]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[47]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[47]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[47]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[47]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[47] ,\mult_data_reg_n_107_[47] ,\mult_data_reg_n_108_[47] ,\mult_data_reg_n_109_[47] ,\mult_data_reg_n_110_[47] ,\mult_data_reg_n_111_[47] ,\mult_data_reg_n_112_[47] ,\mult_data_reg_n_113_[47] ,\mult_data_reg_n_114_[47] ,\mult_data_reg_n_115_[47] ,\mult_data_reg_n_116_[47] ,\mult_data_reg_n_117_[47] ,\mult_data_reg_n_118_[47] ,\mult_data_reg_n_119_[47] ,\mult_data_reg_n_120_[47] ,\mult_data_reg_n_121_[47] ,\mult_data_reg_n_122_[47] ,\mult_data_reg_n_123_[47] ,\mult_data_reg_n_124_[47] ,\mult_data_reg_n_125_[47] ,\mult_data_reg_n_126_[47] ,\mult_data_reg_n_127_[47] ,\mult_data_reg_n_128_[47] ,\mult_data_reg_n_129_[47] ,\mult_data_reg_n_130_[47] ,\mult_data_reg_n_131_[47] ,\mult_data_reg_n_132_[47] ,\mult_data_reg_n_133_[47] ,\mult_data_reg_n_134_[47] ,\mult_data_reg_n_135_[47] ,\mult_data_reg_n_136_[47] ,\mult_data_reg_n_137_[47] ,\mult_data_reg_n_138_[47] ,\mult_data_reg_n_139_[47] ,\mult_data_reg_n_140_[47] ,\mult_data_reg_n_141_[47] ,\mult_data_reg_n_142_[47] ,\mult_data_reg_n_143_[47] ,\mult_data_reg_n_144_[47] ,\mult_data_reg_n_145_[47] ,\mult_data_reg_n_146_[47] ,\mult_data_reg_n_147_[47] ,\mult_data_reg_n_148_[47] ,\mult_data_reg_n_149_[47] ,\mult_data_reg_n_150_[47] ,\mult_data_reg_n_151_[47] ,\mult_data_reg_n_152_[47] ,\mult_data_reg_n_153_[47] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[47]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[48] 
       (.A({\coeff_out_s_reg[48]_28 [17],\coeff_out_s_reg[48]_28 [17],\coeff_out_s_reg[48]_28 [17],\coeff_out_s_reg[48]_28 [17],\coeff_out_s_reg[48]_28 [17],\coeff_out_s_reg[48]_28 [17],\coeff_out_s_reg[48]_28 [17],\coeff_out_s_reg[48]_28 [17],\coeff_out_s_reg[48]_28 [17],\coeff_out_s_reg[48]_28 [17],\coeff_out_s_reg[48]_28 [17],\coeff_out_s_reg[48]_28 [17],\coeff_out_s_reg[48]_28 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[48]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[47][7] [7],\story_reg[47][7] [7],\story_reg[47][7] [7],\story_reg[47][7] [7],\story_reg[47][7] [7],\story_reg[47][7] [7],\story_reg[47][7] [7],\story_reg[47][7] [7],\story_reg[47][7] [7],\story_reg[47][7] [7],\story_reg[47][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[48]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[48]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[48]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[48]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[48]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[48]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[48]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[48]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[48] ,\mult_data_reg_n_107_[48] ,\mult_data_reg_n_108_[48] ,\mult_data_reg_n_109_[48] ,\mult_data_reg_n_110_[48] ,\mult_data_reg_n_111_[48] ,\mult_data_reg_n_112_[48] ,\mult_data_reg_n_113_[48] ,\mult_data_reg_n_114_[48] ,\mult_data_reg_n_115_[48] ,\mult_data_reg_n_116_[48] ,\mult_data_reg_n_117_[48] ,\mult_data_reg_n_118_[48] ,\mult_data_reg_n_119_[48] ,\mult_data_reg_n_120_[48] ,\mult_data_reg_n_121_[48] ,\mult_data_reg_n_122_[48] ,\mult_data_reg_n_123_[48] ,\mult_data_reg_n_124_[48] ,\mult_data_reg_n_125_[48] ,\mult_data_reg_n_126_[48] ,\mult_data_reg_n_127_[48] ,\mult_data_reg_n_128_[48] ,\mult_data_reg_n_129_[48] ,\mult_data_reg_n_130_[48] ,\mult_data_reg_n_131_[48] ,\mult_data_reg_n_132_[48] ,\mult_data_reg_n_133_[48] ,\mult_data_reg_n_134_[48] ,\mult_data_reg_n_135_[48] ,\mult_data_reg_n_136_[48] ,\mult_data_reg_n_137_[48] ,\mult_data_reg_n_138_[48] ,\mult_data_reg_n_139_[48] ,\mult_data_reg_n_140_[48] ,\mult_data_reg_n_141_[48] ,\mult_data_reg_n_142_[48] ,\mult_data_reg_n_143_[48] ,\mult_data_reg_n_144_[48] ,\mult_data_reg_n_145_[48] ,\mult_data_reg_n_146_[48] ,\mult_data_reg_n_147_[48] ,\mult_data_reg_n_148_[48] ,\mult_data_reg_n_149_[48] ,\mult_data_reg_n_150_[48] ,\mult_data_reg_n_151_[48] ,\mult_data_reg_n_152_[48] ,\mult_data_reg_n_153_[48] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[48]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[49] 
       (.A({\coeff_out_s_reg[49]_48 [17],\coeff_out_s_reg[49]_48 [17],\coeff_out_s_reg[49]_48 [17],\coeff_out_s_reg[49]_48 [17],\coeff_out_s_reg[49]_48 [17],\coeff_out_s_reg[49]_48 [17],\coeff_out_s_reg[49]_48 [17],\coeff_out_s_reg[49]_48 [17],\coeff_out_s_reg[49]_48 [17],\coeff_out_s_reg[49]_48 [17],\coeff_out_s_reg[49]_48 [17],\coeff_out_s_reg[49]_48 [17],\coeff_out_s_reg[49]_48 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[49]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[48][7] [7],\story_reg[48][7] [7],\story_reg[48][7] [7],\story_reg[48][7] [7],\story_reg[48][7] [7],\story_reg[48][7] [7],\story_reg[48][7] [7],\story_reg[48][7] [7],\story_reg[48][7] [7],\story_reg[48][7] [7],\story_reg[48][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[49]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[49]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[49]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[49]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[49]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[49]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[49]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[49]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[49] ,\mult_data_reg_n_107_[49] ,\mult_data_reg_n_108_[49] ,\mult_data_reg_n_109_[49] ,\mult_data_reg_n_110_[49] ,\mult_data_reg_n_111_[49] ,\mult_data_reg_n_112_[49] ,\mult_data_reg_n_113_[49] ,\mult_data_reg_n_114_[49] ,\mult_data_reg_n_115_[49] ,\mult_data_reg_n_116_[49] ,\mult_data_reg_n_117_[49] ,\mult_data_reg_n_118_[49] ,\mult_data_reg_n_119_[49] ,\mult_data_reg_n_120_[49] ,\mult_data_reg_n_121_[49] ,\mult_data_reg_n_122_[49] ,\mult_data_reg_n_123_[49] ,\mult_data_reg_n_124_[49] ,\mult_data_reg_n_125_[49] ,\mult_data_reg_n_126_[49] ,\mult_data_reg_n_127_[49] ,\mult_data_reg_n_128_[49] ,\mult_data_reg_n_129_[49] ,\mult_data_reg_n_130_[49] ,\mult_data_reg_n_131_[49] ,\mult_data_reg_n_132_[49] ,\mult_data_reg_n_133_[49] ,\mult_data_reg_n_134_[49] ,\mult_data_reg_n_135_[49] ,\mult_data_reg_n_136_[49] ,\mult_data_reg_n_137_[49] ,\mult_data_reg_n_138_[49] ,\mult_data_reg_n_139_[49] ,\mult_data_reg_n_140_[49] ,\mult_data_reg_n_141_[49] ,\mult_data_reg_n_142_[49] ,\mult_data_reg_n_143_[49] ,\mult_data_reg_n_144_[49] ,\mult_data_reg_n_145_[49] ,\mult_data_reg_n_146_[49] ,\mult_data_reg_n_147_[49] ,\mult_data_reg_n_148_[49] ,\mult_data_reg_n_149_[49] ,\mult_data_reg_n_150_[49] ,\mult_data_reg_n_151_[49] ,\mult_data_reg_n_152_[49] ,\mult_data_reg_n_153_[49] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[49]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[50] 
       (.A({\coeff_out_s_reg[50]_8 [17],\coeff_out_s_reg[50]_8 [17],\coeff_out_s_reg[50]_8 [17],\coeff_out_s_reg[50]_8 [17],\coeff_out_s_reg[50]_8 [17],\coeff_out_s_reg[50]_8 [17],\coeff_out_s_reg[50]_8 [17],\coeff_out_s_reg[50]_8 [17],\coeff_out_s_reg[50]_8 [17],\coeff_out_s_reg[50]_8 [17],\coeff_out_s_reg[50]_8 [17],\coeff_out_s_reg[50]_8 [17],\coeff_out_s_reg[50]_8 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[50]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[49][7] [7],\story_reg[49][7] [7],\story_reg[49][7] [7],\story_reg[49][7] [7],\story_reg[49][7] [7],\story_reg[49][7] [7],\story_reg[49][7] [7],\story_reg[49][7] [7],\story_reg[49][7] [7],\story_reg[49][7] [7],\story_reg[49][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[50]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[50]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[50]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[50]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[50]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[50]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[50]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[50]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[50] ,\mult_data_reg_n_107_[50] ,\mult_data_reg_n_108_[50] ,\mult_data_reg_n_109_[50] ,\mult_data_reg_n_110_[50] ,\mult_data_reg_n_111_[50] ,\mult_data_reg_n_112_[50] ,\mult_data_reg_n_113_[50] ,\mult_data_reg_n_114_[50] ,\mult_data_reg_n_115_[50] ,\mult_data_reg_n_116_[50] ,\mult_data_reg_n_117_[50] ,\mult_data_reg_n_118_[50] ,\mult_data_reg_n_119_[50] ,\mult_data_reg_n_120_[50] ,\mult_data_reg_n_121_[50] ,\mult_data_reg_n_122_[50] ,\mult_data_reg_n_123_[50] ,\mult_data_reg_n_124_[50] ,\mult_data_reg_n_125_[50] ,\mult_data_reg_n_126_[50] ,\mult_data_reg_n_127_[50] ,\mult_data_reg_n_128_[50] ,\mult_data_reg_n_129_[50] ,\mult_data_reg_n_130_[50] ,\mult_data_reg_n_131_[50] ,\mult_data_reg_n_132_[50] ,\mult_data_reg_n_133_[50] ,\mult_data_reg_n_134_[50] ,\mult_data_reg_n_135_[50] ,\mult_data_reg_n_136_[50] ,\mult_data_reg_n_137_[50] ,\mult_data_reg_n_138_[50] ,\mult_data_reg_n_139_[50] ,\mult_data_reg_n_140_[50] ,\mult_data_reg_n_141_[50] ,\mult_data_reg_n_142_[50] ,\mult_data_reg_n_143_[50] ,\mult_data_reg_n_144_[50] ,\mult_data_reg_n_145_[50] ,\mult_data_reg_n_146_[50] ,\mult_data_reg_n_147_[50] ,\mult_data_reg_n_148_[50] ,\mult_data_reg_n_149_[50] ,\mult_data_reg_n_150_[50] ,\mult_data_reg_n_151_[50] ,\mult_data_reg_n_152_[50] ,\mult_data_reg_n_153_[50] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[50]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[51] 
       (.A({\coeff_out_s_reg[51]_32 [17],\coeff_out_s_reg[51]_32 [17],\coeff_out_s_reg[51]_32 [17],\coeff_out_s_reg[51]_32 [17],\coeff_out_s_reg[51]_32 [17],\coeff_out_s_reg[51]_32 [17],\coeff_out_s_reg[51]_32 [17],\coeff_out_s_reg[51]_32 [17],\coeff_out_s_reg[51]_32 [17],\coeff_out_s_reg[51]_32 [17],\coeff_out_s_reg[51]_32 [17],\coeff_out_s_reg[51]_32 [17],\coeff_out_s_reg[51]_32 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[51]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[50][7] [7],\story_reg[50][7] [7],\story_reg[50][7] [7],\story_reg[50][7] [7],\story_reg[50][7] [7],\story_reg[50][7] [7],\story_reg[50][7] [7],\story_reg[50][7] [7],\story_reg[50][7] [7],\story_reg[50][7] [7],\story_reg[50][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[51]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[51]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[51]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[51]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[51]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[51]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[51]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[51]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[51] ,\mult_data_reg_n_107_[51] ,\mult_data_reg_n_108_[51] ,\mult_data_reg_n_109_[51] ,\mult_data_reg_n_110_[51] ,\mult_data_reg_n_111_[51] ,\mult_data_reg_n_112_[51] ,\mult_data_reg_n_113_[51] ,\mult_data_reg_n_114_[51] ,\mult_data_reg_n_115_[51] ,\mult_data_reg_n_116_[51] ,\mult_data_reg_n_117_[51] ,\mult_data_reg_n_118_[51] ,\mult_data_reg_n_119_[51] ,\mult_data_reg_n_120_[51] ,\mult_data_reg_n_121_[51] ,\mult_data_reg_n_122_[51] ,\mult_data_reg_n_123_[51] ,\mult_data_reg_n_124_[51] ,\mult_data_reg_n_125_[51] ,\mult_data_reg_n_126_[51] ,\mult_data_reg_n_127_[51] ,\mult_data_reg_n_128_[51] ,\mult_data_reg_n_129_[51] ,\mult_data_reg_n_130_[51] ,\mult_data_reg_n_131_[51] ,\mult_data_reg_n_132_[51] ,\mult_data_reg_n_133_[51] ,\mult_data_reg_n_134_[51] ,\mult_data_reg_n_135_[51] ,\mult_data_reg_n_136_[51] ,\mult_data_reg_n_137_[51] ,\mult_data_reg_n_138_[51] ,\mult_data_reg_n_139_[51] ,\mult_data_reg_n_140_[51] ,\mult_data_reg_n_141_[51] ,\mult_data_reg_n_142_[51] ,\mult_data_reg_n_143_[51] ,\mult_data_reg_n_144_[51] ,\mult_data_reg_n_145_[51] ,\mult_data_reg_n_146_[51] ,\mult_data_reg_n_147_[51] ,\mult_data_reg_n_148_[51] ,\mult_data_reg_n_149_[51] ,\mult_data_reg_n_150_[51] ,\mult_data_reg_n_151_[51] ,\mult_data_reg_n_152_[51] ,\mult_data_reg_n_153_[51] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[51]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[52] 
       (.A({\coeff_out_s_reg[52]_16 [17],\coeff_out_s_reg[52]_16 [17],\coeff_out_s_reg[52]_16 [17],\coeff_out_s_reg[52]_16 [17],\coeff_out_s_reg[52]_16 [17],\coeff_out_s_reg[52]_16 [17],\coeff_out_s_reg[52]_16 [17],\coeff_out_s_reg[52]_16 [17],\coeff_out_s_reg[52]_16 [17],\coeff_out_s_reg[52]_16 [17],\coeff_out_s_reg[52]_16 [17],\coeff_out_s_reg[52]_16 [17],\coeff_out_s_reg[52]_16 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[52]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[51][7] [7],\story_reg[51][7] [7],\story_reg[51][7] [7],\story_reg[51][7] [7],\story_reg[51][7] [7],\story_reg[51][7] [7],\story_reg[51][7] [7],\story_reg[51][7] [7],\story_reg[51][7] [7],\story_reg[51][7] [7],\story_reg[51][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[52]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[52]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[52]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[52]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[52]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[52]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[52]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[52]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[52] ,\mult_data_reg_n_107_[52] ,\mult_data_reg_n_108_[52] ,\mult_data_reg_n_109_[52] ,\mult_data_reg_n_110_[52] ,\mult_data_reg_n_111_[52] ,\mult_data_reg_n_112_[52] ,\mult_data_reg_n_113_[52] ,\mult_data_reg_n_114_[52] ,\mult_data_reg_n_115_[52] ,\mult_data_reg_n_116_[52] ,\mult_data_reg_n_117_[52] ,\mult_data_reg_n_118_[52] ,\mult_data_reg_n_119_[52] ,\mult_data_reg_n_120_[52] ,\mult_data_reg_n_121_[52] ,\mult_data_reg_n_122_[52] ,\mult_data_reg_n_123_[52] ,\mult_data_reg_n_124_[52] ,\mult_data_reg_n_125_[52] ,\mult_data_reg_n_126_[52] ,\mult_data_reg_n_127_[52] ,\mult_data_reg_n_128_[52] ,\mult_data_reg_n_129_[52] ,\mult_data_reg_n_130_[52] ,\mult_data_reg_n_131_[52] ,\mult_data_reg_n_132_[52] ,\mult_data_reg_n_133_[52] ,\mult_data_reg_n_134_[52] ,\mult_data_reg_n_135_[52] ,\mult_data_reg_n_136_[52] ,\mult_data_reg_n_137_[52] ,\mult_data_reg_n_138_[52] ,\mult_data_reg_n_139_[52] ,\mult_data_reg_n_140_[52] ,\mult_data_reg_n_141_[52] ,\mult_data_reg_n_142_[52] ,\mult_data_reg_n_143_[52] ,\mult_data_reg_n_144_[52] ,\mult_data_reg_n_145_[52] ,\mult_data_reg_n_146_[52] ,\mult_data_reg_n_147_[52] ,\mult_data_reg_n_148_[52] ,\mult_data_reg_n_149_[52] ,\mult_data_reg_n_150_[52] ,\mult_data_reg_n_151_[52] ,\mult_data_reg_n_152_[52] ,\mult_data_reg_n_153_[52] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[52]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[53] 
       (.A({\coeff_out_s_reg[53]_40 [17],\coeff_out_s_reg[53]_40 [17],\coeff_out_s_reg[53]_40 [17],\coeff_out_s_reg[53]_40 [17],\coeff_out_s_reg[53]_40 [17],\coeff_out_s_reg[53]_40 [17],\coeff_out_s_reg[53]_40 [17],\coeff_out_s_reg[53]_40 [17],\coeff_out_s_reg[53]_40 [17],\coeff_out_s_reg[53]_40 [17],\coeff_out_s_reg[53]_40 [17],\coeff_out_s_reg[53]_40 [17],\coeff_out_s_reg[53]_40 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[53]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[52][7] [7],\story_reg[52][7] [7],\story_reg[52][7] [7],\story_reg[52][7] [7],\story_reg[52][7] [7],\story_reg[52][7] [7],\story_reg[52][7] [7],\story_reg[52][7] [7],\story_reg[52][7] [7],\story_reg[52][7] [7],\story_reg[52][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[53]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[53]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[53]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[53]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[53]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[53]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[53]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[53]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[53] ,\mult_data_reg_n_107_[53] ,\mult_data_reg_n_108_[53] ,\mult_data_reg_n_109_[53] ,\mult_data_reg_n_110_[53] ,\mult_data_reg_n_111_[53] ,\mult_data_reg_n_112_[53] ,\mult_data_reg_n_113_[53] ,\mult_data_reg_n_114_[53] ,\mult_data_reg_n_115_[53] ,\mult_data_reg_n_116_[53] ,\mult_data_reg_n_117_[53] ,\mult_data_reg_n_118_[53] ,\mult_data_reg_n_119_[53] ,\mult_data_reg_n_120_[53] ,\mult_data_reg_n_121_[53] ,\mult_data_reg_n_122_[53] ,\mult_data_reg_n_123_[53] ,\mult_data_reg_n_124_[53] ,\mult_data_reg_n_125_[53] ,\mult_data_reg_n_126_[53] ,\mult_data_reg_n_127_[53] ,\mult_data_reg_n_128_[53] ,\mult_data_reg_n_129_[53] ,\mult_data_reg_n_130_[53] ,\mult_data_reg_n_131_[53] ,\mult_data_reg_n_132_[53] ,\mult_data_reg_n_133_[53] ,\mult_data_reg_n_134_[53] ,\mult_data_reg_n_135_[53] ,\mult_data_reg_n_136_[53] ,\mult_data_reg_n_137_[53] ,\mult_data_reg_n_138_[53] ,\mult_data_reg_n_139_[53] ,\mult_data_reg_n_140_[53] ,\mult_data_reg_n_141_[53] ,\mult_data_reg_n_142_[53] ,\mult_data_reg_n_143_[53] ,\mult_data_reg_n_144_[53] ,\mult_data_reg_n_145_[53] ,\mult_data_reg_n_146_[53] ,\mult_data_reg_n_147_[53] ,\mult_data_reg_n_148_[53] ,\mult_data_reg_n_149_[53] ,\mult_data_reg_n_150_[53] ,\mult_data_reg_n_151_[53] ,\mult_data_reg_n_152_[53] ,\mult_data_reg_n_153_[53] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[53]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[54] 
       (.A({\coeff_out_s_reg[54]_0 [17],\coeff_out_s_reg[54]_0 [17],\coeff_out_s_reg[54]_0 [17],\coeff_out_s_reg[54]_0 [17],\coeff_out_s_reg[54]_0 [17],\coeff_out_s_reg[54]_0 [17],\coeff_out_s_reg[54]_0 [17],\coeff_out_s_reg[54]_0 [17],\coeff_out_s_reg[54]_0 [17],\coeff_out_s_reg[54]_0 [17],\coeff_out_s_reg[54]_0 [17],\coeff_out_s_reg[54]_0 [17],\coeff_out_s_reg[54]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[54]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[53][7] [7],\story_reg[53][7] [7],\story_reg[53][7] [7],\story_reg[53][7] [7],\story_reg[53][7] [7],\story_reg[53][7] [7],\story_reg[53][7] [7],\story_reg[53][7] [7],\story_reg[53][7] [7],\story_reg[53][7] [7],\story_reg[53][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[54]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[54]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[54]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[54]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[54]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[54]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[54]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[54]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[54] ,\mult_data_reg_n_107_[54] ,\mult_data_reg_n_108_[54] ,\mult_data_reg_n_109_[54] ,\mult_data_reg_n_110_[54] ,\mult_data_reg_n_111_[54] ,\mult_data_reg_n_112_[54] ,\mult_data_reg_n_113_[54] ,\mult_data_reg_n_114_[54] ,\mult_data_reg_n_115_[54] ,\mult_data_reg_n_116_[54] ,\mult_data_reg_n_117_[54] ,\mult_data_reg_n_118_[54] ,\mult_data_reg_n_119_[54] ,\mult_data_reg_n_120_[54] ,\mult_data_reg_n_121_[54] ,\mult_data_reg_n_122_[54] ,\mult_data_reg_n_123_[54] ,\mult_data_reg_n_124_[54] ,\mult_data_reg_n_125_[54] ,\mult_data_reg_n_126_[54] ,\mult_data_reg_n_127_[54] ,\mult_data_reg_n_128_[54] ,\mult_data_reg_n_129_[54] ,\mult_data_reg_n_130_[54] ,\mult_data_reg_n_131_[54] ,\mult_data_reg_n_132_[54] ,\mult_data_reg_n_133_[54] ,\mult_data_reg_n_134_[54] ,\mult_data_reg_n_135_[54] ,\mult_data_reg_n_136_[54] ,\mult_data_reg_n_137_[54] ,\mult_data_reg_n_138_[54] ,\mult_data_reg_n_139_[54] ,\mult_data_reg_n_140_[54] ,\mult_data_reg_n_141_[54] ,\mult_data_reg_n_142_[54] ,\mult_data_reg_n_143_[54] ,\mult_data_reg_n_144_[54] ,\mult_data_reg_n_145_[54] ,\mult_data_reg_n_146_[54] ,\mult_data_reg_n_147_[54] ,\mult_data_reg_n_148_[54] ,\mult_data_reg_n_149_[54] ,\mult_data_reg_n_150_[54] ,\mult_data_reg_n_151_[54] ,\mult_data_reg_n_152_[54] ,\mult_data_reg_n_153_[54] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[54]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \mult_data_reg[55] 
       (.A({\coeff_out_s_reg[55]_24 [17],\coeff_out_s_reg[55]_24 [17],\coeff_out_s_reg[55]_24 [17],\coeff_out_s_reg[55]_24 [17],\coeff_out_s_reg[55]_24 [17],\coeff_out_s_reg[55]_24 [17],\coeff_out_s_reg[55]_24 [17],\coeff_out_s_reg[55]_24 [17],\coeff_out_s_reg[55]_24 [17],\coeff_out_s_reg[55]_24 [17],\coeff_out_s_reg[55]_24 [17],\coeff_out_s_reg[55]_24 [17],\coeff_out_s_reg[55]_24 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_mult_data_reg[55]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\story_reg[54][7] [7],\story_reg[54][7] [7],\story_reg[54][7] [7],\story_reg[54][7] [7],\story_reg[54][7] [7],\story_reg[54][7] [7],\story_reg[54][7] [7],\story_reg[54][7] [7],\story_reg[54][7] [7],\story_reg[54][7] [7],\story_reg[54][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_mult_data_reg[55]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_mult_data_reg[55]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_mult_data_reg[55]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(reset),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_mult_data_reg[55]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_mult_data_reg[55]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_mult_data_reg[55]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_mult_data_reg[55]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_mult_data_reg[55]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\mult_data_reg_n_106_[55] ,\mult_data_reg_n_107_[55] ,\mult_data_reg_n_108_[55] ,\mult_data_reg_n_109_[55] ,\mult_data_reg_n_110_[55] ,\mult_data_reg_n_111_[55] ,\mult_data_reg_n_112_[55] ,\mult_data_reg_n_113_[55] ,\mult_data_reg_n_114_[55] ,\mult_data_reg_n_115_[55] ,\mult_data_reg_n_116_[55] ,\mult_data_reg_n_117_[55] ,\mult_data_reg_n_118_[55] ,\mult_data_reg_n_119_[55] ,\mult_data_reg_n_120_[55] ,\mult_data_reg_n_121_[55] ,\mult_data_reg_n_122_[55] ,\mult_data_reg_n_123_[55] ,\mult_data_reg_n_124_[55] ,\mult_data_reg_n_125_[55] ,\mult_data_reg_n_126_[55] ,\mult_data_reg_n_127_[55] ,\mult_data_reg_n_128_[55] ,\mult_data_reg_n_129_[55] ,\mult_data_reg_n_130_[55] ,\mult_data_reg_n_131_[55] ,\mult_data_reg_n_132_[55] ,\mult_data_reg_n_133_[55] ,\mult_data_reg_n_134_[55] ,\mult_data_reg_n_135_[55] ,\mult_data_reg_n_136_[55] ,\mult_data_reg_n_137_[55] ,\mult_data_reg_n_138_[55] ,\mult_data_reg_n_139_[55] ,\mult_data_reg_n_140_[55] ,\mult_data_reg_n_141_[55] ,\mult_data_reg_n_142_[55] ,\mult_data_reg_n_143_[55] ,\mult_data_reg_n_144_[55] ,\mult_data_reg_n_145_[55] ,\mult_data_reg_n_146_[55] ,\mult_data_reg_n_147_[55] ,\mult_data_reg_n_148_[55] ,\mult_data_reg_n_149_[55] ,\mult_data_reg_n_150_[55] ,\mult_data_reg_n_151_[55] ,\mult_data_reg_n_152_[55] ,\mult_data_reg_n_153_[55] }),
        .RSTA(p_0_in),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(p_0_in),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_mult_data_reg[55]_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "index_calculator" *) 
module ReSampler_index_calculator
   (Q,
    E,
    ERD,
    S,
    \index_h_reg[7]_0 ,
    \index_h_reg[11]_0 ,
    \index_h_reg[15]_0 ,
    \index_h_reg[19]_0 ,
    \index_h_reg[23]_0 ,
    \index_h_reg[27]_0 ,
    \index_h_reg[31]_0 ,
    \counter_reg[1] ,
    FOE,
    valid_reg,
    WR_CONT,
    SR,
    clk);
  output [42:0]Q;
  output [0:0]E;
  input [9:0]ERD;
  input [3:0]S;
  input [3:0]\index_h_reg[7]_0 ;
  input [3:0]\index_h_reg[11]_0 ;
  input [3:0]\index_h_reg[15]_0 ;
  input [3:0]\index_h_reg[19]_0 ;
  input [3:0]\index_h_reg[23]_0 ;
  input [3:0]\index_h_reg[27]_0 ;
  input [3:0]\index_h_reg[31]_0 ;
  input \counter_reg[1] ;
  input [9:0]FOE;
  input valid_reg;
  input [2:0]WR_CONT;
  input [0:0]SR;
  input clk;

  wire [0:0]E;
  wire [9:0]ERD;
  wire [9:0]ERD_d;
  wire [9:0]FOE;
  wire [42:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [2:0]WR_CONT;
  wire __1_carry__0_n_0;
  wire __1_carry__0_n_1;
  wire __1_carry__0_n_2;
  wire __1_carry__0_n_3;
  wire __1_carry__0_n_4;
  wire __1_carry__0_n_5;
  wire __1_carry__0_n_6;
  wire __1_carry__0_n_7;
  wire __1_carry__1_n_0;
  wire __1_carry__1_n_1;
  wire __1_carry__1_n_2;
  wire __1_carry__1_n_3;
  wire __1_carry__1_n_4;
  wire __1_carry__1_n_5;
  wire __1_carry__1_n_6;
  wire __1_carry__1_n_7;
  wire __1_carry__2_n_0;
  wire __1_carry__2_n_1;
  wire __1_carry__2_n_2;
  wire __1_carry__2_n_3;
  wire __1_carry__2_n_4;
  wire __1_carry__2_n_5;
  wire __1_carry__2_n_6;
  wire __1_carry__2_n_7;
  wire __1_carry__3_n_0;
  wire __1_carry__3_n_1;
  wire __1_carry__3_n_2;
  wire __1_carry__3_n_3;
  wire __1_carry__3_n_4;
  wire __1_carry__3_n_5;
  wire __1_carry__3_n_6;
  wire __1_carry__3_n_7;
  wire __1_carry__4_n_0;
  wire __1_carry__4_n_1;
  wire __1_carry__4_n_2;
  wire __1_carry__4_n_3;
  wire __1_carry__4_n_4;
  wire __1_carry__4_n_5;
  wire __1_carry__4_n_6;
  wire __1_carry__4_n_7;
  wire __1_carry__5_n_0;
  wire __1_carry__5_n_1;
  wire __1_carry__5_n_2;
  wire __1_carry__5_n_3;
  wire __1_carry__5_n_4;
  wire __1_carry__5_n_5;
  wire __1_carry__5_n_6;
  wire __1_carry__5_n_7;
  wire __1_carry__6_n_0;
  wire __1_carry__6_n_1;
  wire __1_carry__6_n_2;
  wire __1_carry__6_n_3;
  wire __1_carry__6_n_4;
  wire __1_carry__6_n_5;
  wire __1_carry__6_n_6;
  wire __1_carry__6_n_7;
  wire __1_carry__7_i_1_n_0;
  wire __1_carry__7_i_2_n_0;
  wire __1_carry__7_i_3_n_0;
  wire __1_carry__7_i_4_n_0;
  wire __1_carry__7_i_5_n_0;
  wire __1_carry__7_i_6_n_0;
  wire __1_carry__7_i_7_n_0;
  wire __1_carry__7_i_8_n_0;
  wire __1_carry__7_n_0;
  wire __1_carry__7_n_1;
  wire __1_carry__7_n_2;
  wire __1_carry__7_n_3;
  wire __1_carry__7_n_4;
  wire __1_carry__7_n_5;
  wire __1_carry__7_n_6;
  wire __1_carry__7_n_7;
  wire __1_carry__8_i_1_n_0;
  wire __1_carry__8_i_2_n_0;
  wire __1_carry__8_i_3_n_0;
  wire __1_carry__8_i_4_n_0;
  wire __1_carry__8_i_5_n_0;
  wire __1_carry__8_i_6_n_0;
  wire __1_carry__8_i_7_n_0;
  wire __1_carry__8_i_8_n_0;
  wire __1_carry__8_n_0;
  wire __1_carry__8_n_1;
  wire __1_carry__8_n_2;
  wire __1_carry__8_n_3;
  wire __1_carry__8_n_4;
  wire __1_carry__8_n_5;
  wire __1_carry__8_n_6;
  wire __1_carry__8_n_7;
  wire __1_carry__9_i_1_n_0;
  wire __1_carry__9_i_2_n_0;
  wire __1_carry__9_i_3_n_0;
  wire __1_carry__9_i_4_n_0;
  wire __1_carry__9_i_5_n_0;
  wire __1_carry__9_n_2;
  wire __1_carry__9_n_3;
  wire __1_carry__9_n_5;
  wire __1_carry__9_n_6;
  wire __1_carry__9_n_7;
  wire __1_carry_n_0;
  wire __1_carry_n_1;
  wire __1_carry_n_2;
  wire __1_carry_n_3;
  wire __1_carry_n_4;
  wire __1_carry_n_5;
  wire __1_carry_n_6;
  wire __1_carry_n_7;
  wire clk;
  wire \counter_reg[1] ;
  wire [9:0]index_h1;
  wire index_h1_carry__0_i_1_n_0;
  wire index_h1_carry__0_i_2_n_0;
  wire index_h1_carry__0_i_3_n_0;
  wire index_h1_carry__0_i_4_n_0;
  wire index_h1_carry__0_n_0;
  wire index_h1_carry__0_n_1;
  wire index_h1_carry__0_n_2;
  wire index_h1_carry__0_n_3;
  wire index_h1_carry__1_i_1_n_0;
  wire index_h1_carry__1_i_2_n_0;
  wire index_h1_carry__1_n_1;
  wire index_h1_carry__1_n_3;
  wire index_h1_carry_i_1_n_0;
  wire index_h1_carry_i_2_n_0;
  wire index_h1_carry_i_3_n_0;
  wire index_h1_carry_i_4_n_0;
  wire index_h1_carry_n_0;
  wire index_h1_carry_n_1;
  wire index_h1_carry_n_2;
  wire index_h1_carry_n_3;
  wire [3:0]\index_h_reg[11]_0 ;
  wire [3:0]\index_h_reg[15]_0 ;
  wire [3:0]\index_h_reg[19]_0 ;
  wire [3:0]\index_h_reg[23]_0 ;
  wire [3:0]\index_h_reg[27]_0 ;
  wire [3:0]\index_h_reg[31]_0 ;
  wire [3:0]\index_h_reg[7]_0 ;
  wire valid_reg;
  wire [3:2]NLW___1_carry__9_CO_UNCONNECTED;
  wire [3:3]NLW___1_carry__9_O_UNCONNECTED;
  wire [3:1]NLW_index_h1_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_index_h1_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \ERD_d_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(ERD[0]),
        .Q(ERD_d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ERD_d_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ERD[1]),
        .Q(ERD_d[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ERD_d_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ERD[2]),
        .Q(ERD_d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ERD_d_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(ERD[3]),
        .Q(ERD_d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ERD_d_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(ERD[4]),
        .Q(ERD_d[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ERD_d_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(ERD[5]),
        .Q(ERD_d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ERD_d_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(ERD[6]),
        .Q(ERD_d[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ERD_d_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(ERD[7]),
        .Q(ERD_d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ERD_d_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(ERD[8]),
        .Q(ERD_d[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ERD_d_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(ERD[9]),
        .Q(ERD_d[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    FIFO_read_INST_0
       (.I0(valid_reg),
        .I1(WR_CONT[0]),
        .I2(Q[42]),
        .I3(WR_CONT[1]),
        .I4(WR_CONT[2]),
        .O(E));
  CARRY4 __1_carry
       (.CI(1'b0),
        .CO({__1_carry_n_0,__1_carry_n_1,__1_carry_n_2,__1_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O({__1_carry_n_4,__1_carry_n_5,__1_carry_n_6,__1_carry_n_7}),
        .S(S));
  CARRY4 __1_carry__0
       (.CI(__1_carry_n_0),
        .CO({__1_carry__0_n_0,__1_carry__0_n_1,__1_carry__0_n_2,__1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({__1_carry__0_n_4,__1_carry__0_n_5,__1_carry__0_n_6,__1_carry__0_n_7}),
        .S(\index_h_reg[7]_0 ));
  CARRY4 __1_carry__1
       (.CI(__1_carry__0_n_0),
        .CO({__1_carry__1_n_0,__1_carry__1_n_1,__1_carry__1_n_2,__1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({__1_carry__1_n_4,__1_carry__1_n_5,__1_carry__1_n_6,__1_carry__1_n_7}),
        .S(\index_h_reg[11]_0 ));
  CARRY4 __1_carry__2
       (.CI(__1_carry__1_n_0),
        .CO({__1_carry__2_n_0,__1_carry__2_n_1,__1_carry__2_n_2,__1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({__1_carry__2_n_4,__1_carry__2_n_5,__1_carry__2_n_6,__1_carry__2_n_7}),
        .S(\index_h_reg[15]_0 ));
  CARRY4 __1_carry__3
       (.CI(__1_carry__2_n_0),
        .CO({__1_carry__3_n_0,__1_carry__3_n_1,__1_carry__3_n_2,__1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O({__1_carry__3_n_4,__1_carry__3_n_5,__1_carry__3_n_6,__1_carry__3_n_7}),
        .S(\index_h_reg[19]_0 ));
  CARRY4 __1_carry__4
       (.CI(__1_carry__3_n_0),
        .CO({__1_carry__4_n_0,__1_carry__4_n_1,__1_carry__4_n_2,__1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O({__1_carry__4_n_4,__1_carry__4_n_5,__1_carry__4_n_6,__1_carry__4_n_7}),
        .S(\index_h_reg[23]_0 ));
  CARRY4 __1_carry__5
       (.CI(__1_carry__4_n_0),
        .CO({__1_carry__5_n_0,__1_carry__5_n_1,__1_carry__5_n_2,__1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O({__1_carry__5_n_4,__1_carry__5_n_5,__1_carry__5_n_6,__1_carry__5_n_7}),
        .S(\index_h_reg[27]_0 ));
  CARRY4 __1_carry__6
       (.CI(__1_carry__5_n_0),
        .CO({__1_carry__6_n_0,__1_carry__6_n_1,__1_carry__6_n_2,__1_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(Q[31:28]),
        .O({__1_carry__6_n_4,__1_carry__6_n_5,__1_carry__6_n_6,__1_carry__6_n_7}),
        .S(\index_h_reg[31]_0 ));
  CARRY4 __1_carry__7
       (.CI(__1_carry__6_n_0),
        .CO({__1_carry__7_n_0,__1_carry__7_n_1,__1_carry__7_n_2,__1_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({__1_carry__7_i_1_n_0,__1_carry__7_i_2_n_0,__1_carry__7_i_3_n_0,__1_carry__7_i_4_n_0}),
        .O({__1_carry__7_n_4,__1_carry__7_n_5,__1_carry__7_n_6,__1_carry__7_n_7}),
        .S({__1_carry__7_i_5_n_0,__1_carry__7_i_6_n_0,__1_carry__7_i_7_n_0,__1_carry__7_i_8_n_0}));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    __1_carry__7_i_1
       (.I0(Q[34]),
        .I1(index_h1[2]),
        .I2(FOE[2]),
        .I3(\counter_reg[1] ),
        .O(__1_carry__7_i_1_n_0));
  LUT4 #(
    .INIT(16'hE888)) 
    __1_carry__7_i_2
       (.I0(Q[33]),
        .I1(index_h1[1]),
        .I2(FOE[1]),
        .I3(\counter_reg[1] ),
        .O(__1_carry__7_i_2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    __1_carry__7_i_3
       (.I0(FOE[1]),
        .I1(\counter_reg[1] ),
        .I2(Q[33]),
        .I3(index_h1[1]),
        .O(__1_carry__7_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    __1_carry__7_i_4
       (.I0(index_h1[0]),
        .I1(Q[32]),
        .O(__1_carry__7_i_4_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    __1_carry__7_i_5
       (.I0(Q[35]),
        .I1(index_h1[3]),
        .I2(FOE[3]),
        .I3(\counter_reg[1] ),
        .I4(__1_carry__7_i_1_n_0),
        .O(__1_carry__7_i_5_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    __1_carry__7_i_6
       (.I0(Q[34]),
        .I1(index_h1[2]),
        .I2(FOE[2]),
        .I3(\counter_reg[1] ),
        .I4(__1_carry__7_i_2_n_0),
        .O(__1_carry__7_i_6_n_0));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    __1_carry__7_i_7
       (.I0(index_h1[1]),
        .I1(Q[33]),
        .I2(\counter_reg[1] ),
        .I3(FOE[1]),
        .I4(index_h1[0]),
        .I5(Q[32]),
        .O(__1_carry__7_i_7_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    __1_carry__7_i_8
       (.I0(Q[32]),
        .I1(index_h1[0]),
        .I2(FOE[0]),
        .I3(\counter_reg[1] ),
        .O(__1_carry__7_i_8_n_0));
  CARRY4 __1_carry__8
       (.CI(__1_carry__7_n_0),
        .CO({__1_carry__8_n_0,__1_carry__8_n_1,__1_carry__8_n_2,__1_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({__1_carry__8_i_1_n_0,__1_carry__8_i_2_n_0,__1_carry__8_i_3_n_0,__1_carry__8_i_4_n_0}),
        .O({__1_carry__8_n_4,__1_carry__8_n_5,__1_carry__8_n_6,__1_carry__8_n_7}),
        .S({__1_carry__8_i_5_n_0,__1_carry__8_i_6_n_0,__1_carry__8_i_7_n_0,__1_carry__8_i_8_n_0}));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    __1_carry__8_i_1
       (.I0(Q[38]),
        .I1(index_h1[6]),
        .I2(FOE[6]),
        .I3(\counter_reg[1] ),
        .O(__1_carry__8_i_1_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    __1_carry__8_i_2
       (.I0(Q[37]),
        .I1(index_h1[5]),
        .I2(FOE[5]),
        .I3(\counter_reg[1] ),
        .O(__1_carry__8_i_2_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    __1_carry__8_i_3
       (.I0(Q[36]),
        .I1(index_h1[4]),
        .I2(FOE[4]),
        .I3(\counter_reg[1] ),
        .O(__1_carry__8_i_3_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    __1_carry__8_i_4
       (.I0(Q[35]),
        .I1(index_h1[3]),
        .I2(FOE[3]),
        .I3(\counter_reg[1] ),
        .O(__1_carry__8_i_4_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    __1_carry__8_i_5
       (.I0(Q[39]),
        .I1(index_h1[7]),
        .I2(FOE[7]),
        .I3(\counter_reg[1] ),
        .I4(__1_carry__8_i_1_n_0),
        .O(__1_carry__8_i_5_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    __1_carry__8_i_6
       (.I0(Q[38]),
        .I1(index_h1[6]),
        .I2(FOE[6]),
        .I3(\counter_reg[1] ),
        .I4(__1_carry__8_i_2_n_0),
        .O(__1_carry__8_i_6_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    __1_carry__8_i_7
       (.I0(Q[37]),
        .I1(index_h1[5]),
        .I2(FOE[5]),
        .I3(\counter_reg[1] ),
        .I4(__1_carry__8_i_3_n_0),
        .O(__1_carry__8_i_7_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    __1_carry__8_i_8
       (.I0(Q[36]),
        .I1(index_h1[4]),
        .I2(FOE[4]),
        .I3(\counter_reg[1] ),
        .I4(__1_carry__8_i_4_n_0),
        .O(__1_carry__8_i_8_n_0));
  CARRY4 __1_carry__9
       (.CI(__1_carry__8_n_0),
        .CO({NLW___1_carry__9_CO_UNCONNECTED[3:2],__1_carry__9_n_2,__1_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,__1_carry__9_i_1_n_0,__1_carry__9_i_2_n_0}),
        .O({NLW___1_carry__9_O_UNCONNECTED[3],__1_carry__9_n_5,__1_carry__9_n_6,__1_carry__9_n_7}),
        .S({1'b0,__1_carry__9_i_3_n_0,__1_carry__9_i_4_n_0,__1_carry__9_i_5_n_0}));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    __1_carry__9_i_1
       (.I0(Q[40]),
        .I1(index_h1[8]),
        .I2(FOE[8]),
        .I3(\counter_reg[1] ),
        .O(__1_carry__9_i_1_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    __1_carry__9_i_2
       (.I0(Q[39]),
        .I1(index_h1[7]),
        .I2(FOE[7]),
        .I3(\counter_reg[1] ),
        .O(__1_carry__9_i_2_n_0));
  LUT5 #(
    .INIT(32'hF880077F)) 
    __1_carry__9_i_3
       (.I0(\counter_reg[1] ),
        .I1(FOE[9]),
        .I2(index_h1[9]),
        .I3(Q[41]),
        .I4(index_h1_carry__1_n_1),
        .O(__1_carry__9_i_3_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    __1_carry__9_i_4
       (.I0(__1_carry__9_i_1_n_0),
        .I1(index_h1[9]),
        .I2(Q[41]),
        .I3(\counter_reg[1] ),
        .I4(FOE[9]),
        .O(__1_carry__9_i_4_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'h69999666)) 
    __1_carry__9_i_5
       (.I0(Q[40]),
        .I1(index_h1[8]),
        .I2(FOE[8]),
        .I3(\counter_reg[1] ),
        .I4(__1_carry__9_i_2_n_0),
        .O(__1_carry__9_i_5_n_0));
  CARRY4 index_h1_carry
       (.CI(1'b0),
        .CO({index_h1_carry_n_0,index_h1_carry_n_1,index_h1_carry_n_2,index_h1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(ERD[3:0]),
        .O(index_h1[3:0]),
        .S({index_h1_carry_i_1_n_0,index_h1_carry_i_2_n_0,index_h1_carry_i_3_n_0,index_h1_carry_i_4_n_0}));
  CARRY4 index_h1_carry__0
       (.CI(index_h1_carry_n_0),
        .CO({index_h1_carry__0_n_0,index_h1_carry__0_n_1,index_h1_carry__0_n_2,index_h1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(ERD[7:4]),
        .O(index_h1[7:4]),
        .S({index_h1_carry__0_i_1_n_0,index_h1_carry__0_i_2_n_0,index_h1_carry__0_i_3_n_0,index_h1_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    index_h1_carry__0_i_1
       (.I0(ERD[7]),
        .I1(ERD_d[7]),
        .O(index_h1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    index_h1_carry__0_i_2
       (.I0(ERD[6]),
        .I1(ERD_d[6]),
        .O(index_h1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    index_h1_carry__0_i_3
       (.I0(ERD[5]),
        .I1(ERD_d[5]),
        .O(index_h1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    index_h1_carry__0_i_4
       (.I0(ERD[4]),
        .I1(ERD_d[4]),
        .O(index_h1_carry__0_i_4_n_0));
  CARRY4 index_h1_carry__1
       (.CI(index_h1_carry__0_n_0),
        .CO({NLW_index_h1_carry__1_CO_UNCONNECTED[3],index_h1_carry__1_n_1,NLW_index_h1_carry__1_CO_UNCONNECTED[1],index_h1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ERD_d[9],ERD[8]}),
        .O({NLW_index_h1_carry__1_O_UNCONNECTED[3:2],index_h1[9:8]}),
        .S({1'b0,1'b1,index_h1_carry__1_i_1_n_0,index_h1_carry__1_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    index_h1_carry__1_i_1
       (.I0(ERD[9]),
        .I1(ERD_d[9]),
        .O(index_h1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    index_h1_carry__1_i_2
       (.I0(ERD[8]),
        .I1(ERD_d[8]),
        .O(index_h1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    index_h1_carry_i_1
       (.I0(ERD[3]),
        .I1(ERD_d[3]),
        .O(index_h1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    index_h1_carry_i_2
       (.I0(ERD[2]),
        .I1(ERD_d[2]),
        .O(index_h1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    index_h1_carry_i_3
       (.I0(ERD[1]),
        .I1(ERD_d[1]),
        .O(index_h1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    index_h1_carry_i_4
       (.I0(ERD[0]),
        .I1(ERD_d[0]),
        .O(index_h1_carry_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry_n_7),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__1_n_5),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__1_n_4),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__2_n_7),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__2_n_6),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__2_n_5),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__2_n_4),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__3_n_7),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__3_n_6),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__3_n_5),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__3_n_4),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry_n_6),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__4_n_7),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__4_n_6),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__4_n_5),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__4_n_4),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__5_n_7),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__5_n_6),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__5_n_5),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__5_n_4),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__6_n_7),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__6_n_6),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry_n_5),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__6_n_5),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__6_n_4),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[32] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__7_n_7),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[33] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__7_n_6),
        .Q(Q[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[34] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__7_n_5),
        .Q(Q[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[35] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__7_n_4),
        .Q(Q[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[36] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__8_n_7),
        .Q(Q[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[37] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__8_n_6),
        .Q(Q[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[38] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__8_n_5),
        .Q(Q[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[39] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__8_n_4),
        .Q(Q[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry_n_4),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[40] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__9_n_7),
        .Q(Q[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[41] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__9_n_6),
        .Q(Q[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[42] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__9_n_5),
        .Q(Q[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__0_n_7),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__0_n_6),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__0_n_5),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__0_n_4),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__1_n_7),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \index_h_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(__1_carry__1_n_6),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "out_delayer" *) 
module ReSampler_out_delayer
   (Data_out,
    p_0_in,
    Q,
    clk);
  output [31:0]Data_out;
  input p_0_in;
  input [31:0]Q;
  input clk;

  wire [31:0]Data_out;
  wire [31:0]Q;
  wire clk;
  wire p_0_in;

  FDRE #(
    .INIT(1'b0)) 
    \content_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Data_out[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(Data_out[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(Data_out[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(Data_out[12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(Data_out[13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(Data_out[14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(Data_out[15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(Data_out[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(Data_out[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(Data_out[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(Data_out[19]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(Data_out[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(Data_out[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(Data_out[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(Data_out[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(Data_out[23]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(Data_out[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(Data_out[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(Data_out[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(Data_out[27]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(Data_out[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(Data_out[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(Data_out[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(Data_out[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(Data_out[31]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(Data_out[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(Data_out[4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(Data_out[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(Data_out[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(Data_out[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(Data_out[8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \content_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(Data_out[9]),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "top1" *) 
module ReSampler_top1
   (Valid_out,
    E,
    Data_out,
    clk,
    FOE,
    ERD,
    WR_CONT,
    valid_in,
    Data_in,
    reset);
  output Valid_out;
  output [0:0]E;
  output [31:0]Data_out;
  input clk;
  input [41:0]FOE;
  input [9:0]ERD;
  input [2:0]WR_CONT;
  input valid_in;
  input [7:0]Data_in;
  input reset;

  wire [7:0]Data_in;
  wire [31:0]Data_out;
  wire [0:0]E;
  wire [9:0]ERD;
  wire [41:0]FOE;
  wire MOD1_n_1;
  wire MOD1_n_10;
  wire MOD1_n_1000;
  wire MOD1_n_1001;
  wire MOD1_n_2;
  wire MOD1_n_3;
  wire MOD1_n_4;
  wire MOD1_n_444;
  wire MOD1_n_445;
  wire MOD1_n_446;
  wire MOD1_n_447;
  wire MOD1_n_448;
  wire MOD1_n_449;
  wire MOD1_n_450;
  wire MOD1_n_451;
  wire MOD1_n_452;
  wire MOD1_n_453;
  wire MOD1_n_454;
  wire MOD1_n_455;
  wire MOD1_n_456;
  wire MOD1_n_457;
  wire MOD1_n_458;
  wire MOD1_n_459;
  wire MOD1_n_460;
  wire MOD1_n_461;
  wire MOD1_n_462;
  wire MOD1_n_463;
  wire MOD1_n_464;
  wire MOD1_n_465;
  wire MOD1_n_466;
  wire MOD1_n_467;
  wire MOD1_n_468;
  wire MOD1_n_469;
  wire MOD1_n_470;
  wire MOD1_n_471;
  wire MOD1_n_472;
  wire MOD1_n_473;
  wire MOD1_n_474;
  wire MOD1_n_475;
  wire MOD1_n_476;
  wire MOD1_n_477;
  wire MOD1_n_478;
  wire MOD1_n_479;
  wire MOD1_n_480;
  wire MOD1_n_481;
  wire MOD1_n_482;
  wire MOD1_n_483;
  wire MOD1_n_484;
  wire MOD1_n_485;
  wire MOD1_n_486;
  wire MOD1_n_487;
  wire MOD1_n_488;
  wire MOD1_n_489;
  wire MOD1_n_490;
  wire MOD1_n_491;
  wire MOD1_n_492;
  wire MOD1_n_493;
  wire MOD1_n_494;
  wire MOD1_n_495;
  wire MOD1_n_496;
  wire MOD1_n_497;
  wire MOD1_n_498;
  wire MOD1_n_499;
  wire MOD1_n_5;
  wire MOD1_n_500;
  wire MOD1_n_501;
  wire MOD1_n_502;
  wire MOD1_n_503;
  wire MOD1_n_504;
  wire MOD1_n_505;
  wire MOD1_n_506;
  wire MOD1_n_507;
  wire MOD1_n_508;
  wire MOD1_n_509;
  wire MOD1_n_510;
  wire MOD1_n_511;
  wire MOD1_n_512;
  wire MOD1_n_513;
  wire MOD1_n_514;
  wire MOD1_n_515;
  wire MOD1_n_516;
  wire MOD1_n_517;
  wire MOD1_n_518;
  wire MOD1_n_519;
  wire MOD1_n_520;
  wire MOD1_n_521;
  wire MOD1_n_522;
  wire MOD1_n_523;
  wire MOD1_n_524;
  wire MOD1_n_525;
  wire MOD1_n_526;
  wire MOD1_n_527;
  wire MOD1_n_528;
  wire MOD1_n_529;
  wire MOD1_n_530;
  wire MOD1_n_531;
  wire MOD1_n_532;
  wire MOD1_n_533;
  wire MOD1_n_534;
  wire MOD1_n_535;
  wire MOD1_n_536;
  wire MOD1_n_537;
  wire MOD1_n_538;
  wire MOD1_n_539;
  wire MOD1_n_540;
  wire MOD1_n_541;
  wire MOD1_n_542;
  wire MOD1_n_543;
  wire MOD1_n_544;
  wire MOD1_n_545;
  wire MOD1_n_546;
  wire MOD1_n_547;
  wire MOD1_n_548;
  wire MOD1_n_549;
  wire MOD1_n_550;
  wire MOD1_n_551;
  wire MOD1_n_552;
  wire MOD1_n_553;
  wire MOD1_n_554;
  wire MOD1_n_555;
  wire MOD1_n_556;
  wire MOD1_n_557;
  wire MOD1_n_558;
  wire MOD1_n_559;
  wire MOD1_n_560;
  wire MOD1_n_561;
  wire MOD1_n_562;
  wire MOD1_n_563;
  wire MOD1_n_564;
  wire MOD1_n_565;
  wire MOD1_n_566;
  wire MOD1_n_567;
  wire MOD1_n_568;
  wire MOD1_n_569;
  wire MOD1_n_570;
  wire MOD1_n_571;
  wire MOD1_n_572;
  wire MOD1_n_573;
  wire MOD1_n_574;
  wire MOD1_n_575;
  wire MOD1_n_576;
  wire MOD1_n_577;
  wire MOD1_n_578;
  wire MOD1_n_579;
  wire MOD1_n_580;
  wire MOD1_n_581;
  wire MOD1_n_582;
  wire MOD1_n_583;
  wire MOD1_n_584;
  wire MOD1_n_585;
  wire MOD1_n_586;
  wire MOD1_n_587;
  wire MOD1_n_588;
  wire MOD1_n_589;
  wire MOD1_n_590;
  wire MOD1_n_591;
  wire MOD1_n_592;
  wire MOD1_n_593;
  wire MOD1_n_594;
  wire MOD1_n_595;
  wire MOD1_n_596;
  wire MOD1_n_597;
  wire MOD1_n_598;
  wire MOD1_n_599;
  wire MOD1_n_6;
  wire MOD1_n_600;
  wire MOD1_n_601;
  wire MOD1_n_602;
  wire MOD1_n_603;
  wire MOD1_n_604;
  wire MOD1_n_605;
  wire MOD1_n_606;
  wire MOD1_n_607;
  wire MOD1_n_608;
  wire MOD1_n_609;
  wire MOD1_n_610;
  wire MOD1_n_611;
  wire MOD1_n_612;
  wire MOD1_n_613;
  wire MOD1_n_614;
  wire MOD1_n_615;
  wire MOD1_n_616;
  wire MOD1_n_617;
  wire MOD1_n_618;
  wire MOD1_n_619;
  wire MOD1_n_620;
  wire MOD1_n_621;
  wire MOD1_n_622;
  wire MOD1_n_623;
  wire MOD1_n_624;
  wire MOD1_n_625;
  wire MOD1_n_626;
  wire MOD1_n_627;
  wire MOD1_n_628;
  wire MOD1_n_629;
  wire MOD1_n_630;
  wire MOD1_n_631;
  wire MOD1_n_632;
  wire MOD1_n_633;
  wire MOD1_n_634;
  wire MOD1_n_635;
  wire MOD1_n_636;
  wire MOD1_n_637;
  wire MOD1_n_638;
  wire MOD1_n_639;
  wire MOD1_n_640;
  wire MOD1_n_641;
  wire MOD1_n_642;
  wire MOD1_n_643;
  wire MOD1_n_644;
  wire MOD1_n_645;
  wire MOD1_n_646;
  wire MOD1_n_647;
  wire MOD1_n_648;
  wire MOD1_n_649;
  wire MOD1_n_650;
  wire MOD1_n_651;
  wire MOD1_n_652;
  wire MOD1_n_653;
  wire MOD1_n_654;
  wire MOD1_n_655;
  wire MOD1_n_656;
  wire MOD1_n_657;
  wire MOD1_n_658;
  wire MOD1_n_659;
  wire MOD1_n_660;
  wire MOD1_n_661;
  wire MOD1_n_662;
  wire MOD1_n_663;
  wire MOD1_n_664;
  wire MOD1_n_665;
  wire MOD1_n_666;
  wire MOD1_n_667;
  wire MOD1_n_668;
  wire MOD1_n_669;
  wire MOD1_n_670;
  wire MOD1_n_671;
  wire MOD1_n_672;
  wire MOD1_n_673;
  wire MOD1_n_692;
  wire MOD1_n_693;
  wire MOD1_n_694;
  wire MOD1_n_695;
  wire MOD1_n_696;
  wire MOD1_n_697;
  wire MOD1_n_698;
  wire MOD1_n_699;
  wire MOD1_n_7;
  wire MOD1_n_700;
  wire MOD1_n_701;
  wire MOD1_n_702;
  wire MOD1_n_703;
  wire MOD1_n_704;
  wire MOD1_n_705;
  wire MOD1_n_706;
  wire MOD1_n_707;
  wire MOD1_n_708;
  wire MOD1_n_709;
  wire MOD1_n_710;
  wire MOD1_n_711;
  wire MOD1_n_712;
  wire MOD1_n_713;
  wire MOD1_n_714;
  wire MOD1_n_715;
  wire MOD1_n_716;
  wire MOD1_n_717;
  wire MOD1_n_718;
  wire MOD1_n_719;
  wire MOD1_n_720;
  wire MOD1_n_721;
  wire MOD1_n_722;
  wire MOD1_n_723;
  wire MOD1_n_724;
  wire MOD1_n_725;
  wire MOD1_n_726;
  wire MOD1_n_727;
  wire MOD1_n_728;
  wire MOD1_n_729;
  wire MOD1_n_730;
  wire MOD1_n_731;
  wire MOD1_n_732;
  wire MOD1_n_733;
  wire MOD1_n_734;
  wire MOD1_n_735;
  wire MOD1_n_736;
  wire MOD1_n_737;
  wire MOD1_n_738;
  wire MOD1_n_739;
  wire MOD1_n_740;
  wire MOD1_n_741;
  wire MOD1_n_742;
  wire MOD1_n_743;
  wire MOD1_n_744;
  wire MOD1_n_745;
  wire MOD1_n_746;
  wire MOD1_n_747;
  wire MOD1_n_748;
  wire MOD1_n_749;
  wire MOD1_n_750;
  wire MOD1_n_751;
  wire MOD1_n_752;
  wire MOD1_n_753;
  wire MOD1_n_754;
  wire MOD1_n_755;
  wire MOD1_n_756;
  wire MOD1_n_757;
  wire MOD1_n_758;
  wire MOD1_n_759;
  wire MOD1_n_760;
  wire MOD1_n_761;
  wire MOD1_n_762;
  wire MOD1_n_763;
  wire MOD1_n_764;
  wire MOD1_n_765;
  wire MOD1_n_766;
  wire MOD1_n_767;
  wire MOD1_n_768;
  wire MOD1_n_769;
  wire MOD1_n_770;
  wire MOD1_n_771;
  wire MOD1_n_772;
  wire MOD1_n_773;
  wire MOD1_n_774;
  wire MOD1_n_775;
  wire MOD1_n_776;
  wire MOD1_n_777;
  wire MOD1_n_778;
  wire MOD1_n_779;
  wire MOD1_n_780;
  wire MOD1_n_781;
  wire MOD1_n_782;
  wire MOD1_n_783;
  wire MOD1_n_784;
  wire MOD1_n_785;
  wire MOD1_n_786;
  wire MOD1_n_787;
  wire MOD1_n_788;
  wire MOD1_n_789;
  wire MOD1_n_790;
  wire MOD1_n_791;
  wire MOD1_n_792;
  wire MOD1_n_793;
  wire MOD1_n_794;
  wire MOD1_n_795;
  wire MOD1_n_796;
  wire MOD1_n_797;
  wire MOD1_n_798;
  wire MOD1_n_799;
  wire MOD1_n_8;
  wire MOD1_n_800;
  wire MOD1_n_801;
  wire MOD1_n_802;
  wire MOD1_n_803;
  wire MOD1_n_804;
  wire MOD1_n_805;
  wire MOD1_n_806;
  wire MOD1_n_807;
  wire MOD1_n_808;
  wire MOD1_n_809;
  wire MOD1_n_810;
  wire MOD1_n_811;
  wire MOD1_n_812;
  wire MOD1_n_813;
  wire MOD1_n_814;
  wire MOD1_n_815;
  wire MOD1_n_816;
  wire MOD1_n_817;
  wire MOD1_n_818;
  wire MOD1_n_819;
  wire MOD1_n_820;
  wire MOD1_n_821;
  wire MOD1_n_822;
  wire MOD1_n_823;
  wire MOD1_n_824;
  wire MOD1_n_825;
  wire MOD1_n_826;
  wire MOD1_n_827;
  wire MOD1_n_828;
  wire MOD1_n_829;
  wire MOD1_n_830;
  wire MOD1_n_831;
  wire MOD1_n_832;
  wire MOD1_n_833;
  wire MOD1_n_834;
  wire MOD1_n_835;
  wire MOD1_n_836;
  wire MOD1_n_837;
  wire MOD1_n_838;
  wire MOD1_n_839;
  wire MOD1_n_840;
  wire MOD1_n_841;
  wire MOD1_n_842;
  wire MOD1_n_843;
  wire MOD1_n_844;
  wire MOD1_n_845;
  wire MOD1_n_846;
  wire MOD1_n_847;
  wire MOD1_n_848;
  wire MOD1_n_849;
  wire MOD1_n_850;
  wire MOD1_n_851;
  wire MOD1_n_852;
  wire MOD1_n_853;
  wire MOD1_n_854;
  wire MOD1_n_855;
  wire MOD1_n_856;
  wire MOD1_n_857;
  wire MOD1_n_858;
  wire MOD1_n_859;
  wire MOD1_n_860;
  wire MOD1_n_861;
  wire MOD1_n_862;
  wire MOD1_n_863;
  wire MOD1_n_864;
  wire MOD1_n_865;
  wire MOD1_n_866;
  wire MOD1_n_867;
  wire MOD1_n_868;
  wire MOD1_n_869;
  wire MOD1_n_870;
  wire MOD1_n_871;
  wire MOD1_n_872;
  wire MOD1_n_873;
  wire MOD1_n_874;
  wire MOD1_n_875;
  wire MOD1_n_876;
  wire MOD1_n_877;
  wire MOD1_n_878;
  wire MOD1_n_879;
  wire MOD1_n_880;
  wire MOD1_n_881;
  wire MOD1_n_882;
  wire MOD1_n_883;
  wire MOD1_n_884;
  wire MOD1_n_885;
  wire MOD1_n_886;
  wire MOD1_n_887;
  wire MOD1_n_888;
  wire MOD1_n_889;
  wire MOD1_n_890;
  wire MOD1_n_891;
  wire MOD1_n_892;
  wire MOD1_n_893;
  wire MOD1_n_894;
  wire MOD1_n_895;
  wire MOD1_n_896;
  wire MOD1_n_897;
  wire MOD1_n_898;
  wire MOD1_n_899;
  wire MOD1_n_9;
  wire MOD1_n_900;
  wire MOD1_n_901;
  wire MOD1_n_902;
  wire MOD1_n_903;
  wire MOD1_n_904;
  wire MOD1_n_905;
  wire MOD1_n_906;
  wire MOD1_n_907;
  wire MOD1_n_908;
  wire MOD1_n_909;
  wire MOD1_n_910;
  wire MOD1_n_911;
  wire MOD1_n_912;
  wire MOD1_n_913;
  wire MOD1_n_914;
  wire MOD1_n_915;
  wire MOD1_n_916;
  wire MOD1_n_917;
  wire MOD1_n_918;
  wire MOD1_n_919;
  wire MOD1_n_920;
  wire MOD1_n_921;
  wire MOD1_n_922;
  wire MOD1_n_923;
  wire MOD1_n_924;
  wire MOD1_n_925;
  wire MOD1_n_926;
  wire MOD1_n_927;
  wire MOD1_n_928;
  wire MOD1_n_929;
  wire MOD1_n_930;
  wire MOD1_n_931;
  wire MOD1_n_932;
  wire MOD1_n_933;
  wire MOD1_n_934;
  wire MOD1_n_935;
  wire MOD1_n_936;
  wire MOD1_n_937;
  wire MOD1_n_938;
  wire MOD1_n_939;
  wire MOD1_n_940;
  wire MOD1_n_941;
  wire MOD1_n_942;
  wire MOD1_n_943;
  wire MOD1_n_944;
  wire MOD1_n_945;
  wire MOD1_n_946;
  wire MOD1_n_947;
  wire MOD1_n_948;
  wire MOD1_n_949;
  wire MOD1_n_950;
  wire MOD1_n_951;
  wire MOD1_n_952;
  wire MOD1_n_953;
  wire MOD1_n_954;
  wire MOD1_n_955;
  wire MOD1_n_956;
  wire MOD1_n_957;
  wire MOD1_n_958;
  wire MOD1_n_959;
  wire MOD1_n_960;
  wire MOD1_n_961;
  wire MOD1_n_962;
  wire MOD1_n_963;
  wire MOD1_n_964;
  wire MOD1_n_965;
  wire MOD1_n_966;
  wire MOD1_n_967;
  wire MOD1_n_968;
  wire MOD1_n_969;
  wire MOD1_n_970;
  wire MOD1_n_971;
  wire MOD1_n_972;
  wire MOD1_n_973;
  wire MOD1_n_974;
  wire MOD1_n_975;
  wire MOD1_n_976;
  wire MOD1_n_977;
  wire MOD1_n_978;
  wire MOD1_n_979;
  wire MOD1_n_980;
  wire MOD1_n_981;
  wire MOD1_n_982;
  wire MOD1_n_983;
  wire MOD1_n_984;
  wire MOD1_n_985;
  wire MOD1_n_986;
  wire MOD1_n_987;
  wire MOD1_n_988;
  wire MOD1_n_989;
  wire MOD1_n_990;
  wire MOD1_n_991;
  wire MOD1_n_992;
  wire MOD1_n_993;
  wire MOD1_n_994;
  wire MOD1_n_995;
  wire MOD1_n_996;
  wire MOD1_n_997;
  wire MOD1_n_998;
  wire MOD1_n_999;
  wire Valid_out;
  wire [2:0]WR_CONT;
  wire clk;
  wire [9:0]index1;
  wire p_0_in;
  wire reset;
  wire [7:0]\story_reg[0] ;
  wire [7:0]\story_reg[10] ;
  wire [7:0]\story_reg[11] ;
  wire [7:0]\story_reg[12] ;
  wire [7:0]\story_reg[13] ;
  wire [7:0]\story_reg[14] ;
  wire [7:0]\story_reg[15] ;
  wire [7:0]\story_reg[16] ;
  wire [7:0]\story_reg[17] ;
  wire [7:0]\story_reg[18] ;
  wire [7:0]\story_reg[19] ;
  wire [7:0]\story_reg[1] ;
  wire [7:0]\story_reg[20] ;
  wire [7:0]\story_reg[21] ;
  wire [7:0]\story_reg[22] ;
  wire [7:0]\story_reg[23] ;
  wire [7:0]\story_reg[24] ;
  wire [7:0]\story_reg[25] ;
  wire [7:0]\story_reg[26] ;
  wire [7:0]\story_reg[27] ;
  wire [7:0]\story_reg[28] ;
  wire [7:0]\story_reg[29] ;
  wire [7:0]\story_reg[2] ;
  wire [7:0]\story_reg[30] ;
  wire [7:0]\story_reg[31] ;
  wire [7:0]\story_reg[32] ;
  wire [7:0]\story_reg[33] ;
  wire [7:0]\story_reg[34] ;
  wire [7:0]\story_reg[35] ;
  wire [7:0]\story_reg[36] ;
  wire [7:0]\story_reg[37] ;
  wire [7:0]\story_reg[38] ;
  wire [7:0]\story_reg[39] ;
  wire [7:0]\story_reg[3] ;
  wire [7:0]\story_reg[40] ;
  wire [7:0]\story_reg[41] ;
  wire [7:0]\story_reg[42] ;
  wire [7:0]\story_reg[43] ;
  wire [7:0]\story_reg[44] ;
  wire [7:0]\story_reg[45] ;
  wire [7:0]\story_reg[46] ;
  wire [7:0]\story_reg[47] ;
  wire [7:0]\story_reg[48] ;
  wire [7:0]\story_reg[49] ;
  wire [7:0]\story_reg[4] ;
  wire [7:0]\story_reg[50] ;
  wire [7:0]\story_reg[51] ;
  wire [7:0]\story_reg[52] ;
  wire [7:0]\story_reg[53] ;
  wire [7:0]\story_reg[54] ;
  wire [7:0]\story_reg[5] ;
  wire [7:0]\story_reg[6] ;
  wire [7:0]\story_reg[7] ;
  wire [7:0]\story_reg[8] ;
  wire [7:0]\story_reg[9] ;
  wire valid_i;
  wire valid_in;

  ReSampler_calc_module MOD1
       (.Data_in(Data_in),
        .E(E),
        .ERD(ERD),
        .FOE(FOE),
        .Q({MOD1_n_1,MOD1_n_2,MOD1_n_3,MOD1_n_4,MOD1_n_5,MOD1_n_6,MOD1_n_7,MOD1_n_8,MOD1_n_9,MOD1_n_10}),
        .WR_CONT(WR_CONT),
        .clk(clk),
        .\coeff_out_s_reg[0] ({MOD1_n_992,MOD1_n_993,MOD1_n_994,MOD1_n_995,MOD1_n_996,MOD1_n_997,MOD1_n_998,MOD1_n_999,MOD1_n_1000,MOD1_n_1001}),
        .\coeff_out_s_reg[10] ({MOD1_n_624,MOD1_n_625,MOD1_n_626,MOD1_n_627,MOD1_n_628,MOD1_n_629,MOD1_n_630,MOD1_n_631,MOD1_n_632,MOD1_n_633}),
        .\coeff_out_s_reg[11] ({MOD1_n_872,MOD1_n_873,MOD1_n_874,MOD1_n_875,MOD1_n_876,MOD1_n_877,MOD1_n_878,MOD1_n_879,MOD1_n_880,MOD1_n_881}),
        .\coeff_out_s_reg[12] ({MOD1_n_464,MOD1_n_465,MOD1_n_466,MOD1_n_467,MOD1_n_468,MOD1_n_469,MOD1_n_470,MOD1_n_471,MOD1_n_472,MOD1_n_473}),
        .\coeff_out_s_reg[13] ({MOD1_n_712,MOD1_n_713,MOD1_n_714,MOD1_n_715,MOD1_n_716,MOD1_n_717,MOD1_n_718,MOD1_n_719,MOD1_n_720,MOD1_n_721}),
        .\coeff_out_s_reg[14] ({MOD1_n_972,MOD1_n_973,MOD1_n_974,MOD1_n_975,MOD1_n_976,MOD1_n_977,MOD1_n_978,MOD1_n_979,MOD1_n_980,MOD1_n_981}),
        .\coeff_out_s_reg[15] ({MOD1_n_564,MOD1_n_565,MOD1_n_566,MOD1_n_567,MOD1_n_568,MOD1_n_569,MOD1_n_570,MOD1_n_571,MOD1_n_572,MOD1_n_573}),
        .\coeff_out_s_reg[16] ({MOD1_n_812,MOD1_n_813,MOD1_n_814,MOD1_n_815,MOD1_n_816,MOD1_n_817,MOD1_n_818,MOD1_n_819,MOD1_n_820,MOD1_n_821}),
        .\coeff_out_s_reg[17] ({MOD1_n_644,MOD1_n_645,MOD1_n_646,MOD1_n_647,MOD1_n_648,MOD1_n_649,MOD1_n_650,MOD1_n_651,MOD1_n_652,MOD1_n_653}),
        .\coeff_out_s_reg[18] ({MOD1_n_892,MOD1_n_893,MOD1_n_894,MOD1_n_895,MOD1_n_896,MOD1_n_897,MOD1_n_898,MOD1_n_899,MOD1_n_900,MOD1_n_901}),
        .\coeff_out_s_reg[19] ({MOD1_n_484,MOD1_n_485,MOD1_n_486,MOD1_n_487,MOD1_n_488,MOD1_n_489,MOD1_n_490,MOD1_n_491,MOD1_n_492,MOD1_n_493}),
        .\coeff_out_s_reg[1] ({MOD1_n_584,MOD1_n_585,MOD1_n_586,MOD1_n_587,MOD1_n_588,MOD1_n_589,MOD1_n_590,MOD1_n_591,MOD1_n_592,MOD1_n_593}),
        .\coeff_out_s_reg[20] ({MOD1_n_732,MOD1_n_733,MOD1_n_734,MOD1_n_735,MOD1_n_736,MOD1_n_737,MOD1_n_738,MOD1_n_739,MOD1_n_740,MOD1_n_741}),
        .\coeff_out_s_reg[21] ({MOD1_n_932,MOD1_n_933,MOD1_n_934,MOD1_n_935,MOD1_n_936,MOD1_n_937,MOD1_n_938,MOD1_n_939,MOD1_n_940,MOD1_n_941}),
        .\coeff_out_s_reg[22] ({MOD1_n_524,MOD1_n_525,MOD1_n_526,MOD1_n_527,MOD1_n_528,MOD1_n_529,MOD1_n_530,MOD1_n_531,MOD1_n_532,MOD1_n_533}),
        .\coeff_out_s_reg[23] ({MOD1_n_772,MOD1_n_773,MOD1_n_774,MOD1_n_775,MOD1_n_776,MOD1_n_777,MOD1_n_778,MOD1_n_779,MOD1_n_780,MOD1_n_781}),
        .\coeff_out_s_reg[24] ({MOD1_n_604,MOD1_n_605,MOD1_n_606,MOD1_n_607,MOD1_n_608,MOD1_n_609,MOD1_n_610,MOD1_n_611,MOD1_n_612,MOD1_n_613}),
        .\coeff_out_s_reg[25] ({MOD1_n_852,MOD1_n_853,MOD1_n_854,MOD1_n_855,MOD1_n_856,MOD1_n_857,MOD1_n_858,MOD1_n_859,MOD1_n_860,MOD1_n_861}),
        .\coeff_out_s_reg[26] ({MOD1_n_444,MOD1_n_445,MOD1_n_446,MOD1_n_447,MOD1_n_448,MOD1_n_449,MOD1_n_450,MOD1_n_451,MOD1_n_452,MOD1_n_453}),
        .\coeff_out_s_reg[27] ({MOD1_n_692,MOD1_n_693,MOD1_n_694,MOD1_n_695,MOD1_n_696,MOD1_n_697,MOD1_n_698,MOD1_n_699,MOD1_n_700,MOD1_n_701}),
        .\coeff_out_s_reg[28] ({MOD1_n_982,MOD1_n_983,MOD1_n_984,MOD1_n_985,MOD1_n_986,MOD1_n_987,MOD1_n_988,MOD1_n_989,MOD1_n_990,MOD1_n_991}),
        .\coeff_out_s_reg[29] ({MOD1_n_574,MOD1_n_575,MOD1_n_576,MOD1_n_577,MOD1_n_578,MOD1_n_579,MOD1_n_580,MOD1_n_581,MOD1_n_582,MOD1_n_583}),
        .\coeff_out_s_reg[2] ({MOD1_n_832,MOD1_n_833,MOD1_n_834,MOD1_n_835,MOD1_n_836,MOD1_n_837,MOD1_n_838,MOD1_n_839,MOD1_n_840,MOD1_n_841}),
        .\coeff_out_s_reg[30] ({MOD1_n_822,MOD1_n_823,MOD1_n_824,MOD1_n_825,MOD1_n_826,MOD1_n_827,MOD1_n_828,MOD1_n_829,MOD1_n_830,MOD1_n_831}),
        .\coeff_out_s_reg[31] ({MOD1_n_654,MOD1_n_655,MOD1_n_656,MOD1_n_657,MOD1_n_658,MOD1_n_659,MOD1_n_660,MOD1_n_661,MOD1_n_662,MOD1_n_663}),
        .\coeff_out_s_reg[32] ({MOD1_n_902,MOD1_n_903,MOD1_n_904,MOD1_n_905,MOD1_n_906,MOD1_n_907,MOD1_n_908,MOD1_n_909,MOD1_n_910,MOD1_n_911}),
        .\coeff_out_s_reg[33] ({MOD1_n_494,MOD1_n_495,MOD1_n_496,MOD1_n_497,MOD1_n_498,MOD1_n_499,MOD1_n_500,MOD1_n_501,MOD1_n_502,MOD1_n_503}),
        .\coeff_out_s_reg[34] ({MOD1_n_742,MOD1_n_743,MOD1_n_744,MOD1_n_745,MOD1_n_746,MOD1_n_747,MOD1_n_748,MOD1_n_749,MOD1_n_750,MOD1_n_751}),
        .\coeff_out_s_reg[35] ({MOD1_n_942,MOD1_n_943,MOD1_n_944,MOD1_n_945,MOD1_n_946,MOD1_n_947,MOD1_n_948,MOD1_n_949,MOD1_n_950,MOD1_n_951}),
        .\coeff_out_s_reg[36] ({MOD1_n_534,MOD1_n_535,MOD1_n_536,MOD1_n_537,MOD1_n_538,MOD1_n_539,MOD1_n_540,MOD1_n_541,MOD1_n_542,MOD1_n_543}),
        .\coeff_out_s_reg[37] ({MOD1_n_782,MOD1_n_783,MOD1_n_784,MOD1_n_785,MOD1_n_786,MOD1_n_787,MOD1_n_788,MOD1_n_789,MOD1_n_790,MOD1_n_791}),
        .\coeff_out_s_reg[38] ({MOD1_n_614,MOD1_n_615,MOD1_n_616,MOD1_n_617,MOD1_n_618,MOD1_n_619,MOD1_n_620,MOD1_n_621,MOD1_n_622,MOD1_n_623}),
        .\coeff_out_s_reg[39] ({MOD1_n_862,MOD1_n_863,MOD1_n_864,MOD1_n_865,MOD1_n_866,MOD1_n_867,MOD1_n_868,MOD1_n_869,MOD1_n_870,MOD1_n_871}),
        .\coeff_out_s_reg[3] ({MOD1_n_664,MOD1_n_665,MOD1_n_666,MOD1_n_667,MOD1_n_668,MOD1_n_669,MOD1_n_670,MOD1_n_671,MOD1_n_672,MOD1_n_673}),
        .\coeff_out_s_reg[40] ({MOD1_n_454,MOD1_n_455,MOD1_n_456,MOD1_n_457,MOD1_n_458,MOD1_n_459,MOD1_n_460,MOD1_n_461,MOD1_n_462,MOD1_n_463}),
        .\coeff_out_s_reg[41] ({MOD1_n_702,MOD1_n_703,MOD1_n_704,MOD1_n_705,MOD1_n_706,MOD1_n_707,MOD1_n_708,MOD1_n_709,MOD1_n_710,MOD1_n_711}),
        .\coeff_out_s_reg[42] ({MOD1_n_962,MOD1_n_963,MOD1_n_964,MOD1_n_965,MOD1_n_966,MOD1_n_967,MOD1_n_968,MOD1_n_969,MOD1_n_970,MOD1_n_971}),
        .\coeff_out_s_reg[43] ({MOD1_n_554,MOD1_n_555,MOD1_n_556,MOD1_n_557,MOD1_n_558,MOD1_n_559,MOD1_n_560,MOD1_n_561,MOD1_n_562,MOD1_n_563}),
        .\coeff_out_s_reg[44] ({MOD1_n_802,MOD1_n_803,MOD1_n_804,MOD1_n_805,MOD1_n_806,MOD1_n_807,MOD1_n_808,MOD1_n_809,MOD1_n_810,MOD1_n_811}),
        .\coeff_out_s_reg[45] ({MOD1_n_634,MOD1_n_635,MOD1_n_636,MOD1_n_637,MOD1_n_638,MOD1_n_639,MOD1_n_640,MOD1_n_641,MOD1_n_642,MOD1_n_643}),
        .\coeff_out_s_reg[46] ({MOD1_n_882,MOD1_n_883,MOD1_n_884,MOD1_n_885,MOD1_n_886,MOD1_n_887,MOD1_n_888,MOD1_n_889,MOD1_n_890,MOD1_n_891}),
        .\coeff_out_s_reg[47] ({MOD1_n_474,MOD1_n_475,MOD1_n_476,MOD1_n_477,MOD1_n_478,MOD1_n_479,MOD1_n_480,MOD1_n_481,MOD1_n_482,MOD1_n_483}),
        .\coeff_out_s_reg[48] ({MOD1_n_722,MOD1_n_723,MOD1_n_724,MOD1_n_725,MOD1_n_726,MOD1_n_727,MOD1_n_728,MOD1_n_729,MOD1_n_730,MOD1_n_731}),
        .\coeff_out_s_reg[49] ({MOD1_n_922,MOD1_n_923,MOD1_n_924,MOD1_n_925,MOD1_n_926,MOD1_n_927,MOD1_n_928,MOD1_n_929,MOD1_n_930,MOD1_n_931}),
        .\coeff_out_s_reg[4] ({MOD1_n_912,MOD1_n_913,MOD1_n_914,MOD1_n_915,MOD1_n_916,MOD1_n_917,MOD1_n_918,MOD1_n_919,MOD1_n_920,MOD1_n_921}),
        .\coeff_out_s_reg[50] ({MOD1_n_514,MOD1_n_515,MOD1_n_516,MOD1_n_517,MOD1_n_518,MOD1_n_519,MOD1_n_520,MOD1_n_521,MOD1_n_522,MOD1_n_523}),
        .\coeff_out_s_reg[51] ({MOD1_n_762,MOD1_n_763,MOD1_n_764,MOD1_n_765,MOD1_n_766,MOD1_n_767,MOD1_n_768,MOD1_n_769,MOD1_n_770,MOD1_n_771}),
        .\coeff_out_s_reg[52] ({MOD1_n_594,MOD1_n_595,MOD1_n_596,MOD1_n_597,MOD1_n_598,MOD1_n_599,MOD1_n_600,MOD1_n_601,MOD1_n_602,MOD1_n_603}),
        .\coeff_out_s_reg[53] ({MOD1_n_842,MOD1_n_843,MOD1_n_844,MOD1_n_845,MOD1_n_846,MOD1_n_847,MOD1_n_848,MOD1_n_849,MOD1_n_850,MOD1_n_851}),
        .\coeff_out_s_reg[55] (index1),
        .\coeff_out_s_reg[5] ({MOD1_n_504,MOD1_n_505,MOD1_n_506,MOD1_n_507,MOD1_n_508,MOD1_n_509,MOD1_n_510,MOD1_n_511,MOD1_n_512,MOD1_n_513}),
        .\coeff_out_s_reg[6] ({MOD1_n_752,MOD1_n_753,MOD1_n_754,MOD1_n_755,MOD1_n_756,MOD1_n_757,MOD1_n_758,MOD1_n_759,MOD1_n_760,MOD1_n_761}),
        .\coeff_out_s_reg[7] ({MOD1_n_952,MOD1_n_953,MOD1_n_954,MOD1_n_955,MOD1_n_956,MOD1_n_957,MOD1_n_958,MOD1_n_959,MOD1_n_960,MOD1_n_961}),
        .\coeff_out_s_reg[8] ({MOD1_n_544,MOD1_n_545,MOD1_n_546,MOD1_n_547,MOD1_n_548,MOD1_n_549,MOD1_n_550,MOD1_n_551,MOD1_n_552,MOD1_n_553}),
        .\coeff_out_s_reg[9] ({MOD1_n_792,MOD1_n_793,MOD1_n_794,MOD1_n_795,MOD1_n_796,MOD1_n_797,MOD1_n_798,MOD1_n_799,MOD1_n_800,MOD1_n_801}),
        .\mult_data_reg[55] (\story_reg[54] ),
        .p_0_in(p_0_in),
        .reset(reset),
        .\story_reg[10][7] (\story_reg[9] ),
        .\story_reg[11][7] (\story_reg[10] ),
        .\story_reg[12][7] (\story_reg[11] ),
        .\story_reg[13][7] (\story_reg[12] ),
        .\story_reg[14][7] (\story_reg[13] ),
        .\story_reg[15][7] (\story_reg[14] ),
        .\story_reg[16][7] (\story_reg[15] ),
        .\story_reg[17][7] (\story_reg[16] ),
        .\story_reg[18][7] (\story_reg[17] ),
        .\story_reg[19][7] (\story_reg[18] ),
        .\story_reg[1][7] (\story_reg[0] ),
        .\story_reg[20][7] (\story_reg[19] ),
        .\story_reg[21][7] (\story_reg[20] ),
        .\story_reg[22][7] (\story_reg[21] ),
        .\story_reg[23][7] (\story_reg[22] ),
        .\story_reg[24][7] (\story_reg[23] ),
        .\story_reg[25][7] (\story_reg[24] ),
        .\story_reg[26][7] (\story_reg[25] ),
        .\story_reg[27][7] (\story_reg[26] ),
        .\story_reg[28][7] (\story_reg[27] ),
        .\story_reg[29][7] (\story_reg[28] ),
        .\story_reg[2][7] (\story_reg[1] ),
        .\story_reg[30][7] (\story_reg[29] ),
        .\story_reg[31][7] (\story_reg[30] ),
        .\story_reg[32][7] (\story_reg[31] ),
        .\story_reg[33][7] (\story_reg[32] ),
        .\story_reg[34][7] (\story_reg[33] ),
        .\story_reg[35][7] (\story_reg[34] ),
        .\story_reg[36][7] (\story_reg[35] ),
        .\story_reg[37][7] (\story_reg[36] ),
        .\story_reg[38][7] (\story_reg[37] ),
        .\story_reg[39][7] (\story_reg[38] ),
        .\story_reg[3][7] (\story_reg[2] ),
        .\story_reg[40][7] (\story_reg[39] ),
        .\story_reg[41][7] (\story_reg[40] ),
        .\story_reg[42][7] (\story_reg[41] ),
        .\story_reg[43][7] (\story_reg[42] ),
        .\story_reg[44][7] (\story_reg[43] ),
        .\story_reg[45][7] (\story_reg[44] ),
        .\story_reg[46][7] (\story_reg[45] ),
        .\story_reg[47][7] (\story_reg[46] ),
        .\story_reg[48][7] (\story_reg[47] ),
        .\story_reg[49][7] (\story_reg[48] ),
        .\story_reg[4][7] (\story_reg[3] ),
        .\story_reg[50][7] (\story_reg[49] ),
        .\story_reg[51][7] (\story_reg[50] ),
        .\story_reg[52][7] (\story_reg[51] ),
        .\story_reg[53][7] (\story_reg[52] ),
        .\story_reg[54][7] (\story_reg[53] ),
        .\story_reg[5][7] (\story_reg[4] ),
        .\story_reg[6][7] (\story_reg[5] ),
        .\story_reg[7][7] (\story_reg[6] ),
        .\story_reg[8][7] (\story_reg[7] ),
        .\story_reg[9][7] (\story_reg[8] ),
        .valid_i(valid_i),
        .valid_in(valid_in));
  ReSampler_filter MOD2
       (.Data_in(Data_in),
        .Data_out(Data_out),
        .Q({MOD1_n_1,MOD1_n_2,MOD1_n_3,MOD1_n_4,MOD1_n_5,MOD1_n_6,MOD1_n_7,MOD1_n_8,MOD1_n_9,MOD1_n_10}),
        .Valid_out(Valid_out),
        .clk(clk),
        .\index1_reg[9] (index1),
        .\index1_reg_rep[9]__0 ({MOD1_n_444,MOD1_n_445,MOD1_n_446,MOD1_n_447,MOD1_n_448,MOD1_n_449,MOD1_n_450,MOD1_n_451,MOD1_n_452,MOD1_n_453}),
        .\index1_reg_rep[9]__1 ({MOD1_n_454,MOD1_n_455,MOD1_n_456,MOD1_n_457,MOD1_n_458,MOD1_n_459,MOD1_n_460,MOD1_n_461,MOD1_n_462,MOD1_n_463}),
        .\index1_reg_rep[9]__10 ({MOD1_n_544,MOD1_n_545,MOD1_n_546,MOD1_n_547,MOD1_n_548,MOD1_n_549,MOD1_n_550,MOD1_n_551,MOD1_n_552,MOD1_n_553}),
        .\index1_reg_rep[9]__11 ({MOD1_n_554,MOD1_n_555,MOD1_n_556,MOD1_n_557,MOD1_n_558,MOD1_n_559,MOD1_n_560,MOD1_n_561,MOD1_n_562,MOD1_n_563}),
        .\index1_reg_rep[9]__12 ({MOD1_n_564,MOD1_n_565,MOD1_n_566,MOD1_n_567,MOD1_n_568,MOD1_n_569,MOD1_n_570,MOD1_n_571,MOD1_n_572,MOD1_n_573}),
        .\index1_reg_rep[9]__13 ({MOD1_n_574,MOD1_n_575,MOD1_n_576,MOD1_n_577,MOD1_n_578,MOD1_n_579,MOD1_n_580,MOD1_n_581,MOD1_n_582,MOD1_n_583}),
        .\index1_reg_rep[9]__14 ({MOD1_n_584,MOD1_n_585,MOD1_n_586,MOD1_n_587,MOD1_n_588,MOD1_n_589,MOD1_n_590,MOD1_n_591,MOD1_n_592,MOD1_n_593}),
        .\index1_reg_rep[9]__15 ({MOD1_n_594,MOD1_n_595,MOD1_n_596,MOD1_n_597,MOD1_n_598,MOD1_n_599,MOD1_n_600,MOD1_n_601,MOD1_n_602,MOD1_n_603}),
        .\index1_reg_rep[9]__16 ({MOD1_n_604,MOD1_n_605,MOD1_n_606,MOD1_n_607,MOD1_n_608,MOD1_n_609,MOD1_n_610,MOD1_n_611,MOD1_n_612,MOD1_n_613}),
        .\index1_reg_rep[9]__17 ({MOD1_n_614,MOD1_n_615,MOD1_n_616,MOD1_n_617,MOD1_n_618,MOD1_n_619,MOD1_n_620,MOD1_n_621,MOD1_n_622,MOD1_n_623}),
        .\index1_reg_rep[9]__18 ({MOD1_n_624,MOD1_n_625,MOD1_n_626,MOD1_n_627,MOD1_n_628,MOD1_n_629,MOD1_n_630,MOD1_n_631,MOD1_n_632,MOD1_n_633}),
        .\index1_reg_rep[9]__19 ({MOD1_n_634,MOD1_n_635,MOD1_n_636,MOD1_n_637,MOD1_n_638,MOD1_n_639,MOD1_n_640,MOD1_n_641,MOD1_n_642,MOD1_n_643}),
        .\index1_reg_rep[9]__2 ({MOD1_n_464,MOD1_n_465,MOD1_n_466,MOD1_n_467,MOD1_n_468,MOD1_n_469,MOD1_n_470,MOD1_n_471,MOD1_n_472,MOD1_n_473}),
        .\index1_reg_rep[9]__20 ({MOD1_n_644,MOD1_n_645,MOD1_n_646,MOD1_n_647,MOD1_n_648,MOD1_n_649,MOD1_n_650,MOD1_n_651,MOD1_n_652,MOD1_n_653}),
        .\index1_reg_rep[9]__21 ({MOD1_n_654,MOD1_n_655,MOD1_n_656,MOD1_n_657,MOD1_n_658,MOD1_n_659,MOD1_n_660,MOD1_n_661,MOD1_n_662,MOD1_n_663}),
        .\index1_reg_rep[9]__22 ({MOD1_n_664,MOD1_n_665,MOD1_n_666,MOD1_n_667,MOD1_n_668,MOD1_n_669,MOD1_n_670,MOD1_n_671,MOD1_n_672,MOD1_n_673}),
        .\index1_reg_rep[9]__23 ({MOD1_n_692,MOD1_n_693,MOD1_n_694,MOD1_n_695,MOD1_n_696,MOD1_n_697,MOD1_n_698,MOD1_n_699,MOD1_n_700,MOD1_n_701}),
        .\index1_reg_rep[9]__24 ({MOD1_n_702,MOD1_n_703,MOD1_n_704,MOD1_n_705,MOD1_n_706,MOD1_n_707,MOD1_n_708,MOD1_n_709,MOD1_n_710,MOD1_n_711}),
        .\index1_reg_rep[9]__25 ({MOD1_n_712,MOD1_n_713,MOD1_n_714,MOD1_n_715,MOD1_n_716,MOD1_n_717,MOD1_n_718,MOD1_n_719,MOD1_n_720,MOD1_n_721}),
        .\index1_reg_rep[9]__26 ({MOD1_n_722,MOD1_n_723,MOD1_n_724,MOD1_n_725,MOD1_n_726,MOD1_n_727,MOD1_n_728,MOD1_n_729,MOD1_n_730,MOD1_n_731}),
        .\index1_reg_rep[9]__27 ({MOD1_n_732,MOD1_n_733,MOD1_n_734,MOD1_n_735,MOD1_n_736,MOD1_n_737,MOD1_n_738,MOD1_n_739,MOD1_n_740,MOD1_n_741}),
        .\index1_reg_rep[9]__28 ({MOD1_n_742,MOD1_n_743,MOD1_n_744,MOD1_n_745,MOD1_n_746,MOD1_n_747,MOD1_n_748,MOD1_n_749,MOD1_n_750,MOD1_n_751}),
        .\index1_reg_rep[9]__29 ({MOD1_n_752,MOD1_n_753,MOD1_n_754,MOD1_n_755,MOD1_n_756,MOD1_n_757,MOD1_n_758,MOD1_n_759,MOD1_n_760,MOD1_n_761}),
        .\index1_reg_rep[9]__3 ({MOD1_n_474,MOD1_n_475,MOD1_n_476,MOD1_n_477,MOD1_n_478,MOD1_n_479,MOD1_n_480,MOD1_n_481,MOD1_n_482,MOD1_n_483}),
        .\index1_reg_rep[9]__30 ({MOD1_n_762,MOD1_n_763,MOD1_n_764,MOD1_n_765,MOD1_n_766,MOD1_n_767,MOD1_n_768,MOD1_n_769,MOD1_n_770,MOD1_n_771}),
        .\index1_reg_rep[9]__31 ({MOD1_n_772,MOD1_n_773,MOD1_n_774,MOD1_n_775,MOD1_n_776,MOD1_n_777,MOD1_n_778,MOD1_n_779,MOD1_n_780,MOD1_n_781}),
        .\index1_reg_rep[9]__32 ({MOD1_n_782,MOD1_n_783,MOD1_n_784,MOD1_n_785,MOD1_n_786,MOD1_n_787,MOD1_n_788,MOD1_n_789,MOD1_n_790,MOD1_n_791}),
        .\index1_reg_rep[9]__33 ({MOD1_n_792,MOD1_n_793,MOD1_n_794,MOD1_n_795,MOD1_n_796,MOD1_n_797,MOD1_n_798,MOD1_n_799,MOD1_n_800,MOD1_n_801}),
        .\index1_reg_rep[9]__34 ({MOD1_n_802,MOD1_n_803,MOD1_n_804,MOD1_n_805,MOD1_n_806,MOD1_n_807,MOD1_n_808,MOD1_n_809,MOD1_n_810,MOD1_n_811}),
        .\index1_reg_rep[9]__35 ({MOD1_n_812,MOD1_n_813,MOD1_n_814,MOD1_n_815,MOD1_n_816,MOD1_n_817,MOD1_n_818,MOD1_n_819,MOD1_n_820,MOD1_n_821}),
        .\index1_reg_rep[9]__36 ({MOD1_n_822,MOD1_n_823,MOD1_n_824,MOD1_n_825,MOD1_n_826,MOD1_n_827,MOD1_n_828,MOD1_n_829,MOD1_n_830,MOD1_n_831}),
        .\index1_reg_rep[9]__37 ({MOD1_n_832,MOD1_n_833,MOD1_n_834,MOD1_n_835,MOD1_n_836,MOD1_n_837,MOD1_n_838,MOD1_n_839,MOD1_n_840,MOD1_n_841}),
        .\index1_reg_rep[9]__38 ({MOD1_n_842,MOD1_n_843,MOD1_n_844,MOD1_n_845,MOD1_n_846,MOD1_n_847,MOD1_n_848,MOD1_n_849,MOD1_n_850,MOD1_n_851}),
        .\index1_reg_rep[9]__39 ({MOD1_n_852,MOD1_n_853,MOD1_n_854,MOD1_n_855,MOD1_n_856,MOD1_n_857,MOD1_n_858,MOD1_n_859,MOD1_n_860,MOD1_n_861}),
        .\index1_reg_rep[9]__4 ({MOD1_n_484,MOD1_n_485,MOD1_n_486,MOD1_n_487,MOD1_n_488,MOD1_n_489,MOD1_n_490,MOD1_n_491,MOD1_n_492,MOD1_n_493}),
        .\index1_reg_rep[9]__40 ({MOD1_n_862,MOD1_n_863,MOD1_n_864,MOD1_n_865,MOD1_n_866,MOD1_n_867,MOD1_n_868,MOD1_n_869,MOD1_n_870,MOD1_n_871}),
        .\index1_reg_rep[9]__41 ({MOD1_n_872,MOD1_n_873,MOD1_n_874,MOD1_n_875,MOD1_n_876,MOD1_n_877,MOD1_n_878,MOD1_n_879,MOD1_n_880,MOD1_n_881}),
        .\index1_reg_rep[9]__42 ({MOD1_n_882,MOD1_n_883,MOD1_n_884,MOD1_n_885,MOD1_n_886,MOD1_n_887,MOD1_n_888,MOD1_n_889,MOD1_n_890,MOD1_n_891}),
        .\index1_reg_rep[9]__43 ({MOD1_n_892,MOD1_n_893,MOD1_n_894,MOD1_n_895,MOD1_n_896,MOD1_n_897,MOD1_n_898,MOD1_n_899,MOD1_n_900,MOD1_n_901}),
        .\index1_reg_rep[9]__44 ({MOD1_n_902,MOD1_n_903,MOD1_n_904,MOD1_n_905,MOD1_n_906,MOD1_n_907,MOD1_n_908,MOD1_n_909,MOD1_n_910,MOD1_n_911}),
        .\index1_reg_rep[9]__45 ({MOD1_n_912,MOD1_n_913,MOD1_n_914,MOD1_n_915,MOD1_n_916,MOD1_n_917,MOD1_n_918,MOD1_n_919,MOD1_n_920,MOD1_n_921}),
        .\index1_reg_rep[9]__46 ({MOD1_n_922,MOD1_n_923,MOD1_n_924,MOD1_n_925,MOD1_n_926,MOD1_n_927,MOD1_n_928,MOD1_n_929,MOD1_n_930,MOD1_n_931}),
        .\index1_reg_rep[9]__47 ({MOD1_n_932,MOD1_n_933,MOD1_n_934,MOD1_n_935,MOD1_n_936,MOD1_n_937,MOD1_n_938,MOD1_n_939,MOD1_n_940,MOD1_n_941}),
        .\index1_reg_rep[9]__48 ({MOD1_n_942,MOD1_n_943,MOD1_n_944,MOD1_n_945,MOD1_n_946,MOD1_n_947,MOD1_n_948,MOD1_n_949,MOD1_n_950,MOD1_n_951}),
        .\index1_reg_rep[9]__49 ({MOD1_n_952,MOD1_n_953,MOD1_n_954,MOD1_n_955,MOD1_n_956,MOD1_n_957,MOD1_n_958,MOD1_n_959,MOD1_n_960,MOD1_n_961}),
        .\index1_reg_rep[9]__5 ({MOD1_n_494,MOD1_n_495,MOD1_n_496,MOD1_n_497,MOD1_n_498,MOD1_n_499,MOD1_n_500,MOD1_n_501,MOD1_n_502,MOD1_n_503}),
        .\index1_reg_rep[9]__50 ({MOD1_n_962,MOD1_n_963,MOD1_n_964,MOD1_n_965,MOD1_n_966,MOD1_n_967,MOD1_n_968,MOD1_n_969,MOD1_n_970,MOD1_n_971}),
        .\index1_reg_rep[9]__51 ({MOD1_n_972,MOD1_n_973,MOD1_n_974,MOD1_n_975,MOD1_n_976,MOD1_n_977,MOD1_n_978,MOD1_n_979,MOD1_n_980,MOD1_n_981}),
        .\index1_reg_rep[9]__52 ({MOD1_n_982,MOD1_n_983,MOD1_n_984,MOD1_n_985,MOD1_n_986,MOD1_n_987,MOD1_n_988,MOD1_n_989,MOD1_n_990,MOD1_n_991}),
        .\index1_reg_rep[9]__53 ({MOD1_n_992,MOD1_n_993,MOD1_n_994,MOD1_n_995,MOD1_n_996,MOD1_n_997,MOD1_n_998,MOD1_n_999,MOD1_n_1000,MOD1_n_1001}),
        .\index1_reg_rep[9]__6 ({MOD1_n_504,MOD1_n_505,MOD1_n_506,MOD1_n_507,MOD1_n_508,MOD1_n_509,MOD1_n_510,MOD1_n_511,MOD1_n_512,MOD1_n_513}),
        .\index1_reg_rep[9]__7 ({MOD1_n_514,MOD1_n_515,MOD1_n_516,MOD1_n_517,MOD1_n_518,MOD1_n_519,MOD1_n_520,MOD1_n_521,MOD1_n_522,MOD1_n_523}),
        .\index1_reg_rep[9]__8 ({MOD1_n_524,MOD1_n_525,MOD1_n_526,MOD1_n_527,MOD1_n_528,MOD1_n_529,MOD1_n_530,MOD1_n_531,MOD1_n_532,MOD1_n_533}),
        .\index1_reg_rep[9]__9 ({MOD1_n_534,MOD1_n_535,MOD1_n_536,MOD1_n_537,MOD1_n_538,MOD1_n_539,MOD1_n_540,MOD1_n_541,MOD1_n_542,MOD1_n_543}),
        .p_0_in(p_0_in),
        .reset(reset),
        .\story_reg[0][7] (\story_reg[0] ),
        .\story_reg[10][7] (\story_reg[10] ),
        .\story_reg[11][7] (\story_reg[11] ),
        .\story_reg[12][7] (\story_reg[12] ),
        .\story_reg[13][7] (\story_reg[13] ),
        .\story_reg[14][7] (\story_reg[14] ),
        .\story_reg[15][7] (\story_reg[15] ),
        .\story_reg[16][7] (\story_reg[16] ),
        .\story_reg[17][7] (\story_reg[17] ),
        .\story_reg[18][7] (\story_reg[18] ),
        .\story_reg[19][7] (\story_reg[19] ),
        .\story_reg[1][7] (\story_reg[1] ),
        .\story_reg[20][7] (\story_reg[20] ),
        .\story_reg[21][7] (\story_reg[21] ),
        .\story_reg[22][7] (\story_reg[22] ),
        .\story_reg[23][7] (\story_reg[23] ),
        .\story_reg[24][7] (\story_reg[24] ),
        .\story_reg[25][7] (\story_reg[25] ),
        .\story_reg[26][7] (\story_reg[26] ),
        .\story_reg[27][7] (\story_reg[27] ),
        .\story_reg[28][7] (\story_reg[28] ),
        .\story_reg[29][7] (\story_reg[29] ),
        .\story_reg[2][7] (\story_reg[2] ),
        .\story_reg[30][7] (\story_reg[30] ),
        .\story_reg[31][7] (\story_reg[31] ),
        .\story_reg[32][7] (\story_reg[32] ),
        .\story_reg[33][7] (\story_reg[33] ),
        .\story_reg[34][7] (\story_reg[34] ),
        .\story_reg[35][7] (\story_reg[35] ),
        .\story_reg[36][7] (\story_reg[36] ),
        .\story_reg[37][7] (\story_reg[37] ),
        .\story_reg[38][7] (\story_reg[38] ),
        .\story_reg[39][7] (\story_reg[39] ),
        .\story_reg[3][7] (\story_reg[3] ),
        .\story_reg[40][7] (\story_reg[40] ),
        .\story_reg[41][7] (\story_reg[41] ),
        .\story_reg[42][7] (\story_reg[42] ),
        .\story_reg[43][7] (\story_reg[43] ),
        .\story_reg[44][7] (\story_reg[44] ),
        .\story_reg[45][7] (\story_reg[45] ),
        .\story_reg[46][7] (\story_reg[46] ),
        .\story_reg[47][7] (\story_reg[47] ),
        .\story_reg[48][7] (\story_reg[48] ),
        .\story_reg[49][7] (\story_reg[49] ),
        .\story_reg[4][7] (\story_reg[4] ),
        .\story_reg[50][7] (\story_reg[50] ),
        .\story_reg[51][7] (\story_reg[51] ),
        .\story_reg[52][7] (\story_reg[52] ),
        .\story_reg[53][7] (\story_reg[53] ),
        .\story_reg[54][7] (\story_reg[54] ),
        .\story_reg[5][7] (\story_reg[5] ),
        .\story_reg[6][7] (\story_reg[6] ),
        .\story_reg[7][7] (\story_reg[7] ),
        .\story_reg[8][7] (\story_reg[8] ),
        .\story_reg[9][7] (\story_reg[9] ),
        .valid_i(valid_i));
endmodule

(* ORIG_REF_NAME = "validation" *) 
module ReSampler_validation
   (Valid_out,
    p_0_in,
    clk,
    valid_i);
  output Valid_out;
  input p_0_in;
  input clk;
  input valid_i;

  wire Valid_out;
  wire clk;
  wire p_0_in;
  wire \valArray_reg[10]_U0_MOD2_VALID_valArray_reg_r_9_n_0 ;
  wire \valArray_reg[9]_srl10___U0_MOD2_VALID_valArray_reg_r_8_n_0 ;
  wire valArray_reg_gate_n_0;
  wire valArray_reg_r_0_n_0;
  wire valArray_reg_r_1_n_0;
  wire valArray_reg_r_2_n_0;
  wire valArray_reg_r_3_n_0;
  wire valArray_reg_r_4_n_0;
  wire valArray_reg_r_5_n_0;
  wire valArray_reg_r_6_n_0;
  wire valArray_reg_r_7_n_0;
  wire valArray_reg_r_8_n_0;
  wire valArray_reg_r_9_n_0;
  wire valArray_reg_r_n_0;
  wire valid_i;

  FDRE \valArray_reg[10]_U0_MOD2_VALID_valArray_reg_r_9 
       (.C(clk),
        .CE(1'b1),
        .D(\valArray_reg[9]_srl10___U0_MOD2_VALID_valArray_reg_r_8_n_0 ),
        .Q(\valArray_reg[10]_U0_MOD2_VALID_valArray_reg_r_9_n_0 ),
        .R(1'b0));
  FDRE \valArray_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(valArray_reg_gate_n_0),
        .Q(Valid_out),
        .R(p_0_in));
  (* srl_bus_name = "\U0/MOD2/VALID/valArray_reg " *) 
  (* srl_name = "\U0/MOD2/VALID/valArray_reg[9]_srl10___U0_MOD2_VALID_valArray_reg_r_8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \valArray_reg[9]_srl10___U0_MOD2_VALID_valArray_reg_r_8 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(valid_i),
        .Q(\valArray_reg[9]_srl10___U0_MOD2_VALID_valArray_reg_r_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    valArray_reg_gate
       (.I0(\valArray_reg[10]_U0_MOD2_VALID_valArray_reg_r_9_n_0 ),
        .I1(valArray_reg_r_9_n_0),
        .O(valArray_reg_gate_n_0));
  FDRE valArray_reg_r
       (.C(clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(valArray_reg_r_n_0),
        .R(p_0_in));
  FDRE valArray_reg_r_0
       (.C(clk),
        .CE(1'b1),
        .D(valArray_reg_r_n_0),
        .Q(valArray_reg_r_0_n_0),
        .R(p_0_in));
  FDRE valArray_reg_r_1
       (.C(clk),
        .CE(1'b1),
        .D(valArray_reg_r_0_n_0),
        .Q(valArray_reg_r_1_n_0),
        .R(p_0_in));
  FDRE valArray_reg_r_2
       (.C(clk),
        .CE(1'b1),
        .D(valArray_reg_r_1_n_0),
        .Q(valArray_reg_r_2_n_0),
        .R(p_0_in));
  FDRE valArray_reg_r_3
       (.C(clk),
        .CE(1'b1),
        .D(valArray_reg_r_2_n_0),
        .Q(valArray_reg_r_3_n_0),
        .R(p_0_in));
  FDRE valArray_reg_r_4
       (.C(clk),
        .CE(1'b1),
        .D(valArray_reg_r_3_n_0),
        .Q(valArray_reg_r_4_n_0),
        .R(p_0_in));
  FDRE valArray_reg_r_5
       (.C(clk),
        .CE(1'b1),
        .D(valArray_reg_r_4_n_0),
        .Q(valArray_reg_r_5_n_0),
        .R(p_0_in));
  FDRE valArray_reg_r_6
       (.C(clk),
        .CE(1'b1),
        .D(valArray_reg_r_5_n_0),
        .Q(valArray_reg_r_6_n_0),
        .R(p_0_in));
  FDRE valArray_reg_r_7
       (.C(clk),
        .CE(1'b1),
        .D(valArray_reg_r_6_n_0),
        .Q(valArray_reg_r_7_n_0),
        .R(p_0_in));
  FDRE valArray_reg_r_8
       (.C(clk),
        .CE(1'b1),
        .D(valArray_reg_r_7_n_0),
        .Q(valArray_reg_r_8_n_0),
        .R(p_0_in));
  FDRE valArray_reg_r_9
       (.C(clk),
        .CE(1'b1),
        .D(valArray_reg_r_8_n_0),
        .Q(valArray_reg_r_9_n_0),
        .R(p_0_in));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
