read VCD file
while(VCD file is not empty)
    line = readline(VCD file)
    if line is Header and Node information of VCD file:
        signal_list = {SDA, SCL}
        src_state = create_state(state_name)
        first_state = src_state
        condition_list is empty list
    end if
    if line is Value Changes:
        if line is time information:
            dest_state = create_state(state_name)
            create_trans(src_state, dest_state, conds_list)
            back_trans_conds = create_back_trans_conds(conds_list, signal_list)
            add_back_trans(src_state, first_state, back_trans_conds)
            src_state = dest_state
        end if
        if line is unidentified section:
            create_transition(dest_state, dest_state, back_trans_conds)
        end if
        if line is signal and value information:
            condition_list = insert_condition_list(line, condition_list)
        end if
    end if
end while
print Verilog code for Finite State Machine

define insert_condition_list(line, condition_list)
    cp = condtion_pair(line)
    insert(condition_list, cp)
return condition_list

define create_back_trans_conds(conds_list, signal_list)
	product_set = Cartesian_product(signal_list, {0, 1}) 
	back_trans_conds = product_set - conds_list
return back_trans_conds