m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Fully Pipelined FIR Filter/RTL Hardcoded Coefs
vcounter
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1741739182
!i10b 1
!s100 7hYf6Glh3:5]FT]cjk?`J2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I1E>:IQ_zDh>O^48d^h_f_0
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1740633564
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/counter.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/counter.sv
!i122 31
L0 1 26
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1741739182.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/counter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/counter.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vFIR_Filter_L2_Top
R1
R2
!i10b 1
!s100 AH<aAUYODHlAI3LRzjT_62
R3
I4KKj9nTlD8LGnMWaX8dIe3
R4
S1
R0
w1741739179
8C:\Users\nievep\Downloads\Advanced VLSI Design\Projects\REPO\Advanced-VLSI-Project-REPO\Project_1\Reduced-complexity parallel processing L=2\RTL Hardcoded Taps\FIR_Filter_L2_Top.sv
FC:\Users\nievep\Downloads\Advanced VLSI Design\Projects\REPO\Advanced-VLSI-Project-REPO\Project_1\Reduced-complexity parallel processing L=2\RTL Hardcoded Taps\FIR_Filter_L2_Top.sv
!i122 32
L0 1 61
R5
r1
!s85 0
31
R6
!s107 C:\Users\nievep\Downloads\Advanced VLSI Design\Projects\REPO\Advanced-VLSI-Project-REPO\Project_1\Reduced-complexity parallel processing L=2\RTL Hardcoded Taps\FIR_Filter_L2_Top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:\Users\nievep\Downloads\Advanced VLSI Design\Projects\REPO\Advanced-VLSI-Project-REPO\Project_1\Reduced-complexity parallel processing L=2\RTL Hardcoded Taps\FIR_Filter_L2_Top.sv|
!i113 1
R7
R8
n@f@i@r_@filter_@l2_@top
vFIR_Filter_tb
R1
Z9 !s110 1741739183
!i10b 1
!s100 cWBfilIIX@8`;SdgP4j1A3
R3
IC;Ozl>HnOQDz?jk@XK]g93
R4
S1
R0
w1741381708
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/FIR_Filter_tb.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/FIR_Filter_tb.sv
!i122 33
L0 2 81
R5
r1
!s85 0
31
Z10 !s108 1741739183.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/FIR_Filter_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/FIR_Filter_tb.sv|
!i113 1
R7
R8
n@f@i@r_@filter_tb
vfir_parallel
R1
R9
!i10b 1
!s100 An55Wbf[5XX@RM;@J0dQ=3
R3
IkBnH52G`zlNe86o8Q<hCR0
R4
S1
R0
w1741738860
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/fir_parallel.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/fir_parallel.sv
!i122 34
L0 1 64
R5
r1
!s85 0
31
R10
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/fir_parallel.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/fir_parallel.sv|
!i113 1
R7
R8
vfir_pipeline
R1
!s110 1741738473
!i10b 1
!s100 j6L<a9flSo=n8ce^ciG<<3
R3
Iao`<18Xhl[j];^=e3ETYS3
R4
S1
R0
w1741738465
8C:\Users\nievep\Downloads\Advanced VLSI Design\Projects\REPO\Advanced-VLSI-Project-REPO\Project_1\Fully Pipelined FIR Filter\RTL Hardcoded Coefs\fir_pipeline.sv
FC:\Users\nievep\Downloads\Advanced VLSI Design\Projects\REPO\Advanced-VLSI-Project-REPO\Project_1\Fully Pipelined FIR Filter\RTL Hardcoded Coefs\fir_pipeline.sv
!i122 5
L0 1 82
R5
r1
!s85 0
31
!s108 1741738473.000000
!s107 C:\Users\nievep\Downloads\Advanced VLSI Design\Projects\REPO\Advanced-VLSI-Project-REPO\Project_1\Fully Pipelined FIR Filter\RTL Hardcoded Coefs\fir_pipeline.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:\Users\nievep\Downloads\Advanced VLSI Design\Projects\REPO\Advanced-VLSI-Project-REPO\Project_1\Fully Pipelined FIR Filter\RTL Hardcoded Coefs\fir_pipeline.sv|
!i113 1
R7
R8
vSineWave
R1
R9
!i10b 1
!s100 <_4[GDnY:6o2nJgzmTKMh1
R3
Ih8@M<Ye;gXMX:l:KYdHB=3
R4
S1
R0
w1741379725
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/SineWave.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/SineWave.sv
!i122 35
L0 1 18
R5
r1
!s85 0
31
R10
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/SineWave.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project_1/Reduced-complexity parallel processing L=2/RTL Hardcoded Taps/SineWave.sv|
!i113 1
R7
R8
n@sine@wave
