/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [15:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  reg [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [13:0] celloutsig_0_41z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  reg [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  reg [14:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((in_data[136] | in_data[124]) & in_data[124]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_1z) & in_data[146]);
  assign celloutsig_1_7z = ~((in_data[162] | celloutsig_1_6z) & celloutsig_1_2z);
  assign celloutsig_0_8z = ~((in_data[7] | celloutsig_0_4z) & celloutsig_0_1z[0]);
  assign celloutsig_0_16z = ~((in_data[60] | celloutsig_0_1z[7]) & celloutsig_0_3z);
  assign celloutsig_0_0z = in_data[18] | ~(in_data[18]);
  assign celloutsig_0_31z = celloutsig_0_15z | ~(celloutsig_0_7z[7]);
  assign celloutsig_0_36z = celloutsig_0_20z | ~(celloutsig_0_11z);
  assign celloutsig_0_4z = celloutsig_0_2z[3] | ~(celloutsig_0_3z);
  assign celloutsig_0_40z = celloutsig_0_19z[6] | ~(celloutsig_0_21z);
  assign celloutsig_0_5z = celloutsig_0_0z | ~(celloutsig_0_3z);
  assign celloutsig_0_49z = celloutsig_0_40z | ~(celloutsig_0_27z);
  assign celloutsig_0_54z = celloutsig_0_50z[0] | ~(celloutsig_0_41z[9]);
  assign celloutsig_0_55z = celloutsig_0_54z | ~(celloutsig_0_27z);
  assign celloutsig_1_8z = in_data[182] | ~(celloutsig_1_2z);
  assign celloutsig_0_10z = celloutsig_0_6z | ~(celloutsig_0_9z);
  assign celloutsig_0_15z = celloutsig_0_13z | ~(celloutsig_0_0z);
  assign celloutsig_0_59z = in_data[11:9] + { celloutsig_0_40z, celloutsig_0_23z, celloutsig_0_55z };
  assign celloutsig_0_60z = { celloutsig_0_19z[10:7], celloutsig_0_31z, celloutsig_0_4z } === celloutsig_0_41z[13:8];
  assign celloutsig_0_11z = celloutsig_0_10z === celloutsig_0_1z[0];
  assign celloutsig_1_10z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } >= in_data[118:109];
  assign celloutsig_1_13z = { celloutsig_1_11z[4], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z } >= { celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_1_19z = in_data[102:100] >= celloutsig_1_18z[6:4];
  assign celloutsig_0_14z = in_data[43:32] >= { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_20z = celloutsig_0_12z[11:0] >= in_data[70:59];
  assign celloutsig_0_23z = { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_14z } >= { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_18z };
  assign celloutsig_0_27z = { celloutsig_0_12z[11:8], celloutsig_0_11z } >= { celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_23z };
  assign celloutsig_1_5z = in_data[161:159] <= { celloutsig_1_0z[2:1], celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[82:69] || in_data[63:50];
  assign celloutsig_0_50z = celloutsig_0_19z[10:8] * { celloutsig_0_30z[3:2], celloutsig_0_49z };
  assign celloutsig_1_0z = in_data[166:162] * in_data[186:182];
  assign celloutsig_1_18z = { celloutsig_1_14z[6:3], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } * { celloutsig_1_16z[4:3], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[68:58] * in_data[58:48];
  assign celloutsig_0_17z = { celloutsig_0_12z[14:6], celloutsig_0_15z } * { celloutsig_0_12z[8:0], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[60:56] * celloutsig_0_1z[10:6];
  assign celloutsig_1_6z = celloutsig_1_0z[3:1] !== { in_data[146], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_9z = { in_data[150:141], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z } | { in_data[111:96], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_12z = celloutsig_1_11z[4:1] | { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_9z[6:2], celloutsig_1_11z } | { celloutsig_1_9z[17:13], celloutsig_1_12z, celloutsig_1_7z };
  assign celloutsig_1_2z = | in_data[131:126];
  assign celloutsig_0_13z = | celloutsig_0_12z[14:0];
  assign celloutsig_0_21z = | { celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_7z[7:4], celloutsig_0_23z } >> { celloutsig_0_26z[3:0], celloutsig_0_23z };
  assign celloutsig_0_41z = { celloutsig_0_30z[3:1], celloutsig_0_36z, celloutsig_0_7z, celloutsig_0_20z } >> celloutsig_0_19z;
  assign celloutsig_1_11z = { celloutsig_1_9z[4:3], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_1z } >> in_data[160:156];
  assign celloutsig_0_19z = { in_data[22:10], celloutsig_0_14z } >> { celloutsig_0_12z[5:4], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_5z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_7z = 9'h000;
    else if (clkin_data[32]) celloutsig_0_7z = { celloutsig_0_1z[9:7], celloutsig_0_6z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_16z = 15'h0000;
    else if (clkin_data[64]) celloutsig_1_16z = { in_data[131:130], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_10z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_12z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_12z = { celloutsig_0_7z[4:1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_11z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_26z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_26z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_23z };
  assign celloutsig_0_6z = ~((celloutsig_0_1z[3] & celloutsig_0_1z[6]) | (celloutsig_0_3z & celloutsig_0_4z));
  assign celloutsig_1_4z = ~((celloutsig_1_2z & celloutsig_1_0z[0]) | (in_data[156] & celloutsig_1_1z));
  assign celloutsig_0_9z = ~((in_data[15] & celloutsig_0_0z) | (celloutsig_0_1z[9] & celloutsig_0_2z[2]));
  assign celloutsig_0_18z = ~((celloutsig_0_11z & celloutsig_0_9z) | (celloutsig_0_14z & celloutsig_0_14z));
  assign { out_data[134:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
