
ubuntu-preinstalled/taskset:     file format elf32-littlearm


Disassembly of section .init:

00000e34 <.init>:
 e34:	push	{r3, lr}
 e38:	bl	16b8 <strspn@plt+0x504>
 e3c:	pop	{r3, pc}

Disassembly of section .plt:

00000e40 <fdopen@plt-0x14>:
     e40:	push	{lr}		; (str lr, [sp, #-4]!)
     e44:	ldr	lr, [pc, #4]	; e50 <fdopen@plt-0x4>
     e48:	add	lr, pc, lr
     e4c:	ldr	pc, [lr, #8]!
     e50:	andeq	r4, r1, r8, asr r0

00000e54 <fdopen@plt>:
     e54:	add	ip, pc, #0, 12
     e58:	add	ip, ip, #20, 20	; 0x14000
     e5c:	ldr	pc, [ip, #88]!	; 0x58

00000e60 <calloc@plt>:
     e60:	add	ip, pc, #0, 12
     e64:	add	ip, ip, #20, 20	; 0x14000
     e68:	ldr	pc, [ip, #80]!	; 0x50

00000e6c <raise@plt>:
     e6c:	add	ip, pc, #0, 12
     e70:	add	ip, ip, #20, 20	; 0x14000
     e74:	ldr	pc, [ip, #72]!	; 0x48

00000e78 <strcmp@plt>:
     e78:	add	ip, pc, #0, 12
     e7c:	add	ip, ip, #20, 20	; 0x14000
     e80:	ldr	pc, [ip, #64]!	; 0x40

00000e84 <__cxa_finalize@plt>:
     e84:	add	ip, pc, #0, 12
     e88:	add	ip, ip, #20, 20	; 0x14000
     e8c:	ldr	pc, [ip, #56]!	; 0x38

00000e90 <strtol@plt>:
     e90:	add	ip, pc, #0, 12
     e94:	add	ip, ip, #20, 20	; 0x14000
     e98:	ldr	pc, [ip, #48]!	; 0x30

00000e9c <strcspn@plt>:
     e9c:	add	ip, pc, #0, 12
     ea0:	add	ip, ip, #20, 20	; 0x14000
     ea4:	ldr	pc, [ip, #40]!	; 0x28

00000ea8 <read@plt>:
     ea8:	add	ip, pc, #0, 12
     eac:	add	ip, ip, #20, 20	; 0x14000
     eb0:	ldr	pc, [ip, #32]!

00000eb4 <free@plt>:
     eb4:			; <UNDEFINED> instruction: 0xe7fd4778
     eb8:	add	ip, pc, #0, 12
     ebc:	add	ip, ip, #20, 20	; 0x14000
     ec0:	ldr	pc, [ip, #20]!

00000ec4 <fgets@plt>:
     ec4:	add	ip, pc, #0, 12
     ec8:	add	ip, ip, #20, 20	; 0x14000
     ecc:	ldr	pc, [ip, #12]!

00000ed0 <nanosleep@plt>:
     ed0:	add	ip, pc, #0, 12
     ed4:	add	ip, ip, #20, 20	; 0x14000
     ed8:	ldr	pc, [ip, #4]!

00000edc <ferror@plt>:
     edc:	add	ip, pc, #0, 12
     ee0:	add	ip, ip, #77824	; 0x13000
     ee4:	ldr	pc, [ip, #4092]!	; 0xffc

00000ee8 <strndup@plt>:
     ee8:			; <UNDEFINED> instruction: 0xe7fd4778
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #77824	; 0x13000
     ef4:	ldr	pc, [ip, #4080]!	; 0xff0

00000ef8 <_exit@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #77824	; 0x13000
     f00:	ldr	pc, [ip, #4072]!	; 0xfe8

00000f04 <memcpy@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #77824	; 0x13000
     f0c:	ldr	pc, [ip, #4064]!	; 0xfe0

00000f10 <execvp@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #77824	; 0x13000
     f18:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f1c <__strtoull_internal@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #77824	; 0x13000
     f24:	ldr	pc, [ip, #4048]!	; 0xfd0

00000f28 <dcgettext@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #77824	; 0x13000
     f30:	ldr	pc, [ip, #4040]!	; 0xfc8

00000f34 <strdup@plt>:
     f34:			; <UNDEFINED> instruction: 0xe7fd4778
     f38:	add	ip, pc, #0, 12
     f3c:	add	ip, ip, #77824	; 0x13000
     f40:	ldr	pc, [ip, #4028]!	; 0xfbc

00000f44 <__stack_chk_fail@plt>:
     f44:	add	ip, pc, #0, 12
     f48:	add	ip, ip, #77824	; 0x13000
     f4c:	ldr	pc, [ip, #4020]!	; 0xfb4

00000f50 <textdomain@plt>:
     f50:	add	ip, pc, #0, 12
     f54:	add	ip, ip, #77824	; 0x13000
     f58:	ldr	pc, [ip, #4012]!	; 0xfac

00000f5c <err@plt>:
     f5c:	add	ip, pc, #0, 12
     f60:	add	ip, ip, #77824	; 0x13000
     f64:	ldr	pc, [ip, #4004]!	; 0xfa4

00000f68 <__fxstatat64@plt>:
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #77824	; 0x13000
     f70:	ldr	pc, [ip, #3996]!	; 0xf9c

00000f74 <__fpending@plt>:
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #77824	; 0x13000
     f7c:	ldr	pc, [ip, #3988]!	; 0xf94

00000f80 <opendir@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #77824	; 0x13000
     f88:	ldr	pc, [ip, #3980]!	; 0xf8c

00000f8c <open64@plt>:
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #77824	; 0x13000
     f94:	ldr	pc, [ip, #3972]!	; 0xf84

00000f98 <malloc@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #77824	; 0x13000
     fa0:	ldr	pc, [ip, #3964]!	; 0xf7c

00000fa4 <__libc_start_main@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #77824	; 0x13000
     fac:	ldr	pc, [ip, #3956]!	; 0xf74

00000fb0 <__ctype_tolower_loc@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #77824	; 0x13000
     fb8:	ldr	pc, [ip, #3948]!	; 0xf6c

00000fbc <__gmon_start__@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #77824	; 0x13000
     fc4:	ldr	pc, [ip, #3940]!	; 0xf64

00000fc8 <getopt_long@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #77824	; 0x13000
     fd0:	ldr	pc, [ip, #3932]!	; 0xf5c

00000fd4 <__ctype_b_loc@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #77824	; 0x13000
     fdc:	ldr	pc, [ip, #3924]!	; 0xf54

00000fe0 <getpid@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #77824	; 0x13000
     fe8:	ldr	pc, [ip, #3916]!	; 0xf4c

00000fec <exit@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #77824	; 0x13000
     ff4:	ldr	pc, [ip, #3908]!	; 0xf44

00000ff8 <syscall@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #77824	; 0x13000
    1000:	ldr	pc, [ip, #3900]!	; 0xf3c

00001004 <strtoul@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #77824	; 0x13000
    100c:	ldr	pc, [ip, #3892]!	; 0xf34

00001010 <strlen@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #77824	; 0x13000
    1018:	ldr	pc, [ip, #3884]!	; 0xf2c

0000101c <strchr@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #77824	; 0x13000
    1024:	ldr	pc, [ip, #3876]!	; 0xf24

00001028 <openat64@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #77824	; 0x13000
    1030:	ldr	pc, [ip, #3868]!	; 0xf1c

00001034 <warnx@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #77824	; 0x13000
    103c:	ldr	pc, [ip, #3860]!	; 0xf14

00001040 <__errno_location@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #77824	; 0x13000
    1048:	ldr	pc, [ip, #3852]!	; 0xf0c

0000104c <__sprintf_chk@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #77824	; 0x13000
    1054:	ldr	pc, [ip, #3844]!	; 0xf04

00001058 <__cxa_atexit@plt>:
    1058:			; <UNDEFINED> instruction: 0xe7fd4778
    105c:	add	ip, pc, #0, 12
    1060:	add	ip, ip, #77824	; 0x13000
    1064:	ldr	pc, [ip, #3832]!	; 0xef8

00001068 <__isoc99_sscanf@plt>:
    1068:	add	ip, pc, #0, 12
    106c:	add	ip, ip, #77824	; 0x13000
    1070:	ldr	pc, [ip, #3824]!	; 0xef0

00001074 <__vasprintf_chk@plt>:
    1074:	add	ip, pc, #0, 12
    1078:	add	ip, ip, #77824	; 0x13000
    107c:	ldr	pc, [ip, #3816]!	; 0xee8

00001080 <__sched_cpufree@plt>:
    1080:			; <UNDEFINED> instruction: 0xe7fd4778
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #77824	; 0x13000
    108c:	ldr	pc, [ip, #3804]!	; 0xedc

00001090 <memset@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #77824	; 0x13000
    1098:	ldr	pc, [ip, #3796]!	; 0xed4

0000109c <fgetc@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #77824	; 0x13000
    10a4:	ldr	pc, [ip, #3788]!	; 0xecc

000010a8 <__printf_chk@plt>:
    10a8:			; <UNDEFINED> instruction: 0xe7fd4778
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #77824	; 0x13000
    10b4:	ldr	pc, [ip, #3776]!	; 0xec0

000010b8 <strtod@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #77824	; 0x13000
    10c0:	ldr	pc, [ip, #3768]!	; 0xeb8

000010c4 <__sched_cpualloc@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #77824	; 0x13000
    10cc:	ldr	pc, [ip, #3760]!	; 0xeb0

000010d0 <__fprintf_chk@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #77824	; 0x13000
    10d8:	ldr	pc, [ip, #3752]!	; 0xea8

000010dc <sched_setaffinity@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #77824	; 0x13000
    10e4:	ldr	pc, [ip, #3744]!	; 0xea0

000010e8 <fclose@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #77824	; 0x13000
    10f0:	ldr	pc, [ip, #3736]!	; 0xe98

000010f4 <setlocale@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #77824	; 0x13000
    10fc:	ldr	pc, [ip, #3728]!	; 0xe90

00001100 <errx@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #77824	; 0x13000
    1108:	ldr	pc, [ip, #3720]!	; 0xe88

0000110c <warn@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #77824	; 0x13000
    1114:	ldr	pc, [ip, #3712]!	; 0xe80

00001118 <fputc@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #77824	; 0x13000
    1120:	ldr	pc, [ip, #3704]!	; 0xe78

00001124 <localeconv@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #77824	; 0x13000
    112c:	ldr	pc, [ip, #3696]!	; 0xe70

00001130 <readdir64@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #77824	; 0x13000
    1138:	ldr	pc, [ip, #3688]!	; 0xe68

0000113c <dirfd@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #77824	; 0x13000
    1144:	ldr	pc, [ip, #3680]!	; 0xe60

00001148 <__strtoll_internal@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #77824	; 0x13000
    1150:	ldr	pc, [ip, #3672]!	; 0xe58

00001154 <sched_getaffinity@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #77824	; 0x13000
    115c:	ldr	pc, [ip, #3664]!	; 0xe50

00001160 <bindtextdomain@plt>:
    1160:	add	ip, pc, #0, 12
    1164:	add	ip, ip, #77824	; 0x13000
    1168:	ldr	pc, [ip, #3656]!	; 0xe48

0000116c <fputs@plt>:
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #77824	; 0x13000
    1174:	ldr	pc, [ip, #3648]!	; 0xe40

00001178 <strncmp@plt>:
    1178:	add	ip, pc, #0, 12
    117c:	add	ip, ip, #77824	; 0x13000
    1180:	ldr	pc, [ip, #3640]!	; 0xe38

00001184 <abort@plt>:
    1184:	add	ip, pc, #0, 12
    1188:	add	ip, ip, #77824	; 0x13000
    118c:	ldr	pc, [ip, #3632]!	; 0xe30

00001190 <close@plt>:
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #77824	; 0x13000
    1198:	ldr	pc, [ip, #3624]!	; 0xe28

0000119c <closedir@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #77824	; 0x13000
    11a4:	ldr	pc, [ip, #3616]!	; 0xe20

000011a8 <__snprintf_chk@plt>:
    11a8:	add	ip, pc, #0, 12
    11ac:	add	ip, ip, #77824	; 0x13000
    11b0:	ldr	pc, [ip, #3608]!	; 0xe18

000011b4 <strspn@plt>:
    11b4:	add	ip, pc, #0, 12
    11b8:	add	ip, ip, #77824	; 0x13000
    11bc:	ldr	pc, [ip, #3600]!	; 0xe10

Disassembly of section .text:

000011c0 <.text>:
    11c0:	ldrcs	pc, [r4], #-2271	; 0xfffff721
    11c4:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    11c8:	push	{r1, r3, r4, r5, r6, sl, lr}
    11cc:			; <UNDEFINED> instruction: 0x460d4ff0
    11d0:	strne	pc, [ip], #-2271	; 0xfffff721
    11d4:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
    11d8:			; <UNDEFINED> instruction: 0xf8df4604
    11dc:	ldrbtmi	r6, [r9], #-1032	; 0xfffffbf8
    11e0:	ldmdavs	fp, {r1, r2, sp}
    11e4:			; <UNDEFINED> instruction: 0xf04f930f
    11e8:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    11ec:	svc	0x0082f7ff
    11f0:	svcge	0x000949fd
    11f4:			; <UNDEFINED> instruction: 0xf8df4630
    11f8:	ldrbtmi	sl, [r9], #-1012	; 0xfffffc0c
    11fc:	mvnsls	pc, #14614528	; 0xdf0000
    1200:	svc	0x00aef7ff
    1204:			; <UNDEFINED> instruction: 0xf7ff4630
    1208:	ldmmi	sl!, {r2, r5, r7, r9, sl, fp, sp, lr, pc}^
    120c:	mvnlt	pc, #14614528	; 0xdf0000
    1210:	ldrbtmi	r4, [r8], #-1274	; 0xfffffb06
    1214:			; <UNDEFINED> instruction: 0xf00244f9
    1218:			; <UNDEFINED> instruction: 0xf104fcff
    121c:	bcc	51c24 <strspn@plt+0x50a70>
    1220:	ldrmi	r2, [r8], r0, lsl #6
    1224:	bl	165e50 <strspn@plt+0x164c9c>
    1228:	stmib	r7, {r1, r7, r9}^
    122c:	stmib	sp, {r0, r8, r9, ip, sp}^
    1230:	ldrbtmi	r3, [fp], #515	; 0x203
    1234:	movwcc	lr, #14791	; 0x39c7
    1238:	blmi	ffc1982c <strspn@plt+0xffc18678>
    123c:	movwls	r4, #21627	; 0x547b
    1240:	ldrbmi	r2, [r3], -r0, lsl #12
    1244:	strtmi	r4, [r9], -sl, asr #12
    1248:	strls	r4, [r0], -r0, lsr #12
    124c:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
    1250:	suble	r1, sl, r3, asr #24
    1254:	ldmdacs	sl, {r1, r2, r4, r6, fp, ip, sp}
    1258:	msrhi	R12_fiq, r0
    125c:			; <UNDEFINED> instruction: 0xf010e8df
    1260:			; <UNDEFINED> instruction: 0x012a001e
    1264:			; <UNDEFINED> instruction: 0x012a012a
    1268:			; <UNDEFINED> instruction: 0x012a012a
    126c:			; <UNDEFINED> instruction: 0x012a012a
    1270:			; <UNDEFINED> instruction: 0x012a012a
    1274:	andseq	r0, fp, sl, lsr #2
    1278:	eorseq	r0, lr, sl, lsr #2
    127c:			; <UNDEFINED> instruction: 0x012a012a
    1280:			; <UNDEFINED> instruction: 0x012a012a
    1284:	smlawteq	sl, r2, r0, r0
    1288:			; <UNDEFINED> instruction: 0x012a012a
    128c:			; <UNDEFINED> instruction: 0x012a012a
    1290:			; <UNDEFINED> instruction: 0x012a012a
    1294:			; <UNDEFINED> instruction: 0xf04f0031
    1298:	ldrb	r0, [r2, r1, lsl #16]
    129c:	andcs	r4, r5, #216, 18	; 0x360000
    12a0:	ldrbtmi	r2, [r9], #-0
    12a4:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    12a8:	blmi	ff5d3e08 <strspn@plt+0xff5d2c54>
    12ac:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    12b0:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    12b4:	andcs	r4, r1, r1, lsl #12
    12b8:	mrc	7, 7, APSR_nzcv, cr8, cr15, {7}
    12bc:			; <UNDEFINED> instruction: 0xf7ff2000
    12c0:	blls	13cd20 <strspn@plt+0x13bb6c>
    12c4:	stmdbls	r5, {r0, r2, r9, sp}
    12c8:	ldmdavs	lr, {sp}
    12cc:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    12d0:	ldrtmi	r4, [r0], -r1, lsl #12
    12d4:			; <UNDEFINED> instruction: 0xffdcf000
    12d8:	ldr	r9, [r1, r3]!
    12dc:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    12e0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    12e4:	eorscc	pc, r8, sp, lsl #17
    12e8:	blmi	ff23b198 <strspn@plt+0xff239fe4>
    12ec:			; <UNDEFINED> instruction: 0xf85b9a03
    12f0:	ldmdavs	r3!, {r0, r1, sp, lr}
    12f4:	bcs	7e88 <strspn@plt+0x6cd4>
    12f8:	rscshi	pc, r2, r0
    12fc:	blcs	4ff08 <strspn@plt+0x4ed54>
    1300:	rscshi	pc, r1, r0, lsl #4
    1304:	cdp2	0, 7, cr15, cr10, cr1, {0}
    1308:	bleq	3d9d0 <strspn@plt+0x3c81c>
    130c:	cmphi	r4, r0, asr #6	; <UNPREDICTABLE>
    1310:	stmdbge	fp, {r3, r9, fp, sp, pc}
    1314:	cdp2	0, 5, cr15, cr12, cr1, {0}
    1318:	stmdacs	r0, {r1, r3, ip, pc}
    131c:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    1320:	bl	ff0a7b48 <strspn@plt+0xff0a6994>
    1324:			; <UNDEFINED> instruction: 0xf8cd09c2
    1328:			; <UNDEFINED> instruction: 0x46489034
    132c:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
    1330:	stmdblt	r0, {r0, r1, r9, sl, lr}^
    1334:	svceq	0x0000f1b9
    1338:	ldmibmi	r5!, {r0, r2, ip, lr, pc}
    133c:	andcs	r4, r1, sl, asr #12
    1340:			; <UNDEFINED> instruction: 0xf7ff4479
    1344:	stmdbge	r7, {r2, r3, r9, sl, fp, sp, lr, pc}
    1348:	andcs	r4, r0, #88, 12	; 0x5800000
    134c:			; <UNDEFINED> instruction: 0xf001930c
    1350:			; <UNDEFINED> instruction: 0x4681fe3f
    1354:			; <UNDEFINED> instruction: 0xf0002800
    1358:	ldmdavs	r3!, {r0, r2, r3, r4, r8, pc}
    135c:			; <UNDEFINED> instruction: 0x2c011ae4
    1360:	sbchi	pc, lr, r0
    1364:	mlasne	r8, sp, r8, pc	; <UNPREDICTABLE>
    1368:	eoreq	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    136c:	streq	pc, [r1], #-17	; 0xffffffef
    1370:			; <UNDEFINED> instruction: 0xf0009a07
    1374:	movwcs	r8, #250	; 0xfa
    1378:			; <UNDEFINED> instruction: 0xf0024649
    137c:	stmdacs	r0, {r0, r1, r5, fp, ip, sp, lr, pc}
    1380:	msrhi	CPSR_s, r0, asr #32
    1384:	svceq	0x0000f1b8
    1388:	sbchi	pc, r1, r0
    138c:	stmdacs	r0, {r0, r1, fp, ip, pc}
    1390:	adcshi	pc, sp, r0
    1394:			; <UNDEFINED> instruction: 0xf95af002
    1398:	and	r4, r4, r4, lsl #12
    139c:	strbmi	r9, [sl], -r7, lsl #18
    13a0:			; <UNDEFINED> instruction: 0xf0004638
    13a4:	ldrtmi	pc, [r9], -sp, ror #20	; <UNPREDICTABLE>
    13a8:			; <UNDEFINED> instruction: 0xf0024620
    13ac:	stmdacs	r0, {r0, r1, r5, r7, r8, fp, ip, sp, lr, pc}
    13b0:			; <UNDEFINED> instruction: 0x4620d0f4
    13b4:			; <UNDEFINED> instruction: 0xf992f002
    13b8:			; <UNDEFINED> instruction: 0xf7ff980c
    13bc:	stmdals	sl, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    13c0:	cdp2	0, 1, cr15, cr10, cr1, {0}
    13c4:			; <UNDEFINED> instruction: 0xf0014648
    13c8:	bmi	fe4c0c2c <strspn@plt+0xfe4bfa78>
    13cc:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
    13d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    13d4:	subsmi	r9, sl, pc, lsl #22
    13d8:	sbcshi	pc, sl, r0, asr #32
    13dc:	andslt	r2, r1, r0
    13e0:	svchi	0x00f0e8bd
    13e4:	andcs	r4, r5, #140, 22	; 0x23000
    13e8:	andcs	r4, r0, ip, lsl #19
    13ec:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    13f0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    13f4:	ldc	7, cr15, [r8, #1020]	; 0x3fc
    13f8:	smlabbcs	r1, r2, fp, r4
    13fc:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1400:	strmi	r6, [r2], -fp, lsr #16
    1404:			; <UNDEFINED> instruction: 0xf7ff4620
    1408:	strtmi	lr, [r1], -r4, ror #28
    140c:			; <UNDEFINED> instruction: 0xf7ff200a
    1410:	stmibmi	r3, {r2, r7, r9, sl, fp, sp, lr, pc}
    1414:	andcs	r2, r0, r5, lsl #4
    1418:			; <UNDEFINED> instruction: 0xf7ff4479
    141c:	strtmi	lr, [r1], -r6, lsl #27
    1420:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1424:	andcs	r4, sl, r1, lsr #12
    1428:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
    142c:	andcs	r4, r5, #2048000	; 0x1f4000
    1430:	ldrbtmi	r2, [r9], #-0
    1434:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1438:	strmi	r2, [r2], -r1, lsl #2
    143c:			; <UNDEFINED> instruction: 0xf7ff4620
    1440:	ldmdbmi	r9!, {r3, r6, r9, sl, fp, sp, lr, pc}^
    1444:	andcs	r2, r0, r5, lsl #4
    1448:			; <UNDEFINED> instruction: 0xf7ff4479
    144c:	ldmdbmi	r7!, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    1450:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1454:	andcs	r4, r0, r3, lsl #12
    1458:			; <UNDEFINED> instruction: 0xf7ff9303
    145c:	ldmdbmi	r4!, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}^
    1460:	ldrbtmi	r4, [r9], #-2676	; 0xfffff58c
    1464:	ldmdbmi	r4!, {r8, ip, pc}^
    1468:	blls	d2658 <strspn@plt+0xd14a4>
    146c:	andls	r4, r1, r9, ror r4
    1470:			; <UNDEFINED> instruction: 0xf7ff2001
    1474:			; <UNDEFINED> instruction: 0x4621ee1c
    1478:			; <UNDEFINED> instruction: 0xf7ff200a
    147c:	stmdbmi	pc!, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    1480:	andcs	r2, r0, r5, lsl #4
    1484:			; <UNDEFINED> instruction: 0xf7ff4479
    1488:	stmdavs	fp!, {r4, r6, r8, sl, fp, sp, lr, pc}
    148c:	strmi	r2, [r2], -r1, lsl #2
    1490:			; <UNDEFINED> instruction: 0xf7ff4620
    1494:	stmdbmi	sl!, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}^
    1498:	andcs	r2, r0, r5, lsl #4
    149c:			; <UNDEFINED> instruction: 0xf7ff4479
    14a0:	bmi	1a3c9b8 <strspn@plt+0x1a3b804>
    14a4:			; <UNDEFINED> instruction: 0x4601447a
    14a8:			; <UNDEFINED> instruction: 0xf7ff2001
    14ac:	andcs	lr, r0, r0, lsl #28
    14b0:	ldc	7, cr15, [ip, #1020]	; 0x3fc
    14b4:	andcs	r4, r5, #100, 18	; 0x190000
    14b8:	ldrbtmi	r4, [r9], #-2916	; 0xfffff49c
    14bc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    14c0:	ldmdavs	ip, {sp}
    14c4:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    14c8:	tstcs	r1, lr, asr #22
    14cc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    14d0:			; <UNDEFINED> instruction: 0x4602681b
    14d4:			; <UNDEFINED> instruction: 0xf7ff4620
    14d8:	strdcs	lr, [r1], -ip
    14dc:	stc	7, cr15, [r6, #1020]	; 0x3fc
    14e0:			; <UNDEFINED> instruction: 0xf73f2b01
    14e4:	ldmdbmi	sl, {r0, r1, r2, r3, r8, r9, sl, fp, sp, pc}^
    14e8:	andcs	r2, r0, r5, lsl #4
    14ec:			; <UNDEFINED> instruction: 0xf7ff4479
    14f0:			; <UNDEFINED> instruction: 0xf7ffed1c
    14f4:	ldmdbmi	r7, {r5, r7, r8, sl, fp, sp, lr, pc}^
    14f8:	andcs	r4, r5, #84, 22	; 0x15000
    14fc:			; <UNDEFINED> instruction: 0xe7dd4479
    1500:	mlascc	r8, sp, r8, pc	; <UNPREDICTABLE>
    1504:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    1508:	eorscc	pc, r8, sp, lsl #17
    150c:	stcls	7, cr14, [r3], {58}	; 0x3a
    1510:	stmdbls	r7, {r1, r3, r6, r9, sl, lr}
    1514:	strls	r4, [r9], #-1592	; 0xfffff9c8
    1518:			; <UNDEFINED> instruction: 0xf9b2f000
    151c:			; <UNDEFINED> instruction: 0xf7ff980c
    1520:	stmdals	sl, {r2, r3, r6, r7, sl, fp, sp, lr, pc}
    1524:	stc2l	0, cr15, [r8, #-4]!
    1528:			; <UNDEFINED> instruction: 0xf0014648
    152c:	stccs	13, cr15, [r0], {101}	; 0x65
    1530:	svcge	0x004bf47f
    1534:	strcc	r6, [r1], #-2100	; 0xfffff7cc
    1538:	orreq	lr, r4, r5, lsl #22
    153c:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    1540:	stcl	7, cr15, [r6], #1020	; 0x3fc
    1544:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1548:	andcs	r4, r5, #1097728	; 0x10c000
    154c:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
    1550:	blcs	a7564 <strspn@plt+0xa63b0>
    1554:	ldrbtcs	fp, [pc], -ip, lsl #30
    1558:			; <UNDEFINED> instruction: 0xf7ff267e
    155c:			; <UNDEFINED> instruction: 0xf855ece6
    1560:	strmi	r2, [r1], -r4, lsr #32
    1564:			; <UNDEFINED> instruction: 0xf7ff4630
    1568:			; <UNDEFINED> instruction: 0x4649ecfa
    156c:	cdp2	0, 10, cr15, cr10, cr1, {0}
    1570:			; <UNDEFINED> instruction: 0xf43f2800
    1574:	ldmdbmi	r9!, {r0, r1, r2, r8, r9, sl, fp, sp, pc}
    1578:	andcs	r4, r5, #32, 12	; 0x2000000
    157c:			; <UNDEFINED> instruction: 0xf7ff4479
    1580:	ldmdavs	r3!, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
    1584:	eorcs	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    1588:	andcs	r4, r1, r1, lsl #12
    158c:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
    1590:	ldcl	7, cr15, [r8], {255}	; 0xff
    1594:	andcs	r4, r5, #819200	; 0xc8000
    1598:			; <UNDEFINED> instruction: 0xf7ff4479
    159c:	strmi	lr, [r1], -r6, asr #25
    15a0:			; <UNDEFINED> instruction: 0xf7ff2001
    15a4:	stmdbmi	pc!, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    15a8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    15ac:	ldc	7, cr15, [ip], #1020	; 0x3fc
    15b0:	andcs	r4, r1, r1, lsl #12
    15b4:	ldcl	7, cr15, [r2], {255}	; 0xff
    15b8:	andcs	r4, r5, #704512	; 0xac000
    15bc:	ldrbtmi	r2, [r9], #-0
    15c0:	ldc	7, cr15, [r2], #1020	; 0x3fc
    15c4:	andcs	r4, r1, r1, lsl #12
    15c8:	ldc	7, cr15, [sl, #1020]	; 0x3fc
    15cc:	andcs	r4, r5, #638976	; 0x9c000
    15d0:	ldrbtmi	r2, [r9], #-0
    15d4:	svclt	0x0000e7d3
    15d8:	ldrdeq	r3, [r1], -ip
    15dc:	andeq	r0, r0, r4, lsr r1
    15e0:	muleq	r0, lr, lr
    15e4:	andeq	r2, r0, r6, ror #22
    15e8:	andeq	r2, r0, r2, asr #22
    15ec:	andeq	r3, r1, r4, lsr fp
    15f0:			; <UNDEFINED> instruction: 0x00002ebc
    15f4:	ldrdeq	r0, [r0], -r7
    15f8:	andeq	r3, r1, r2, ror ip
    15fc:	andeq	r2, r0, r0, lsr #22
    1600:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1604:	andeq	r0, r0, r0, asr r1
    1608:	ldrdeq	r2, [r0], -r0
    160c:	andeq	r0, r0, r8, lsr r1
    1610:	ldrdeq	r2, [r0], -ip
    1614:	ldrdeq	r3, [r1], -r6
    1618:	andeq	r0, r0, r8, asr #2
    161c:	andeq	r2, r0, r0, lsr #19
    1620:			; <UNDEFINED> instruction: 0x000029b4
    1624:	andeq	r2, r0, sl, asr #19
    1628:	andeq	r2, r0, r4, lsl #21
    162c:	andeq	r2, r0, lr, lsl #21
    1630:	andeq	r2, r0, lr, lsr #21
    1634:	andeq	r2, r0, r8, lsl #21
    1638:	muleq	r0, r0, sl
    163c:	muleq	r0, ip, sl
    1640:	andeq	r2, r0, r4, ror #23
    1644:	strdeq	r2, [r0], -r8
    1648:	andeq	r2, r0, lr, ror #23
    164c:	andeq	r0, r0, ip, lsr r1
    1650:	andeq	r2, r0, ip, ror #23
    1654:	andeq	r2, r0, ip, lsr #23
    1658:	andeq	r2, r0, ip, lsr #24
    165c:	ldrdeq	r2, [r0], -ip
    1660:	andeq	r2, r0, r0, ror fp
    1664:	andeq	r2, r0, lr, asr fp
    1668:	andeq	r2, r0, r6, lsr #22
    166c:	andeq	r2, r0, r6, ror #22
    1670:	bleq	3d7b4 <strspn@plt+0x3c600>
    1674:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1678:	strbtmi	fp, [sl], -r2, lsl #24
    167c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1680:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1684:	ldrmi	sl, [sl], #776	; 0x308
    1688:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    168c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1690:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1694:			; <UNDEFINED> instruction: 0xf85a4b06
    1698:	stmdami	r6, {r0, r1, ip, sp}
    169c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    16a0:	stc	7, cr15, [r0], {255}	; 0xff
    16a4:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    16a8:	andeq	r3, r1, r0, lsl #16
    16ac:	andeq	r0, r0, r8, lsr #2
    16b0:	andeq	r0, r0, r4, asr #2
    16b4:	andeq	r0, r0, ip, asr #2
    16b8:	ldr	r3, [pc, #20]	; 16d4 <strspn@plt+0x520>
    16bc:	ldr	r2, [pc, #20]	; 16d8 <strspn@plt+0x524>
    16c0:	add	r3, pc, r3
    16c4:	ldr	r2, [r3, r2]
    16c8:	cmp	r2, #0
    16cc:	bxeq	lr
    16d0:	b	fbc <__gmon_start__@plt>
    16d4:	andeq	r3, r1, r0, ror #15
    16d8:	andeq	r0, r0, r0, asr #2
    16dc:	blmi	1d36fc <strspn@plt+0x1d2548>
    16e0:	bmi	1d28c8 <strspn@plt+0x1d1714>
    16e4:	addmi	r4, r3, #2063597568	; 0x7b000000
    16e8:	andle	r4, r3, sl, ror r4
    16ec:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    16f0:	ldrmi	fp, [r8, -r3, lsl #2]
    16f4:	svclt	0x00004770
    16f8:	andeq	r3, r1, r8, lsr #18
    16fc:	andeq	r3, r1, r4, lsr #18
    1700:			; <UNDEFINED> instruction: 0x000137bc
    1704:	andeq	r0, r0, r0, lsr r1
    1708:	stmdbmi	r9, {r3, fp, lr}
    170c:	bmi	2528f4 <strspn@plt+0x251740>
    1710:	bne	2528fc <strspn@plt+0x251748>
    1714:	svceq	0x00cb447a
    1718:			; <UNDEFINED> instruction: 0x01a1eb03
    171c:	andle	r1, r3, r9, asr #32
    1720:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1724:	ldrmi	fp, [r8, -r3, lsl #2]
    1728:	svclt	0x00004770
    172c:	strdeq	r3, [r1], -ip
    1730:	strdeq	r3, [r1], -r8
    1734:	muleq	r1, r0, r7
    1738:	andeq	r0, r0, r4, asr r1
    173c:	blmi	2aeb64 <strspn@plt+0x2ad9b0>
    1740:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1744:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1748:	blmi	26fcfc <strspn@plt+0x26eb48>
    174c:	ldrdlt	r5, [r3, -r3]!
    1750:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1754:			; <UNDEFINED> instruction: 0xf7ff6818
    1758:			; <UNDEFINED> instruction: 0xf7ffeb96
    175c:	blmi	1c1660 <strspn@plt+0x1c04ac>
    1760:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1764:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1768:	andeq	r3, r1, r6, asr #17
    176c:	andeq	r3, r1, r0, ror #14
    1770:	andeq	r0, r0, ip, lsr #2
    1774:	andeq	r3, r1, lr, lsr #17
    1778:	andeq	r3, r1, r6, lsr #17
    177c:	svclt	0x0000e7c4
    1780:	strmi	fp, [r4], -r0, lsl #10
    1784:	cmplt	r9, r3, lsl #1
    1788:	andcs	r4, r5, #212992	; 0x34000
    178c:	ldrbtmi	r2, [r9], #-0
    1790:	bl	ff2bf794 <strspn@plt+0xff2be5e0>
    1794:	cmnlt	r4, r1, lsl #12
    1798:	andcs	r4, r1, r2, lsr #12
    179c:	bl	ff7bf7a0 <strspn@plt+0xff7be5ec>
    17a0:	stmdbmi	r8, {r3, r9, sl, lr}
    17a4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    17a8:	bl	fefbf7ac <strspn@plt+0xfefbe5f8>
    17ac:	stccs	6, cr4, [r0], {1}
    17b0:	strdls	sp, [r1, -r2]
    17b4:	ldc	7, cr15, [r4], {255}	; 0xff
    17b8:	strmi	r9, [r4], -r1, lsl #18
    17bc:	svclt	0x0000e7ec
    17c0:	andeq	r2, r0, r2, lsr #9
    17c4:	andeq	r2, r0, sl, lsr #9
    17c8:	mvnsmi	lr, sp, lsr #18
    17cc:	stcvc	6, cr4, [r5, #-16]
    17d0:	stmiavs	r0, {r1, r2, r3, r9, sl, lr}^
    17d4:	smuadeq	r1, r5, r0
    17d8:	ldmib	r4, {r0, r5, r8, fp, sp, lr}^
    17dc:	andsle	r2, r4, r1, lsl #6
    17e0:	stc2l	0, cr15, [r2], #-4
    17e4:			; <UNDEFINED> instruction: 0xb3264605
    17e8:	andcs	r4, r5, #32, 18	; 0x80000
    17ec:	ldrbtmi	r2, [r9], #-0
    17f0:	bl	fe6bf7f4 <strspn@plt+0xfe6be640>
    17f4:	cmnlt	r5, #6291456	; 0x600000
    17f8:	tstlt	r2, #2228224	; 0x220000
    17fc:	ldrtmi	r4, [r1], -fp, lsr #12
    1800:	pop	{r0, sp}
    1804:			; <UNDEFINED> instruction: 0xf7ff41f0
    1808:			; <UNDEFINED> instruction: 0xf001bc4f
    180c:	strmi	pc, [r5], -r3, ror #25
    1810:	ldmdbmi	r7, {r1, r2, r3, r4, r5, r8, ip, sp, pc}
    1814:	andcs	r4, r5, #56, 12	; 0x3800000
    1818:			; <UNDEFINED> instruction: 0xf7ff4479
    181c:	strmi	lr, [r6], -r6, lsl #23
    1820:	ldmdbmi	r4, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1824:	andcs	r4, r5, #48, 12	; 0x3000000
    1828:			; <UNDEFINED> instruction: 0xf7ff4479
    182c:			; <UNDEFINED> instruction: 0x4606eb7e
    1830:	ldmdbmi	r1, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1834:	andcs	r4, r5, #48, 12	; 0x3000000
    1838:			; <UNDEFINED> instruction: 0xf7ff4479
    183c:			; <UNDEFINED> instruction: 0x4606eb76
    1840:			; <UNDEFINED> instruction: 0xf7ffe7d9
    1844:	strtmi	lr, [fp], -lr, asr #23
    1848:	pop	{r0, r4, r5, r9, sl, lr}
    184c:			; <UNDEFINED> instruction: 0x460241f0
    1850:			; <UNDEFINED> instruction: 0xf7ff2001
    1854:	stmdbmi	r9, {r0, r3, r5, sl, fp, ip, sp, pc}
    1858:	andcs	r4, r5, #40, 12	; 0x2800000
    185c:			; <UNDEFINED> instruction: 0xf7ff4479
    1860:	strmi	lr, [r1], -r4, ror #22
    1864:			; <UNDEFINED> instruction: 0xf7ff2001
    1868:	svclt	0x0000ec4c
    186c:	andeq	r2, r0, r2, lsl #9
    1870:	muleq	r0, ip, r4
    1874:	andeq	r2, r0, ip, lsr #9
    1878:	andeq	r2, r0, r8, asr r4
    187c:	muleq	r0, ip, r4
    1880:			; <UNDEFINED> instruction: 0x4604b5f8
    1884:	strmi	r6, [lr], -r0, lsl #16
    1888:	stmiblt	r8, {r0, r1, r2, r4, r9, sl, lr}^
    188c:			; <UNDEFINED> instruction: 0xf0137d23
    1890:	andle	r0, r0, r2, lsl #10
    1894:	stmdavs	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    1898:			; <UNDEFINED> instruction: 0x4631463a
    189c:	ldc	7, cr15, [lr], {255}	; 0xff
    18a0:	stmdavs	r0!, {fp, sp}
    18a4:	stmdacs	r0, {r0, r1, r2, r4, r8, r9, fp, ip, lr, pc}
    18a8:	ldmib	r4, {r2, r4, r5, r6, r7, ip, lr, pc}^
    18ac:			; <UNDEFINED> instruction: 0xf7ff2101
    18b0:	stmdacs	r0, {r1, r4, r6, sl, fp, sp, lr, pc}
    18b4:			; <UNDEFINED> instruction: 0x4620db12
    18b8:	pop	{r0, r8, sp}
    18bc:			; <UNDEFINED> instruction: 0xe78340f8
    18c0:	ldrdcs	lr, [r1, -r4]
    18c4:	mcrr	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    18c8:	blle	2cb8d0 <strspn@plt+0x2ca71c>
    18cc:	strtmi	r2, [r0], -r0, lsl #2
    18d0:			; <UNDEFINED> instruction: 0xff7af7ff
    18d4:	ldrdcs	lr, [r1, -sl]
    18d8:			; <UNDEFINED> instruction: 0xff52f7ff
    18dc:	strtmi	r6, [r9], -r0, lsr #16
    18e0:			; <UNDEFINED> instruction: 0xff4ef7ff
    18e4:	tstcs	r1, r0, lsr #16
    18e8:			; <UNDEFINED> instruction: 0xff4af7ff
    18ec:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    18f0:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    18f4:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    18f8:			; <UNDEFINED> instruction: 0xf7ff4620
    18fc:			; <UNDEFINED> instruction: 0x4607eb3c
    1900:			; <UNDEFINED> instruction: 0xf7ff4620
    1904:	strmi	lr, [r6], -ip, ror #21
    1908:			; <UNDEFINED> instruction: 0xf7ff4620
    190c:	strmi	lr, [r4], -lr, ror #23
    1910:			; <UNDEFINED> instruction: 0xb128bb66
    1914:	bl	fe53f918 <strspn@plt+0xfe53e764>
    1918:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    191c:	tstle	r7, r9, lsl #22
    1920:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1924:			; <UNDEFINED> instruction: 0x4620681c
    1928:	bl	93f92c <strspn@plt+0x93e778>
    192c:	strtmi	r4, [r0], -r6, lsl #12
    1930:	b	ff53f934 <strspn@plt+0xff53e780>
    1934:	strtmi	r4, [r0], -r5, lsl #12
    1938:	bl	ff5bf93c <strspn@plt+0xff5be788>
    193c:	bllt	f53154 <strspn@plt+0xf51fa0>
    1940:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1944:	bl	1f3f948 <strspn@plt+0x1f3e794>
    1948:	blcs	25b95c <strspn@plt+0x25a7a8>
    194c:	ldfltp	f5, [r8, #44]!	; 0x2c
    1950:	rscle	r2, r5, r0, lsr #22
    1954:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1958:	andcs	r2, r0, r5, lsl #4
    195c:			; <UNDEFINED> instruction: 0xf7ff4479
    1960:			; <UNDEFINED> instruction: 0xf7ffeae4
    1964:	ldrdcs	lr, [r1], -r4
    1968:	b	ff1bf96c <strspn@plt+0xff1be7b8>
    196c:	bl	1a3f970 <strspn@plt+0x1a3e7bc>
    1970:	stccs	8, cr6, [r0], {3}
    1974:	blcs	83612c <strspn@plt+0x834f78>
    1978:	andvs	fp, r4, r8, lsl pc
    197c:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1980:	andcs	r2, r0, r5, lsl #4
    1984:			; <UNDEFINED> instruction: 0xf7ff4479
    1988:			; <UNDEFINED> instruction: 0xf7ffead0
    198c:	ubfx	lr, r4, #22, #11
    1990:	mvnle	r2, r0, lsl #16
    1994:	bl	153f998 <strspn@plt+0x153e7e4>
    1998:	blcs	81b9ac <strspn@plt+0x81a7f8>
    199c:	andvs	fp, r4, r8, lsl pc
    19a0:	svclt	0x0000e7e1
    19a4:			; <UNDEFINED> instruction: 0x000135b2
    19a8:	andeq	r0, r0, r8, asr #2
    19ac:	andeq	r0, r0, ip, lsr r1
    19b0:	ldrdeq	r2, [r0], -r4
    19b4:	andeq	r2, r0, ip, lsr #7
    19b8:	andvs	r2, fp, r0, lsl #6
    19bc:			; <UNDEFINED> instruction: 0xb328b410
    19c0:	mulmi	r0, r0, r9
    19c4:	tstle	ip, pc, lsr #24
    19c8:	mulcc	r1, r0, r9
    19cc:	andcc	r4, r1, r4, lsl #12
    19d0:	rscsle	r2, r9, pc, lsr #22
    19d4:	andvs	r2, fp, r1, lsl #6
    19d8:	mulcc	r1, r4, r9
    19dc:	svclt	0x00182b2f
    19e0:	andle	r2, sl, r0, lsl #22
    19e4:			; <UNDEFINED> instruction: 0xf1c04603
    19e8:	ldmdane	sl, {r1}
    19ec:			; <UNDEFINED> instruction: 0xf913600a
    19f0:	bcs	d5fc <strspn@plt+0xc448>
    19f4:	bcs	bf165c <strspn@plt+0xbf04a8>
    19f8:			; <UNDEFINED> instruction: 0x4620d1f7
    19fc:	blmi	13fb78 <strspn@plt+0x13e9c4>
    1a00:	stccs	7, cr4, [r0], {112}	; 0x70
    1a04:			; <UNDEFINED> instruction: 0x4604d0f9
    1a08:	strb	r3, [r3, r1]!
    1a0c:	ldrb	r4, [r4, r4, lsl #12]!
    1a10:			; <UNDEFINED> instruction: 0x460eb570
    1a14:	mulne	r0, r0, r9
    1a18:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    1a1c:	cmplt	r1, r8, lsl #12
    1a20:			; <UNDEFINED> instruction: 0x4630295c
    1a24:			; <UNDEFINED> instruction: 0xf7ffd008
    1a28:	ldmdblt	r8!, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    1a2c:	strpl	r3, [r9, -r1, lsl #8]!
    1a30:	stmdbcs	r0, {r5, r9, sl, lr}
    1a34:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    1a38:			; <UNDEFINED> instruction: 0xf993192b
    1a3c:			; <UNDEFINED> instruction: 0xb12b3001
    1a40:	strpl	r3, [r9, -r2, lsl #8]!
    1a44:	stmdbcs	r0, {r5, r9, sl, lr}
    1a48:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    1a4c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1a50:	mvnsmi	lr, sp, lsr #18
    1a54:	bmi	8d32b4 <strspn@plt+0x8d2100>
    1a58:	blmi	8edc68 <strspn@plt+0x8ecab4>
    1a5c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    1a60:	strmi	r4, [r8], r4, lsl #12
    1a64:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1a68:			; <UNDEFINED> instruction: 0xf04f9301
    1a6c:	strls	r0, [r0, -r0, lsl #6]
    1a70:	b	ff9bfa74 <strspn@plt+0xff9be8c0>
    1a74:	tstlt	r4, r7
    1a78:	mulcc	r0, r4, r9
    1a7c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    1a80:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    1a84:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    1a88:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1a8c:	bl	e3fa90 <strspn@plt+0xe3e8dc>
    1a90:	ldrtmi	r4, [fp], -r5, lsl #12
    1a94:			; <UNDEFINED> instruction: 0x46694632
    1a98:			; <UNDEFINED> instruction: 0xf7ff4620
    1a9c:	stmdavs	fp!, {r6, r9, fp, sp, lr, pc}
    1aa0:	blls	300f4 <strspn@plt+0x2ef40>
    1aa4:	rscle	r4, sl, r3, lsr #5
    1aa8:			; <UNDEFINED> instruction: 0xf993b11b
    1aac:	blcs	dab4 <strspn@plt+0xc900>
    1ab0:	bmi	43624c <strspn@plt+0x435098>
    1ab4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1ab8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1abc:	subsmi	r9, sl, r1, lsl #22
    1ac0:	andlt	sp, r2, sp, lsl #2
    1ac4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1ac8:	blcs	8942fc <strspn@plt+0x893148>
    1acc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1ad0:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    1ad4:	strbmi	r4, [r2], -r3, lsr #12
    1ad8:			; <UNDEFINED> instruction: 0xf7ff4479
    1adc:			; <UNDEFINED> instruction: 0xf7ffea40
    1ae0:	svclt	0x0000ea32
    1ae4:	andeq	r3, r1, r6, asr #8
    1ae8:	andeq	r0, r0, r4, lsr r1
    1aec:	andeq	r3, r1, lr, ror r5
    1af0:	andeq	r2, r0, ip, lsr #14
    1af4:	andeq	r3, r1, lr, ror #7
    1af8:	andeq	r3, r1, r8, lsr r5
    1afc:	ldrdeq	r2, [r0], -ip
    1b00:	addlt	fp, r3, r0, lsl #10
    1b04:	tstls	r0, r7, lsl #24
    1b08:			; <UNDEFINED> instruction: 0xf7ff9001
    1b0c:	ldrbtmi	lr, [ip], #-2714	; 0xfffff566
    1b10:	ldmib	sp, {r1, r5, r8, sp}^
    1b14:	andvs	r2, r1, r0, lsl #6
    1b18:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    1b1c:			; <UNDEFINED> instruction: 0xf7ff4479
    1b20:	svclt	0x0000ea1e
    1b24:	strdeq	r3, [r1], -r6
    1b28:	muleq	r0, r8, r6
    1b2c:			; <UNDEFINED> instruction: 0x4604b538
    1b30:			; <UNDEFINED> instruction: 0xf7ff460d
    1b34:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1b38:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1b3c:	lfmlt	f5, 1, [r8, #-0]
    1b40:	strtmi	r4, [r0], -r9, lsr #12
    1b44:			; <UNDEFINED> instruction: 0xffdcf7ff
    1b48:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1b4c:			; <UNDEFINED> instruction: 0x47706018
    1b50:			; <UNDEFINED> instruction: 0x000134ba
    1b54:	svcmi	0x00f0e92d
    1b58:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    1b5c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    1b60:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1b64:			; <UNDEFINED> instruction: 0xf8df2500
    1b68:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    1b6c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    1b70:	movwls	r6, #55323	; 0xd81b
    1b74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1b78:	strmi	lr, [r0, #-2505]	; 0xfffff637
    1b7c:	strmi	r9, [r5], -r2, lsl #4
    1b80:	b	17bfb84 <strspn@plt+0x17be9d0>
    1b84:	stccs	6, cr4, [r0, #-16]
    1b88:	adchi	pc, r9, r0
    1b8c:	mulvs	r0, r5, r9
    1b90:			; <UNDEFINED> instruction: 0xf0002e00
    1b94:			; <UNDEFINED> instruction: 0xf7ff80a4
    1b98:			; <UNDEFINED> instruction: 0x462aea1e
    1b9c:	strmi	r6, [r2], r1, lsl #16
    1ba0:			; <UNDEFINED> instruction: 0xf912e001
    1ba4:	rscslt	r6, r3, #1, 30
    1ba8:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    1bac:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    1bb0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    1bb4:	addshi	pc, r3, r0
    1bb8:	bleq	c3dff4 <strspn@plt+0xc3ce40>
    1bbc:	ldrmi	r4, [sl], -r8, lsr #12
    1bc0:	ldrbmi	r6, [r9], -r3, lsr #32
    1bc4:			; <UNDEFINED> instruction: 0xf7ff930c
    1bc8:	vmlals.f16	s28, s25, s21	; <UNPREDICTABLE>
    1bcc:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    1bd0:	smlabteq	r0, sp, r9, lr
    1bd4:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    1bd8:			; <UNDEFINED> instruction: 0xf0402d00
    1bdc:	mcrcs	0, 0, r8, cr0, cr3, {4}
    1be0:	tsthi	r6, r0	; <UNPREDICTABLE>
    1be4:	mulpl	r0, r6, r9
    1be8:			; <UNDEFINED> instruction: 0xf0002d00
    1bec:	andcs	r8, r0, #12, 2
    1bf0:	cdp	3, 0, cr2, cr8, cr0, {0}
    1bf4:			; <UNDEFINED> instruction: 0x4657ba10
    1bf8:	andsls	pc, r8, sp, asr #17
    1bfc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1c00:			; <UNDEFINED> instruction: 0x469246b1
    1c04:			; <UNDEFINED> instruction: 0xf999469b
    1c08:	bcs	1a49c14 <strspn@plt+0x1a48a60>
    1c0c:	addhi	pc, sp, r0
    1c10:	msreq	CPSR_, r2, lsr #32
    1c14:			; <UNDEFINED> instruction: 0xf0402942
    1c18:			; <UNDEFINED> instruction: 0xf99980e9
    1c1c:	bcs	9c2c <strspn@plt+0x8a78>
    1c20:	bicshi	pc, r3, r0
    1c24:	b	1fbfc28 <strspn@plt+0x1fbea74>
    1c28:	subsle	r2, r8, r0, lsl #16
    1c2c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    1c30:			; <UNDEFINED> instruction: 0x4630d055
    1c34:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c38:	movweq	lr, #47706	; 0xba5a
    1c3c:	cmple	lr, r5, lsl #12
    1c40:	mulne	r0, r9, r9
    1c44:	suble	r2, sl, r0, lsl #18
    1c48:			; <UNDEFINED> instruction: 0x462a4630
    1c4c:			; <UNDEFINED> instruction: 0xf7ff4649
    1c50:	stmdacs	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
    1c54:			; <UNDEFINED> instruction: 0xf919d143
    1c58:	strbmi	ip, [sp], #-5
    1c5c:	svceq	0x0030f1bc
    1c60:			; <UNDEFINED> instruction: 0xf108d10a
    1c64:	bl	fea03c70 <strspn@plt+0xfea02abc>
    1c68:	bl	142884 <strspn@plt+0x1416d0>
    1c6c:			; <UNDEFINED> instruction: 0xf9150803
    1c70:			; <UNDEFINED> instruction: 0xf1bccf01
    1c74:	rscsle	r0, r8, r0, lsr pc
    1c78:			; <UNDEFINED> instruction: 0xf833683b
    1c7c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    1c80:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    1c84:	ldrle	r4, [lr, #1705]!	; 0x6a9
    1c88:	strtmi	r2, [r8], -r0, lsl #6
    1c8c:	bne	43d4f4 <strspn@plt+0x43c340>
    1c90:	eorvs	r4, r3, sl, lsl r6
    1c94:			; <UNDEFINED> instruction: 0xf7ff930c
    1c98:			; <UNDEFINED> instruction: 0xf8dde942
    1c9c:	strmi	r9, [r9, #48]!	; 0x30
    1ca0:	strmi	r6, [r2], r5, lsr #16
    1ca4:			; <UNDEFINED> instruction: 0xf000468b
    1ca8:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    1cac:	adchi	pc, r6, r0
    1cb0:	mvnscc	pc, #16, 2
    1cb4:			; <UNDEFINED> instruction: 0xf1419304
    1cb8:	movwls	r3, #21503	; 0x53ff
    1cbc:	ldrdeq	lr, [r4, -sp]
    1cc0:	mvnscc	pc, #79	; 0x4f
    1cc4:	andeq	pc, r2, #111	; 0x6f
    1cc8:	svclt	0x0008428b
    1ccc:			; <UNDEFINED> instruction: 0xd3274282
    1cd0:	svceq	0x0000f1b9
    1cd4:			; <UNDEFINED> instruction: 0xf999d003
    1cd8:	bcs	9ce0 <strspn@plt+0x8b2c>
    1cdc:	tstcs	r6, #-1073741788	; 0xc0000024
    1ce0:	ldreq	pc, [r5, #-111]	; 0xffffff91
    1ce4:	bmi	ff499d78 <strspn@plt+0xff498bc4>
    1ce8:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    1cec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1cf0:	subsmi	r9, sl, sp, lsl #22
    1cf4:	orrshi	pc, r6, r0, asr #32
    1cf8:	andlt	r4, pc, r8, lsr #12
    1cfc:	blhi	bcff8 <strspn@plt+0xbbe44>
    1d00:	svchi	0x00f0e8bd
    1d04:			; <UNDEFINED> instruction: 0xf1109b01
    1d08:			; <UNDEFINED> instruction: 0xf04f37ff
    1d0c:			; <UNDEFINED> instruction: 0xf06f31ff
    1d10:			; <UNDEFINED> instruction: 0xf1430002
    1d14:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    1d18:	adcsmi	fp, r8, #8, 30
    1d1c:	svcge	0x005ff4bf
    1d20:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    1d24:	rsbmi	sp, fp, #913408	; 0xdf000
    1d28:			; <UNDEFINED> instruction: 0xf999e7dc
    1d2c:			; <UNDEFINED> instruction: 0xf0222002
    1d30:	bcs	10825b8 <strspn@plt+0x1081404>
    1d34:	svcge	0x0076f47f
    1d38:	mulcs	r3, r9, r9
    1d3c:			; <UNDEFINED> instruction: 0xf47f2a00
    1d40:			; <UNDEFINED> instruction: 0x464eaf71
    1d44:	orrvs	pc, r0, #1325400064	; 0x4f000000
    1d48:			; <UNDEFINED> instruction: 0x9018f8dd
    1d4c:	blge	13c488 <strspn@plt+0x13b2d4>
    1d50:	ldcmi	3, cr9, [r8, #24]!
    1d54:	mulne	r0, r6, r9
    1d58:			; <UNDEFINED> instruction: 0x4628447d
    1d5c:			; <UNDEFINED> instruction: 0xf7ff9109
    1d60:	stmdbls	r9, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
    1d64:			; <UNDEFINED> instruction: 0xf0002800
    1d68:	blne	10e2254 <strspn@plt+0x10e10a0>
    1d6c:			; <UNDEFINED> instruction: 0xf1039309
    1d70:			; <UNDEFINED> instruction: 0xf1be0e01
    1d74:			; <UNDEFINED> instruction: 0xf0000f00
    1d78:	blls	1a22a8 <strspn@plt+0x1a10f4>
    1d7c:	mrscs	r2, (UNDEF: 0)
    1d80:	blvc	ff8fc6c4 <strspn@plt+0xff8fb510>
    1d84:	blls	537f4 <strspn@plt+0x52640>
    1d88:			; <UNDEFINED> instruction: 0xf0402b00
    1d8c:	b	1422254 <strspn@plt+0x14210a0>
    1d90:	cmple	r7, r1, lsl #6
    1d94:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    1d98:	rdfnee	f0, f5, f0
    1d9c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    1da0:	and	r4, r4, ip, lsr #13
    1da4:	movweq	lr, #23124	; 0x5a54
    1da8:	ldfccp	f7, [pc], #48	; 1de0 <strspn@plt+0xc2c>
    1dac:	blx	3628e <strspn@plt+0x350da>
    1db0:			; <UNDEFINED> instruction: 0xf1bcf20b
    1db4:	blx	291dba <strspn@plt+0x290c06>
    1db8:	blx	fe80a5c6 <strspn@plt+0xfe809412>
    1dbc:	strmi	r0, [sl], #-266	; 0xfffffef6
    1dc0:			; <UNDEFINED> instruction: 0xf0004611
    1dc4:	strcs	r8, [r0], #-252	; 0xffffff04
    1dc8:	bcs	b1d0 <strspn@plt+0xa01c>
    1dcc:	blx	fe83617e <strspn@plt+0xfe834fca>
    1dd0:			; <UNDEFINED> instruction: 0xf04f670a
    1dd4:	blx	fea855de <strspn@plt+0xfea8442a>
    1dd8:	ldrtmi	r2, [lr], -r2, lsl #6
    1ddc:	bl	10c843c <strspn@plt+0x10c7288>
    1de0:	blcs	2a20 <strspn@plt+0x186c>
    1de4:	strcs	sp, [r1], #-222	; 0xffffff22
    1de8:	ldrb	r2, [fp, r0, lsl #10]
    1dec:			; <UNDEFINED> instruction: 0xf47f2a00
    1df0:			; <UNDEFINED> instruction: 0xe7a6af19
    1df4:			; <UNDEFINED> instruction: 0xf43f2d00
    1df8:			; <UNDEFINED> instruction: 0xe791af72
    1dfc:	movweq	lr, #47706	; 0xba5a
    1e00:	svcge	0x0066f47f
    1e04:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    1e08:	stmib	r9, {sl, ip, sp}^
    1e0c:	strb	r3, [sl, -r0, lsl #8]!
    1e10:	strcc	lr, [r0], #-2525	; 0xfffff623
    1e14:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    1e18:	strb	r3, [r4, -r0, lsl #8]!
    1e1c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    1e20:	smlabteq	r0, sp, r9, lr
    1e24:	streq	pc, [r1, #-111]!	; 0xffffff91
    1e28:	tstlt	r3, r2, lsl #22
    1e2c:			; <UNDEFINED> instruction: 0xf8c39b02
    1e30:	ldmib	sp, {sp, lr, pc}^
    1e34:	strmi	r1, [fp], -r4, lsl #4
    1e38:	svclt	0x00144313
    1e3c:	movwcs	r2, #769	; 0x301
    1e40:	svceq	0x0000f1be
    1e44:	movwcs	fp, #3848	; 0xf08
    1e48:			; <UNDEFINED> instruction: 0xf0002b00
    1e4c:	blls	262120 <strspn@plt+0x260f6c>
    1e50:			; <UNDEFINED> instruction: 0xf8cd2001
    1e54:	tstcs	r0, r4, lsr #32
    1e58:	ldfccp	f7, [pc], #12	; 1e6c <strspn@plt+0xcb8>
    1e5c:	strtmi	r9, [r8], r6, lsl #22
    1e60:	b	13e6e70 <strspn@plt+0x13e5cbc>
    1e64:	ldrmi	r7, [sl], r3, ror #23
    1e68:	b	1539e80 <strspn@plt+0x1538ccc>
    1e6c:			; <UNDEFINED> instruction: 0xf10c0305
    1e70:			; <UNDEFINED> instruction: 0xd11d3cff
    1e74:	vqdmulh.s<illegal width 8>	d15, d11, d0
    1e78:	svccc	0x00fff1bc
    1e7c:	andcs	pc, r1, #10240	; 0x2800
    1e80:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    1e84:	ldrmi	r4, [r1], -sl, lsl #8
    1e88:	strcs	sp, [r0], #-18	; 0xffffffee
    1e8c:	bcs	b294 <strspn@plt+0xa0e0>
    1e90:	blx	fe836246 <strspn@plt+0xfe835092>
    1e94:			; <UNDEFINED> instruction: 0xf04f670a
    1e98:	blx	fea856a2 <strspn@plt+0xfea844ee>
    1e9c:	ldrtmi	r2, [lr], -r2, lsl #6
    1ea0:	bl	10c8500 <strspn@plt+0x10c734c>
    1ea4:	blcs	2ae4 <strspn@plt+0x1930>
    1ea8:	strcs	sp, [r1], #-223	; 0xffffff21
    1eac:	ldrb	r2, [ip, r0, lsl #10]
    1eb0:	smlabteq	r6, sp, r9, lr
    1eb4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    1eb8:			; <UNDEFINED> instruction: 0xf04f0104
    1ebc:			; <UNDEFINED> instruction: 0x9c020a0a
    1ec0:	bleq	3e004 <strspn@plt+0x3ce50>
    1ec4:			; <UNDEFINED> instruction: 0xf8dd2900
    1ec8:	svclt	0x00088024
    1ecc:	tstle	r1, #720896	; 0xb0000
    1ed0:	movweq	lr, #43802	; 0xab1a
    1ed4:	andeq	lr, fp, #76800	; 0x12c00
    1ed8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1edc:	movweq	lr, #43795	; 0xab13
    1ee0:	andeq	lr, fp, #67584	; 0x10800
    1ee4:	beq	fcb38 <strspn@plt+0xfb984>
    1ee8:	bleq	bcbf8 <strspn@plt+0xbba44>
    1eec:	svclt	0x0008458b
    1ef0:	mvnle	r4, #545259520	; 0x20800000
    1ef4:	svceq	0x0000f1b8
    1ef8:	tstcs	r0, r2, lsl r0
    1efc:	movweq	lr, #43802	; 0xab1a
    1f00:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    1f04:	andeq	lr, fp, #76800	; 0x12c00
    1f08:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    1f0c:	movweq	lr, #43795	; 0xab13
    1f10:	andeq	lr, fp, #67584	; 0x10800
    1f14:	beq	fcb68 <strspn@plt+0xfb9b4>
    1f18:	bleq	bcc28 <strspn@plt+0xbba74>
    1f1c:	mvnle	r4, r8, lsl #11
    1f20:	strcs	r2, [r0, -r1, lsl #12]
    1f24:	strmi	lr, [r9, #-2509]	; 0xfffff633
    1f28:	strmi	lr, [r4, #-2525]	; 0xfffff623
    1f2c:	andsls	pc, r0, sp, asr #17
    1f30:	strtmi	r4, [r9], -r0, lsr #12
    1f34:	movwcs	r2, #522	; 0x20a
    1f38:	stc2	0, cr15, [r0, #4]!
    1f3c:	strtmi	r4, [r9], -r0, lsr #12
    1f40:	strmi	lr, [r2, #-2509]	; 0xfffff633
    1f44:			; <UNDEFINED> instruction: 0x46994690
    1f48:	movwcs	r2, #522	; 0x20a
    1f4c:	ldc2	0, cr15, [r6, #4]
    1f50:	bl	11c8624 <strspn@plt+0x11c7470>
    1f54:	ldmne	fp, {r0, r1, r2, sl, fp}^
    1f58:			; <UNDEFINED> instruction: 0x0c0ceb4c
    1f5c:	bl	13085d0 <strspn@plt+0x130741c>
    1f60:	ldrtmi	r0, [r2], -r7, lsl #24
    1f64:			; <UNDEFINED> instruction: 0x463b18de
    1f68:	streq	lr, [ip, -ip, asr #22]
    1f6c:	strmi	r4, [sp], -r4, lsl #12
    1f70:	svceq	0x0000f1b8
    1f74:			; <UNDEFINED> instruction: 0x4650d014
    1f78:			; <UNDEFINED> instruction: 0xf0014659
    1f7c:			; <UNDEFINED> instruction: 0x4642fd7f
    1f80:			; <UNDEFINED> instruction: 0xf001464b
    1f84:			; <UNDEFINED> instruction: 0x460bfd7b
    1f88:	ldmib	sp, {r1, r9, sl, lr}^
    1f8c:			; <UNDEFINED> instruction: 0xf0010106
    1f90:	blls	4156c <strspn@plt+0x403b8>
    1f94:	movwls	r1, #2075	; 0x81b
    1f98:	bl	1068ba4 <strspn@plt+0x10679f0>
    1f9c:	movwls	r0, #4867	; 0x1303
    1fa0:	movwcs	lr, #10717	; 0x29dd
    1fa4:	svclt	0x00082b00
    1fa8:	sbcle	r2, r1, #40960	; 0xa000
    1fac:	strmi	lr, [r9, #-2525]	; 0xfffff623
    1fb0:			; <UNDEFINED> instruction: 0x9010f8dd
    1fb4:	movwcs	lr, #2525	; 0x9dd
    1fb8:	movwcs	lr, #2505	; 0x9c9
    1fbc:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    1fc0:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    1fc4:	smlabteq	r0, sp, r9, lr
    1fc8:	strbmi	lr, [lr], -lr, lsr #14
    1fcc:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1fd0:			; <UNDEFINED> instruction: 0x9018f8dd
    1fd4:	blge	13c710 <strspn@plt+0x13b55c>
    1fd8:	ldrt	r9, [sl], r6, lsl #6
    1fdc:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    1fe0:			; <UNDEFINED> instruction: 0xf7ff4628
    1fe4:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
    1fe8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    1fec:	blls	3b9d0 <strspn@plt+0x3a81c>
    1ff0:	stcls	7, cr2, [r6, #-0]
    1ff4:	blx	fe893866 <strspn@plt+0xfe8926b2>
    1ff8:	ldrmi	r2, [lr], -r5, lsl #6
    1ffc:	blx	ff8e8c0a <strspn@plt+0xff8e7a56>
    2000:	svccs	0x00006705
    2004:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    2008:	tstcs	r0, r1
    200c:	blls	bbb10 <strspn@plt+0xba95c>
    2010:	blcs	139ec <strspn@plt+0x12838>
    2014:	svcge	0x000af47f
    2018:	strcc	lr, [r0], #-2525	; 0xfffff623
    201c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    2020:	strbt	r3, [r0], -r0, lsl #8
    2024:	svc	0x008ef7fe
    2028:	andeq	r3, r1, sl, lsr r3
    202c:	andeq	r0, r0, r4, lsr r1
    2030:			; <UNDEFINED> instruction: 0x000131ba
    2034:	andeq	r2, r0, r8, ror #8
    2038:	andeq	r2, r0, lr, ror #3
    203c:			; <UNDEFINED> instruction: 0xf7ff2200
    2040:	svclt	0x0000bd89
    2044:	mvnsmi	lr, sp, lsr #18
    2048:	strmi	r4, [r7], -r8, lsl #13
    204c:			; <UNDEFINED> instruction: 0x4605b1d8
    2050:			; <UNDEFINED> instruction: 0xf7fee007
    2054:	rsclt	lr, r4, #192, 30	; 0x300
    2058:			; <UNDEFINED> instruction: 0xf8336803
    205c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2060:	strtmi	sp, [lr], -r4, lsl #10
    2064:	blmi	804c0 <strspn@plt+0x7f30c>
    2068:	mvnsle	r2, r0, lsl #24
    206c:	svceq	0x0000f1b8
    2070:			; <UNDEFINED> instruction: 0xf8c8d001
    2074:	adcsmi	r6, lr, #0
    2078:			; <UNDEFINED> instruction: 0xf996d908
    207c:	andcs	r3, r1, r0
    2080:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    2084:	strdlt	r8, [r9, -r0]
    2088:	andeq	pc, r0, r8, asr #17
    208c:	ldmfd	sp!, {sp}
    2090:	svclt	0x000081f0
    2094:	mvnsmi	lr, sp, lsr #18
    2098:	strmi	r4, [r7], -r8, lsl #13
    209c:			; <UNDEFINED> instruction: 0x4605b1d8
    20a0:			; <UNDEFINED> instruction: 0xf7fee007
    20a4:	rsclt	lr, r4, #152, 30	; 0x260
    20a8:			; <UNDEFINED> instruction: 0xf8336803
    20ac:	ldrbeq	r3, [fp], #20
    20b0:	strtmi	sp, [lr], -r4, lsl #10
    20b4:	blmi	80510 <strspn@plt+0x7f35c>
    20b8:	mvnsle	r2, r0, lsl #24
    20bc:	svceq	0x0000f1b8
    20c0:			; <UNDEFINED> instruction: 0xf8c8d001
    20c4:	adcsmi	r6, lr, #0
    20c8:			; <UNDEFINED> instruction: 0xf996d908
    20cc:	andcs	r3, r1, r0
    20d0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    20d4:	strdlt	r8, [r9, -r0]
    20d8:	andeq	pc, r0, r8, asr #17
    20dc:	ldmfd	sp!, {sp}
    20e0:	svclt	0x000081f0
    20e4:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    20e8:	strdlt	fp, [r2], r0
    20ec:	bmi	76cd10 <strspn@plt+0x76bb5c>
    20f0:	cfstrsge	mvf4, [sl], {121}	; 0x79
    20f4:	blvc	140248 <strspn@plt+0x13f094>
    20f8:	stmpl	sl, {r1, r2, r9, sl, lr}
    20fc:	andls	r6, r1, #1179648	; 0x120000
    2100:	andeq	pc, r0, #79	; 0x4f
    2104:	and	r9, r5, r0, lsl #6
    2108:	ldrtmi	r4, [r0], -r9, lsr #12
    210c:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    2110:	cmnlt	r0, r8, lsl #8
    2114:	stcne	8, cr15, [r8], {84}	; 0x54
    2118:			; <UNDEFINED> instruction: 0xf854b1b1
    211c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    2120:			; <UNDEFINED> instruction: 0x4630b195
    2124:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2128:	mvnle	r2, r0, lsl #16
    212c:	bmi	38a138 <strspn@plt+0x388f84>
    2130:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    2134:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2138:	subsmi	r9, sl, r1, lsl #22
    213c:	andlt	sp, r2, sp, lsl #2
    2140:	ldrhtmi	lr, [r0], #141	; 0x8d
    2144:	ldrbmi	fp, [r0, -r3]!
    2148:	ldrtmi	r4, [r3], -r8, lsl #16
    214c:	ldrtmi	r4, [sl], -r8, lsl #18
    2150:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    2154:			; <UNDEFINED> instruction: 0xf7fe6800
    2158:			; <UNDEFINED> instruction: 0xf7feefd4
    215c:	svclt	0x0000eef4
    2160:			; <UNDEFINED> instruction: 0x00012db4
    2164:	andeq	r0, r0, r4, lsr r1
    2168:	andeq	r2, r1, r2, ror sp
    216c:			; <UNDEFINED> instruction: 0x00012eb4
    2170:	andeq	r2, r0, r2, rrx
    2174:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2178:	subslt	r4, r4, #16777216	; 0x1000000
    217c:	and	r4, r3, r3, lsl #12
    2180:	mulle	r8, r4, r2
    2184:	andle	r4, r5, fp, lsl #5
    2188:	mulcs	r0, r3, r9
    218c:	movwcc	r4, #5656	; 0x1618
    2190:	mvnsle	r2, r0, lsl #20
    2194:			; <UNDEFINED> instruction: 0xf85d2000
    2198:	ldrbmi	r4, [r0, -r4, lsl #22]!
    219c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    21a0:	andcs	fp, sl, #56, 10	; 0xe000000
    21a4:	strmi	r4, [sp], -r4, lsl #12
    21a8:	stc2l	7, cr15, [r0], {255}	; 0xff
    21ac:	svccc	0x0080f5b0
    21b0:	addlt	sp, r0, #268435456	; 0x10000000
    21b4:			; <UNDEFINED> instruction: 0x4629bd38
    21b8:			; <UNDEFINED> instruction: 0xf7ff4620
    21bc:	svclt	0x0000fca1
    21c0:	andscs	fp, r0, #56, 10	; 0xe000000
    21c4:	strmi	r4, [sp], -r4, lsl #12
    21c8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    21cc:	svccc	0x0080f5b0
    21d0:	addlt	sp, r0, #268435456	; 0x10000000
    21d4:			; <UNDEFINED> instruction: 0x4629bd38
    21d8:			; <UNDEFINED> instruction: 0xf7ff4620
    21dc:	svclt	0x0000fc91
    21e0:	strt	r2, [r3], #522	; 0x20a
    21e4:	strt	r2, [r1], #528	; 0x210
    21e8:	blmi	8d4a78 <strspn@plt+0x8d38c4>
    21ec:	ldrblt	r4, [r0, #1146]!	; 0x47a
    21f0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    21f4:	strmi	r2, [r4], -r0, lsl #12
    21f8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    21fc:			; <UNDEFINED> instruction: 0xf04f9301
    2200:	strls	r0, [r0], -r0, lsl #6
    2204:	svc	0x001cf7fe
    2208:	tstlt	r4, r6
    220c:	mulcc	r0, r4, r9
    2210:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2214:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2218:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    221c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2220:	svc	0x006ef7fe
    2224:	ldrtmi	r4, [r3], -r5, lsl #12
    2228:	strbtmi	r2, [r9], -sl, lsl #4
    222c:			; <UNDEFINED> instruction: 0xf7fe4620
    2230:	stmdavs	fp!, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    2234:	blls	30868 <strspn@plt+0x2f6b4>
    2238:	rscle	r4, sl, r3, lsr #5
    223c:			; <UNDEFINED> instruction: 0xf993b11b
    2240:	blcs	e248 <strspn@plt+0xd094>
    2244:	bmi	3f69e0 <strspn@plt+0x3f582c>
    2248:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    224c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2250:	subsmi	r9, sl, r1, lsl #22
    2254:	andlt	sp, r3, ip, lsl #2
    2258:	bmi	2f1a20 <strspn@plt+0x2f086c>
    225c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2260:	bicsle	r6, r6, r0, lsl r8
    2264:	strtmi	r4, [r3], -r9, lsl #18
    2268:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    226c:	mrc	7, 3, APSR_nzcv, cr6, cr14, {7}
    2270:	mcr	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2274:			; <UNDEFINED> instruction: 0x00012cb8
    2278:	andeq	r0, r0, r4, lsr r1
    227c:	andeq	r2, r1, sl, ror #27
    2280:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    2284:	andeq	r2, r1, sl, asr ip
    2288:	andeq	r2, r1, r6, lsr #27
    228c:	andeq	r1, r0, sl, asr #30
    2290:			; <UNDEFINED> instruction: 0x4606b5f8
    2294:			; <UNDEFINED> instruction: 0xf7ff460f
    2298:			; <UNDEFINED> instruction: 0xf110ffa7
    229c:			; <UNDEFINED> instruction: 0xf1414400
    22a0:	cfstr32cs	mvfx0, [r1, #-0]
    22a4:	stccs	15, cr11, [r0], {8}
    22a8:	lfmlt	f5, 3, [r8]
    22ac:	mcr	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    22b0:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    22b4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    22b8:	andvs	r4, r4, sl, lsr r6
    22bc:	stmdbmi	r3, {r3, fp, sp, lr}
    22c0:			; <UNDEFINED> instruction: 0xf7fe4479
    22c4:	svclt	0x0000ee4c
    22c8:	andeq	r2, r1, lr, asr #26
    22cc:	strdeq	r1, [r0], -r4
    22d0:			; <UNDEFINED> instruction: 0x4605b538
    22d4:			; <UNDEFINED> instruction: 0xf7ff460c
    22d8:			; <UNDEFINED> instruction: 0xf500ffdb
    22dc:			; <UNDEFINED> instruction: 0xf5b34300
    22e0:	andle	r3, r1, #128, 30	; 0x200
    22e4:	lfmlt	f3, 1, [r8, #-0]
    22e8:	mcr	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    22ec:	strtmi	r4, [r2], -r5, lsl #18
    22f0:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    22f4:	andvs	r4, r4, fp, lsr #12
    22f8:	stmdbmi	r3, {r3, fp, sp, lr}
    22fc:			; <UNDEFINED> instruction: 0xf7fe4479
    2300:	svclt	0x0000ee2e
    2304:	andeq	r2, r1, r2, lsl sp
    2308:			; <UNDEFINED> instruction: 0x00001eb8
    230c:			; <UNDEFINED> instruction: 0xf7ff220a
    2310:	svclt	0x0000bb9f
    2314:			; <UNDEFINED> instruction: 0xf7ff2210
    2318:	svclt	0x0000bb9b
    231c:	blmi	894ba8 <strspn@plt+0x8939f4>
    2320:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2324:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2328:	strmi	r2, [r4], -r0, lsl #12
    232c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2330:			; <UNDEFINED> instruction: 0xf04f9301
    2334:	strls	r0, [r0], -r0, lsl #6
    2338:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    233c:	tstlt	r4, r6
    2340:	mulcc	r0, r4, r9
    2344:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2348:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    234c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2350:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2354:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    2358:	strbtmi	r4, [r9], -r5, lsl #12
    235c:			; <UNDEFINED> instruction: 0xf7fe4620
    2360:	stmdavs	fp!, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    2364:	blls	30998 <strspn@plt+0x2f7e4>
    2368:	rscle	r4, ip, r3, lsr #5
    236c:			; <UNDEFINED> instruction: 0xf993b11b
    2370:	blcs	e378 <strspn@plt+0xd1c4>
    2374:	bmi	3f6b18 <strspn@plt+0x3f5964>
    2378:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    237c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2380:	subsmi	r9, sl, r1, lsl #22
    2384:	andlt	sp, r3, ip, lsl #2
    2388:	bmi	2f1b50 <strspn@plt+0x2f099c>
    238c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2390:	bicsle	r6, r8, r0, lsl r8
    2394:	strtmi	r4, [r3], -r9, lsl #18
    2398:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    239c:	ldcl	7, cr15, [lr, #1016]	; 0x3f8
    23a0:	ldcl	7, cr15, [r0, #1016]	; 0x3f8
    23a4:	andeq	r2, r1, r4, lsl #23
    23a8:	andeq	r0, r0, r4, lsr r1
    23ac:			; <UNDEFINED> instruction: 0x00012cb6
    23b0:	andeq	r1, r0, r4, ror #28
    23b4:	andeq	r2, r1, sl, lsr #22
    23b8:	andeq	r2, r1, r6, ror ip
    23bc:	andeq	r1, r0, sl, lsl lr
    23c0:	blmi	8d4c50 <strspn@plt+0x8d3a9c>
    23c4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    23c8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    23cc:	strmi	r2, [r4], -r0, lsl #12
    23d0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    23d4:			; <UNDEFINED> instruction: 0xf04f9301
    23d8:	strls	r0, [r0], -r0, lsl #6
    23dc:	mrc	7, 1, APSR_nzcv, cr0, cr14, {7}
    23e0:	tstlt	r4, r6
    23e4:	mulcc	r0, r4, r9
    23e8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    23ec:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    23f0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    23f4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    23f8:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    23fc:	andcs	r4, sl, #5242880	; 0x500000
    2400:	strtmi	r4, [r0], -r9, ror #12
    2404:	stcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    2408:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    240c:	adcmi	r9, r3, #0, 22
    2410:	tstlt	fp, fp, ror #1
    2414:	mulcc	r0, r3, r9
    2418:	mvnle	r2, r0, lsl #22
    241c:	blmi	314c60 <strspn@plt+0x313aac>
    2420:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2424:	blls	5c494 <strspn@plt+0x5b2e0>
    2428:	qaddle	r4, sl, ip
    242c:	ldcllt	0, cr11, [r0, #12]!
    2430:	blcs	894c64 <strspn@plt+0x893ab0>
    2434:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2438:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    243c:	ldrtmi	r4, [sl], -r3, lsr #12
    2440:			; <UNDEFINED> instruction: 0xf7fe4479
    2444:			; <UNDEFINED> instruction: 0xf7feed8c
    2448:	svclt	0x0000ed7e
    244c:	andeq	r2, r1, r0, ror #21
    2450:	andeq	r0, r0, r4, lsr r1
    2454:	andeq	r2, r1, r2, lsl ip
    2458:	andeq	r1, r0, r0, asr #27
    245c:	andeq	r2, r1, r4, lsl #21
    2460:	ldrdeq	r2, [r1], -r0
    2464:	andeq	r1, r0, r4, ror sp
    2468:	blmi	8d4cf8 <strspn@plt+0x8d3b44>
    246c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2470:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2474:	strmi	r2, [r4], -r0, lsl #12
    2478:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    247c:			; <UNDEFINED> instruction: 0xf04f9301
    2480:	strls	r0, [r0], -r0, lsl #6
    2484:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    2488:	tstlt	r4, r6
    248c:	mulcc	r0, r4, r9
    2490:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2494:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2498:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    249c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    24a0:	mcr	7, 1, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    24a4:	andcs	r4, sl, #5242880	; 0x500000
    24a8:	strtmi	r4, [r0], -r9, ror #12
    24ac:	stc	7, cr15, [sl, #1016]!	; 0x3f8
    24b0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    24b4:	adcmi	r9, r3, #0, 22
    24b8:	tstlt	fp, fp, ror #1
    24bc:	mulcc	r0, r3, r9
    24c0:	mvnle	r2, r0, lsl #22
    24c4:	blmi	314d08 <strspn@plt+0x313b54>
    24c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    24cc:	blls	5c53c <strspn@plt+0x5b388>
    24d0:	qaddle	r4, sl, ip
    24d4:	ldcllt	0, cr11, [r0, #12]!
    24d8:	blcs	894d0c <strspn@plt+0x893b58>
    24dc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    24e0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    24e4:	ldrtmi	r4, [sl], -r3, lsr #12
    24e8:			; <UNDEFINED> instruction: 0xf7fe4479
    24ec:			; <UNDEFINED> instruction: 0xf7feed38
    24f0:	svclt	0x0000ed2a
    24f4:	andeq	r2, r1, r8, lsr sl
    24f8:	andeq	r0, r0, r4, lsr r1
    24fc:	andeq	r2, r1, sl, ror #22
    2500:	andeq	r1, r0, r8, lsl sp
    2504:	ldrdeq	r2, [r1], -ip
    2508:	andeq	r2, r1, r8, lsr #22
    250c:	andeq	r1, r0, ip, asr #25
    2510:	blmi	654d78 <strspn@plt+0x653bc4>
    2514:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2518:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    251c:	strbtmi	r4, [r9], -ip, lsl #12
    2520:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    2524:			; <UNDEFINED> instruction: 0xf04f9303
    2528:			; <UNDEFINED> instruction: 0xf7ff0300
    252c:	orrslt	pc, r0, r7, lsl #27
    2530:	stc	7, cr15, [r6, #1016]	; 0x3f8
    2534:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    2538:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    253c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    2540:	strtmi	r4, [r2], -fp, lsr #12
    2544:			; <UNDEFINED> instruction: 0xf7fe4479
    2548:	stmdbmi	lr, {r1, r3, r8, sl, fp, sp, lr, pc}
    254c:	strtmi	r4, [r2], -fp, lsr #12
    2550:			; <UNDEFINED> instruction: 0xf7fe4479
    2554:	bmi	33dcb4 <strspn@plt+0x33cb00>
    2558:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    255c:	ldrdeq	lr, [r0, -sp]
    2560:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2564:	subsmi	r9, sl, r3, lsl #22
    2568:	andlt	sp, r5, r1, lsl #2
    256c:			; <UNDEFINED> instruction: 0xf7febd30
    2570:	svclt	0x0000ecea
    2574:	muleq	r1, r0, r9
    2578:	andeq	r0, r0, r4, lsr r1
    257c:	andeq	r2, r1, lr, asr #21
    2580:	andeq	r1, r0, r0, ror ip
    2584:	andeq	r1, r0, r4, ror #24
    2588:	andeq	r2, r1, sl, asr #18
    258c:			; <UNDEFINED> instruction: 0x460cb510
    2590:			; <UNDEFINED> instruction: 0xf7ff4611
    2594:	ldc	14, cr15, [pc, #780]	; 28a8 <strspn@plt+0x16f4>
    2598:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    259c:	vcvt.f64.s32	d7, s0
    25a0:	vstr	d21, [r4, #924]	; 0x39c
    25a4:	vadd.f32	s14, s0, s0
    25a8:	vnmul.f64	d0, d0, d5
    25ac:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    25b0:	vstr	d0, [r4, #768]	; 0x300
    25b4:	vldrlt	s0, [r0, #-4]
    25b8:	andeq	r0, r0, r0
    25bc:	smlawbmi	lr, r0, r4, r8
    25c0:	rsbsmi	pc, r0, #0, 8
    25c4:			; <UNDEFINED> instruction: 0xf5b24603
    25c8:			; <UNDEFINED> instruction: 0xf1014f80
    25cc:	push	{r2, sl, fp}
    25d0:	svclt	0x00044ff0
    25d4:			; <UNDEFINED> instruction: 0xf04f460a
    25d8:			; <UNDEFINED> instruction: 0xf1010a64
    25dc:			; <UNDEFINED> instruction: 0xf1010901
    25e0:			; <UNDEFINED> instruction: 0xf1010802
    25e4:			; <UNDEFINED> instruction: 0xf1010e03
    25e8:			; <UNDEFINED> instruction: 0xf1010705
    25ec:			; <UNDEFINED> instruction: 0xf1010606
    25f0:			; <UNDEFINED> instruction: 0xf1010507
    25f4:			; <UNDEFINED> instruction: 0xf1010408
    25f8:	svclt	0x00080009
    25fc:	blge	2c060c <strspn@plt+0x2bf458>
    2600:			; <UNDEFINED> instruction: 0xf5b2d03f
    2604:	svclt	0x00024f20
    2608:			; <UNDEFINED> instruction: 0xf04f460a
    260c:			; <UNDEFINED> instruction: 0xf8020a6c
    2610:	eorsle	sl, r6, sl, lsl #22
    2614:	svcpl	0x0000f5b2
    2618:	strmi	fp, [sl], -r2, lsl #30
    261c:	beq	18fe760 <strspn@plt+0x18fd5ac>
    2620:	blge	2c0630 <strspn@plt+0x2bf47c>
    2624:			; <UNDEFINED> instruction: 0xf5b2d02d
    2628:	svclt	0x00024fc0
    262c:			; <UNDEFINED> instruction: 0xf04f460a
    2630:			; <UNDEFINED> instruction: 0xf8020a62
    2634:	eorle	sl, r4, sl, lsl #22
    2638:	svcmi	0x0040f5b2
    263c:	strmi	fp, [sl], -r2, lsl #30
    2640:	beq	1cfe784 <strspn@plt+0x1cfd5d0>
    2644:	blge	2c0654 <strspn@plt+0x2bf4a0>
    2648:			; <UNDEFINED> instruction: 0xf5b2d01b
    264c:	svclt	0x00025f80
    2650:			; <UNDEFINED> instruction: 0xf04f460a
    2654:			; <UNDEFINED> instruction: 0xf8020a70
    2658:	andsle	sl, r2, sl, lsl #22
    265c:	svcmi	0x0000f5b2
    2660:	strmi	fp, [sl], -r2, lsl #30
    2664:	beq	b7e7a8 <strspn@plt+0xb7d5f4>
    2668:	blge	2c0678 <strspn@plt+0x2bf4c4>
    266c:	strmi	sp, [r2], -r9
    2670:	strtmi	r4, [ip], -r0, lsr #12
    2674:			; <UNDEFINED> instruction: 0x463e4635
    2678:	ldrbtmi	r4, [r4], r7, ror #12
    267c:	strbmi	r4, [r8], r6, asr #13
    2680:			; <UNDEFINED> instruction: 0xf4134689
    2684:			; <UNDEFINED> instruction: 0xf0037f80
    2688:	svclt	0x00140a40
    268c:	bleq	1cbe7d0 <strspn@plt+0x1cbd61c>
    2690:	bleq	b7e7d4 <strspn@plt+0xb7d620>
    2694:	svceq	0x0080f013
    2698:	andlt	pc, r0, r9, lsl #17
    269c:			; <UNDEFINED> instruction: 0xf04fbf14
    26a0:			; <UNDEFINED> instruction: 0xf04f0977
    26a4:			; <UNDEFINED> instruction: 0xf413092d
    26a8:			; <UNDEFINED> instruction: 0xf8886f00
    26ac:	eorsle	r9, pc, r0
    26b0:	svceq	0x0000f1ba
    26b4:			; <UNDEFINED> instruction: 0xf04fbf14
    26b8:			; <UNDEFINED> instruction: 0xf04f0873
    26bc:			; <UNDEFINED> instruction: 0xf0130853
    26c0:			; <UNDEFINED> instruction: 0xf88e0f20
    26c4:	svclt	0x00148000
    26c8:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    26cc:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    26d0:	svceq	0x0010f013
    26d4:	and	pc, r0, ip, lsl #17
    26d8:	stceq	0, cr15, [r8], {3}
    26dc:			; <UNDEFINED> instruction: 0xf04fbf14
    26e0:			; <UNDEFINED> instruction: 0xf04f0e77
    26e4:			; <UNDEFINED> instruction: 0xf4130e2d
    26e8:			; <UNDEFINED> instruction: 0xf8876f80
    26ec:	eorsle	lr, r1, r0
    26f0:	svceq	0x0000f1bc
    26f4:			; <UNDEFINED> instruction: 0x2773bf14
    26f8:			; <UNDEFINED> instruction: 0xf0132753
    26fc:	eorsvc	r0, r7, r4, lsl #30
    2700:	uhadd16cs	fp, r2, r4
    2704:			; <UNDEFINED> instruction: 0xf013262d
    2708:	eorvc	r0, lr, r2, lsl #30
    270c:	streq	pc, [r1, #-3]
    2710:	uhadd16cs	fp, r7, r4
    2714:	eorvc	r2, r6, sp, lsr #12
    2718:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    271c:	svclt	0x00142d00
    2720:	cmpcs	r4, #116, 6	; 0xd0000001
    2724:	movwcs	r7, #3
    2728:	andsvc	r4, r3, r8, lsl #12
    272c:	svchi	0x00f0e8bd
    2730:	svceq	0x0000f1ba
    2734:			; <UNDEFINED> instruction: 0xf04fbf14
    2738:			; <UNDEFINED> instruction: 0xf04f0878
    273c:	ldr	r0, [lr, sp, lsr #16]!
    2740:	svclt	0x00142d00
    2744:			; <UNDEFINED> instruction: 0x232d2378
    2748:	movwcs	r7, #3
    274c:	andsvc	r4, r3, r8, lsl #12
    2750:	svchi	0x00f0e8bd
    2754:	svceq	0x0000f1bc
    2758:			; <UNDEFINED> instruction: 0x2778bf14
    275c:	strb	r2, [ip, sp, lsr #14]
    2760:	svcmi	0x00f0e92d
    2764:			; <UNDEFINED> instruction: 0xf04fb097
    2768:	stmib	sp, {r0, sl, fp}^
    276c:	bmi	1f8b394 <strspn@plt+0x1f8a1e0>
    2770:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2774:			; <UNDEFINED> instruction: 0x078258d3
    2778:			; <UNDEFINED> instruction: 0xf10dbf54
    277c:			; <UNDEFINED> instruction: 0xf10d082c
    2780:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    2784:			; <UNDEFINED> instruction: 0xf04f9315
    2788:	svclt	0x00450300
    278c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2790:	strbmi	r2, [r6], r0, lsr #6
    2794:	eorcc	pc, ip, sp, lsl #17
    2798:			; <UNDEFINED> instruction: 0xf1a3230a
    279c:			; <UNDEFINED> instruction: 0xf1c30120
    27a0:	blx	b03028 <strspn@plt+0xb01e74>
    27a4:	blx	33efb4 <strspn@plt+0x33de00>
    27a8:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    27ac:	andne	lr, r8, #3620864	; 0x374000
    27b0:	vst1.8	{d15-d16}, [r3], ip
    27b4:	svclt	0x000842aa
    27b8:			; <UNDEFINED> instruction: 0xf0c042a1
    27bc:	movwcc	r8, #41099	; 0xa08b
    27c0:	mvnle	r2, r6, asr #22
    27c4:			; <UNDEFINED> instruction: 0xf64c223c
    27c8:			; <UNDEFINED> instruction: 0xf6cc45cd
    27cc:			; <UNDEFINED> instruction: 0xf04f45cc
    27d0:			; <UNDEFINED> instruction: 0xf1a231ff
    27d4:	blx	fe944c5e <strspn@plt+0xfe943aaa>
    27d8:	blx	5bbe8 <strspn@plt+0x5aa34>
    27dc:	blx	817ec <strspn@plt+0x80638>
    27e0:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    27e4:			; <UNDEFINED> instruction: 0x0c09ea4c
    27e8:			; <UNDEFINED> instruction: 0xf1c24c61
    27ec:	svcls	0x00090920
    27f0:			; <UNDEFINED> instruction: 0xf909fa21
    27f4:	b	13139ec <strspn@plt+0x1312838>
    27f8:	stmiaeq	sp!, {r0, r3, sl, fp}^
    27fc:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    2800:	blx	192a4c <strspn@plt+0x191898>
    2804:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    2808:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    280c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    2810:	streq	lr, [r1], #-2598	; 0xfffff5da
    2814:			; <UNDEFINED> instruction: 0xf1ba40d6
    2818:	svclt	0x000c0f42
    281c:			; <UNDEFINED> instruction: 0xf0002100
    2820:	bcc	802c2c <strspn@plt+0x801a78>
    2824:	streq	lr, [r9], -r6, asr #20
    2828:	vpmax.s8	d15, d2, d23
    282c:	andge	pc, r0, lr, lsl #17
    2830:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    2834:	addhi	pc, r4, r0
    2838:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    283c:			; <UNDEFINED> instruction: 0xf88e2269
    2840:	subcs	r2, r2, #1
    2844:	andcs	pc, r2, lr, lsl #17
    2848:	andvc	r2, sl, r0, lsl #4
    284c:	andeq	lr, r5, #84, 20	; 0x54000
    2850:			; <UNDEFINED> instruction: 0xf1a3d04a
    2854:			; <UNDEFINED> instruction: 0xf1c30114
    2858:	blx	904530 <strspn@plt+0x90337c>
    285c:	blx	17f068 <strspn@plt+0x17deb4>
    2860:	blcc	d40484 <strspn@plt+0xd3f2d0>
    2864:	blx	953554 <strspn@plt+0x9523a0>
    2868:	blx	97f47c <strspn@plt+0x97e2c8>
    286c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2870:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    2874:			; <UNDEFINED> instruction: 0xf04f1d50
    2878:			; <UNDEFINED> instruction: 0xf1410300
    287c:	andcs	r0, sl, #0, 2
    2880:			; <UNDEFINED> instruction: 0xf8fcf001
    2884:	movwcs	r2, #522	; 0x20a
    2888:	strmi	r4, [fp], r2, lsl #13
    288c:			; <UNDEFINED> instruction: 0xf8f6f001
    2890:	subsle	r4, r8, r3, lsl r3
    2894:	movweq	lr, #47706	; 0xba5a
    2898:			; <UNDEFINED> instruction: 0xf7fed026
    289c:	stmdacs	r0, {r2, r6, sl, fp, sp, lr, pc}
    28a0:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    28a4:	subsle	r2, r7, r0, lsl #20
    28a8:	mulcc	r0, r2, r9
    28ac:	bmi	c70ce0 <strspn@plt+0xc6fb2c>
    28b0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    28b4:			; <UNDEFINED> instruction: 0x23204d30
    28b8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    28bc:	ldrmi	r4, [r9], -r0, lsr #12
    28c0:			; <UNDEFINED> instruction: 0xf8cd2201
    28c4:	stmib	sp, {r3, r4, pc}^
    28c8:	strls	sl, [r1], -r4, lsl #22
    28cc:			; <UNDEFINED> instruction: 0xf7fe9500
    28d0:	ands	lr, r5, ip, ror #24
    28d4:	andeq	pc, sl, #-1073741780	; 0xc000002c
    28d8:	svcge	0x0075f47f
    28dc:	movtcs	r9, #11784	; 0x2e08
    28e0:	andcs	pc, r1, lr, lsl #17
    28e4:	andcc	pc, r0, lr, lsl #17
    28e8:			; <UNDEFINED> instruction: 0xac0d4a24
    28ec:	stmib	sp, {r5, r8, r9, sp}^
    28f0:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    28f4:	andls	r4, r0, #32, 12	; 0x2000000
    28f8:	andcs	r4, r1, #26214400	; 0x1900000
    28fc:	mrrc	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    2900:			; <UNDEFINED> instruction: 0xf7fe4620
    2904:	bmi	7bd574 <strspn@plt+0x7bc3c0>
    2908:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    290c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2910:	subsmi	r9, sl, r5, lsl fp
    2914:	andslt	sp, r7, r6, lsr #2
    2918:	svchi	0x00f0e8bd
    291c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    2920:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2924:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2928:			; <UNDEFINED> instruction: 0xf0012264
    292c:	stmdbcs	r0, {r0, r1, r2, r5, r7, fp, ip, sp, lr, pc}
    2930:	svclt	0x00084682
    2934:	strmi	r2, [fp], sl, lsl #16
    2938:	strcc	fp, [r1], -r8, lsl #30
    293c:	ldrb	sp, [r3, sl, lsr #3]
    2940:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    2944:	ldrbmi	lr, [r0], -r0, lsl #15
    2948:	andcs	r4, sl, #93323264	; 0x5900000
    294c:			; <UNDEFINED> instruction: 0xf0012300
    2950:	pkhbtmi	pc, r2, r5, lsl #17	; <UNPREDICTABLE>
    2954:	ldr	r4, [sp, fp, lsl #13]
    2958:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    295c:	bmi	2bc808 <strspn@plt+0x2bb654>
    2960:			; <UNDEFINED> instruction: 0xe7a6447a
    2964:	b	ffbc0964 <strspn@plt+0xffbbf7b0>
    2968:	andeq	r2, r1, r2, lsr r7
    296c:	andeq	r0, r0, r4, lsr r1
    2970:	andeq	r1, r0, r8, ror #19
    2974:	andeq	r1, r0, r8, lsr #18
    2978:	andeq	r1, r0, sl, lsr #18
    297c:	strdeq	r1, [r0], -lr
    2980:	muleq	r1, sl, r5
    2984:	andeq	r1, r0, lr, ror r8
    2988:	andeq	r1, r0, r8, ror r8
    298c:	suble	r2, r5, r0, lsl #16
    2990:	mvnsmi	lr, #737280	; 0xb4000
    2994:			; <UNDEFINED> instruction: 0xf9904698
    2998:	orrlt	r3, r3, #0
    299c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    29a0:	ldrmi	r4, [r7], -r9, lsl #13
    29a4:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    29a8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    29ac:	svceq	0x0000f1b8
    29b0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    29b4:			; <UNDEFINED> instruction: 0x4605bb1c
    29b8:	strtmi	r2, [lr], -ip, lsr #22
    29bc:	svccs	0x0001f915
    29c0:	bllt	b6a28 <strspn@plt+0xb5874>
    29c4:	adcsmi	r4, r0, #48234496	; 0x2e00000
    29c8:	bne	c77234 <strspn@plt+0xc76080>
    29cc:	mcrrne	7, 12, r4, r3, cr0
    29d0:			; <UNDEFINED> instruction: 0xf849d015
    29d4:	strcc	r0, [r1], #-36	; 0xffffffdc
    29d8:	mulcc	r0, r6, r9
    29dc:			; <UNDEFINED> instruction: 0xf995b1bb
    29e0:			; <UNDEFINED> instruction: 0xb1a33000
    29e4:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    29e8:	strtmi	r2, [r8], -ip, lsr #22
    29ec:			; <UNDEFINED> instruction: 0xf915462e
    29f0:	mvnle	r2, r1, lsl #30
    29f4:	svclt	0x00082a00
    29f8:	adcsmi	r4, r0, #48234496	; 0x2e00000
    29fc:			; <UNDEFINED> instruction: 0xf04fd3e5
    2a00:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2a04:	adcmi	r8, r7, #248, 6	; 0xe0000003
    2a08:	ldrmi	sp, [r3], -r4, lsl #18
    2a0c:			; <UNDEFINED> instruction: 0x4620e7d4
    2a10:	mvnshi	lr, #12386304	; 0xbd0000
    2a14:	andeq	pc, r1, pc, rrx
    2a18:	mvnshi	lr, #12386304	; 0xbd0000
    2a1c:	rscscc	pc, pc, pc, asr #32
    2a20:	svclt	0x00004770
    2a24:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    2a28:			; <UNDEFINED> instruction: 0xf990461c
    2a2c:	blx	fed56a34 <strspn@plt+0xfed55880>
    2a30:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2a34:	svclt	0x00082c00
    2a38:	ldmiblt	r3, {r0, r8, r9, sp}
    2a3c:	addsmi	r6, r6, #2490368	; 0x260000
    2a40:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    2a44:	eorvs	fp, r3, r1, lsl pc
    2a48:	bl	4ea54 <strspn@plt+0x4d8a0>
    2a4c:	blne	fe48306c <strspn@plt+0xfe481eb8>
    2a50:			; <UNDEFINED> instruction: 0xf7ff9b04
    2a54:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2a58:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    2a5c:	eorvs	r4, r3, r3, lsl #8
    2a60:			; <UNDEFINED> instruction: 0xf04fbd70
    2a64:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    2a68:	rscscc	pc, pc, pc, asr #32
    2a6c:	svclt	0x00004770
    2a70:	mvnsmi	lr, #737280	; 0xb4000
    2a74:			; <UNDEFINED> instruction: 0xf381fab1
    2a78:	bcs	4fec <strspn@plt+0x3e38>
    2a7c:	movwcs	fp, #7944	; 0x1f08
    2a80:	svclt	0x00082800
    2a84:	blcs	b690 <strspn@plt+0xa4dc>
    2a88:			; <UNDEFINED> instruction: 0xf990d13d
    2a8c:	strmi	r3, [r0], r0
    2a90:	pkhbtmi	r4, r9, r6, lsl #12
    2a94:	strcs	r4, [r1, -r4, lsl #12]
    2a98:			; <UNDEFINED> instruction: 0x4625b31b
    2a9c:			; <UNDEFINED> instruction: 0xf1042b2c
    2aa0:	strbmi	r0, [r0], -r1, lsl #8
    2aa4:	mulcs	r0, r4, r9
    2aa8:	eorle	r4, r1, r0, lsr #13
    2aac:	strtmi	fp, [r5], -r2, ror #19
    2ab0:	bl	fe953558 <strspn@plt+0xfe9523a4>
    2ab4:	eorle	r0, r2, #0, 2
    2ab8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    2abc:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    2ac0:	rsceq	lr, r0, #323584	; 0x4f000
    2ac4:	vpmax.u8	d15, d3, d7
    2ac8:			; <UNDEFINED> instruction: 0xf819db0c
    2acc:	movwmi	r1, #45058	; 0xb002
    2ad0:	andcc	pc, r2, r9, lsl #16
    2ad4:	mulcc	r0, r5, r9
    2ad8:			; <UNDEFINED> instruction: 0xf994b11b
    2adc:	blcs	eae4 <strspn@plt+0xd930>
    2ae0:	ldrdcs	sp, [r0], -fp
    2ae4:	mvnshi	lr, #12386304	; 0xbd0000
    2ae8:	ldrmi	r1, [r3], -ip, ror #24
    2aec:	ldrb	r4, [r4, r0, lsl #13]
    2af0:	svclt	0x00082a00
    2af4:	adcmi	r4, r8, #38797312	; 0x2500000
    2af8:	smlatbeq	r0, r5, fp, lr
    2afc:			; <UNDEFINED> instruction: 0xf04fd3dc
    2b00:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2b04:			; <UNDEFINED> instruction: 0xf06f83f8
    2b08:			; <UNDEFINED> instruction: 0xe7eb0015
    2b0c:			; <UNDEFINED> instruction: 0xf381fab1
    2b10:	bcs	5084 <strspn@plt+0x3ed0>
    2b14:	movwcs	fp, #7944	; 0x1f08
    2b18:	svclt	0x00082800
    2b1c:	bllt	ff0cb728 <strspn@plt+0xff0ca574>
    2b20:	mvnsmi	lr, sp, lsr #18
    2b24:			; <UNDEFINED> instruction: 0xf9904606
    2b28:	ldrmi	r3, [r7], -r0
    2b2c:	strmi	r4, [r4], -r8, lsl #13
    2b30:	strtmi	fp, [r5], -fp, ror #3
    2b34:			; <UNDEFINED> instruction: 0xf1042b2c
    2b38:	ldrtmi	r0, [r0], -r1, lsl #8
    2b3c:	mulcs	r0, r4, r9
    2b40:	andsle	r4, fp, r6, lsr #12
    2b44:			; <UNDEFINED> instruction: 0x4625b9b2
    2b48:	bl	fe9535f0 <strspn@plt+0xfe95243c>
    2b4c:	andsle	r0, ip, #0, 2
    2b50:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    2b54:			; <UNDEFINED> instruction: 0xf8d8db0c
    2b58:	tstmi	r8, #0
    2b5c:	andeq	pc, r0, r8, asr #17
    2b60:	mulcc	r0, r5, r9
    2b64:			; <UNDEFINED> instruction: 0xf994b11b
    2b68:	blcs	eb70 <strspn@plt+0xd9bc>
    2b6c:	andcs	sp, r0, r1, ror #3
    2b70:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2b74:	ldrmi	r1, [r3], -ip, ror #24
    2b78:	ldrb	r4, [sl, r6, lsl #12]
    2b7c:	svclt	0x00082a00
    2b80:	adcmi	r4, r8, #38797312	; 0x2500000
    2b84:	smlatbeq	r0, r5, fp, lr
    2b88:			; <UNDEFINED> instruction: 0xf04fd3e2
    2b8c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2b90:			; <UNDEFINED> instruction: 0xf06f81f0
    2b94:			; <UNDEFINED> instruction: 0x47700015
    2b98:	mvnsmi	lr, #737280	; 0xb4000
    2b9c:	bmi	f543f8 <strspn@plt+0xf53244>
    2ba0:	blmi	f54420 <strspn@plt+0xf5326c>
    2ba4:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    2ba8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2bac:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2bb0:			; <UNDEFINED> instruction: 0xf04f9303
    2bb4:			; <UNDEFINED> instruction: 0xf8cd0300
    2bb8:	tstlt	r8, #8
    2bbc:	strmi	r6, [r4], -lr
    2bc0:	strmi	r6, [r8], lr, lsr #32
    2bc4:	b	f40bc4 <strspn@plt+0xf3fa10>
    2bc8:	andls	pc, r0, r0, asr #17
    2bcc:			; <UNDEFINED> instruction: 0xf9944607
    2bd0:	blcs	e8ebd8 <strspn@plt+0xe8da24>
    2bd4:	stmdbge	r2, {r1, r5, ip, lr, pc}
    2bd8:	strtmi	r2, [r0], -sl, lsl #4
    2bdc:			; <UNDEFINED> instruction: 0xf7fe9101
    2be0:			; <UNDEFINED> instruction: 0xf8c8e958
    2be4:	eorvs	r0, r8, r0
    2be8:	bllt	1a1ccd0 <strspn@plt+0x1a1bb1c>
    2bec:	blcs	297fc <strspn@plt+0x28648>
    2bf0:	adcmi	fp, r3, #24, 30	; 0x60
    2bf4:			; <UNDEFINED> instruction: 0xf993d028
    2bf8:	stmdbls	r1, {sp}
    2bfc:	eorle	r2, r6, sl, lsr sl
    2c00:	eorle	r2, r9, sp, lsr #20
    2c04:	bmi	94ac0c <strspn@plt+0x949a58>
    2c08:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    2c0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c10:	subsmi	r9, sl, r3, lsl #22
    2c14:	andlt	sp, r5, fp, lsr r1
    2c18:	mvnshi	lr, #12386304	; 0xbd0000
    2c1c:	stmdbge	r2, {r0, sl, ip, sp}
    2c20:	strtmi	r2, [r0], -sl, lsl #4
    2c24:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c28:	ldmdavs	fp!, {r3, r5, sp, lr}
    2c2c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    2c30:			; <UNDEFINED> instruction: 0xf990b150
    2c34:	blne	ec3c <strspn@plt+0xda88>
    2c38:			; <UNDEFINED> instruction: 0xf080fab0
    2c3c:	blcs	5144 <strspn@plt+0x3f90>
    2c40:	andcs	fp, r1, r8, lsl pc
    2c44:	sbcsle	r2, sp, r0, lsl #16
    2c48:	rscscc	pc, pc, pc, asr #32
    2c4c:			; <UNDEFINED> instruction: 0xf993e7db
    2c50:	stmdblt	sl, {r0, sp}
    2c54:	ldrb	r6, [r6, lr, lsr #32]
    2c58:	andcs	r1, sl, #92, 24	; 0x5c00
    2c5c:	eorsvs	r2, fp, r0, lsl #6
    2c60:	movwls	r4, #9760	; 0x2620
    2c64:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c68:	ldmdavs	fp!, {r3, r5, sp, lr}
    2c6c:	mvnle	r2, r0, lsl #22
    2c70:	blcs	29880 <strspn@plt+0x286cc>
    2c74:			; <UNDEFINED> instruction: 0xf993d0e8
    2c78:	blne	6cac80 <strspn@plt+0x6c9acc>
    2c7c:			; <UNDEFINED> instruction: 0xf383fab3
    2c80:	bcs	51f4 <strspn@plt+0x4040>
    2c84:	movwcs	fp, #7960	; 0x1f18
    2c88:	adcsle	r2, fp, r0, lsl #22
    2c8c:			; <UNDEFINED> instruction: 0xf7fee7dc
    2c90:	svclt	0x0000e95a
    2c94:	strdeq	r2, [r1], -lr
    2c98:	andeq	r0, r0, r4, lsr r1
    2c9c:	muleq	r1, sl, r2
    2ca0:	mvnsmi	lr, #737280	; 0xb4000
    2ca4:	stcmi	14, cr1, [sl], #-12
    2ca8:	bmi	aaeec4 <strspn@plt+0xaadd10>
    2cac:	movwcs	fp, #7960	; 0x1f18
    2cb0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    2cb4:	movwcs	fp, #3848	; 0xf08
    2cb8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    2cbc:			; <UNDEFINED> instruction: 0xf04f9203
    2cc0:	blcs	34c8 <strspn@plt+0x2314>
    2cc4:	svcge	0x0001d03f
    2cc8:	strmi	sl, [sp], -r2, lsl #28
    2ccc:	blx	fed7ad20 <strspn@plt+0xfed79b6c>
    2cd0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2cd4:	svclt	0x00082c00
    2cd8:	strbmi	r2, [r1, #769]	; 0x301
    2cdc:			; <UNDEFINED> instruction: 0xf043bf18
    2ce0:	bllt	8c38ec <strspn@plt+0x8c2738>
    2ce4:	strtmi	r4, [r9], -sl, asr #12
    2ce8:			; <UNDEFINED> instruction: 0xf7fe4620
    2cec:	ldmiblt	r0!, {r1, r2, r6, r9, fp, sp, lr, pc}^
    2cf0:	andeq	lr, r9, r4, lsl #22
    2cf4:	ldrtmi	r4, [r9], -r5, asr #8
    2cf8:	mrc2	7, 2, pc, cr14, cr14, {7}
    2cfc:			; <UNDEFINED> instruction: 0x46044631
    2d00:			; <UNDEFINED> instruction: 0xf7fe4628
    2d04:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    2d08:	bl	668d14 <strspn@plt+0x667b60>
    2d0c:	strmi	r0, [r5], -r8, lsl #6
    2d10:	blcs	76d44 <strspn@plt+0x75b90>
    2d14:			; <UNDEFINED> instruction: 0xb11cd1db
    2d18:	mulcc	r0, r4, r9
    2d1c:	andle	r2, r4, pc, lsr #22
    2d20:			; <UNDEFINED> instruction: 0xf995b12d
    2d24:	blcs	bced2c <strspn@plt+0xbcdb78>
    2d28:	ldrdcs	sp, [r1], -r1
    2d2c:	andcs	lr, r0, r0
    2d30:	blmi	21555c <strspn@plt+0x2143a8>
    2d34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d38:	blls	dcda8 <strspn@plt+0xdbbf4>
    2d3c:	qaddle	r4, sl, r4
    2d40:	pop	{r0, r2, ip, sp, pc}
    2d44:			; <UNDEFINED> instruction: 0x461883f0
    2d48:			; <UNDEFINED> instruction: 0xf7fee7f2
    2d4c:	svclt	0x0000e8fc
    2d50:	strdeq	r2, [r1], -r4
    2d54:	andeq	r0, r0, r4, lsr r1
    2d58:	andeq	r2, r1, r0, ror r1
    2d5c:	mvnsmi	lr, #737280	; 0xb4000
    2d60:	movweq	lr, #6736	; 0x1a50
    2d64:	strmi	sp, [ip], -r5, lsr #32
    2d68:			; <UNDEFINED> instruction: 0x46054616
    2d6c:	cmnlt	r1, #56, 6	; 0xe0000000
    2d70:	stmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d74:	addsmi	r4, lr, #201326595	; 0xc000003
    2d78:	svclt	0x00884607
    2d7c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2d80:	bl	1b8dd8 <strspn@plt+0x1b7c24>
    2d84:			; <UNDEFINED> instruction: 0xf1090900
    2d88:			; <UNDEFINED> instruction: 0xf7fe0001
    2d8c:	strmi	lr, [r0], r6, lsl #18
    2d90:	strtmi	fp, [r9], -r0, ror #2
    2d94:			; <UNDEFINED> instruction: 0xf7fe463a
    2d98:	bl	23d078 <strspn@plt+0x23bec4>
    2d9c:	ldrtmi	r0, [r2], -r7
    2da0:			; <UNDEFINED> instruction: 0xf7fe4621
    2da4:	movwcs	lr, #2224	; 0x8b0
    2da8:	andcc	pc, r9, r8, lsl #16
    2dac:	pop	{r6, r9, sl, lr}
    2db0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    2db4:	mvnsmi	lr, #12386304	; 0xbd0000
    2db8:			; <UNDEFINED> instruction: 0xf7fe4478
    2dbc:			; <UNDEFINED> instruction: 0x4620b8bb
    2dc0:	pop	{r0, r4, r9, sl, lr}
    2dc4:			; <UNDEFINED> instruction: 0xf7fe43f8
    2dc8:	pop	{r0, r1, r2, r3, r7, fp, ip, sp, pc}
    2dcc:			; <UNDEFINED> instruction: 0xf7fe43f8
    2dd0:	svclt	0x0000b8b1
    2dd4:	andeq	r1, r0, r4, asr #5
    2dd8:			; <UNDEFINED> instruction: 0x460ab538
    2ddc:	strmi	r4, [ip], -r5, lsl #12
    2de0:			; <UNDEFINED> instruction: 0x4608b119
    2de4:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2de8:	strtmi	r4, [r1], -r2, lsl #12
    2dec:	pop	{r3, r5, r9, sl, lr}
    2df0:			; <UNDEFINED> instruction: 0xf7ff4038
    2df4:	svclt	0x0000bfb3
    2df8:	tstcs	r1, lr, lsl #8
    2dfc:	addlt	fp, r5, r0, lsl r5
    2e00:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2e04:			; <UNDEFINED> instruction: 0xf8dfab07
    2e08:	strmi	ip, [r4], -r0, rrx
    2e0c:			; <UNDEFINED> instruction: 0xf85344fe
    2e10:	stmdage	r2, {r2, r8, r9, fp, sp}
    2e14:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2e18:	ldrdgt	pc, [r0], -ip
    2e1c:	andgt	pc, ip, sp, asr #17
    2e20:	stceq	0, cr15, [r0], {79}	; 0x4f
    2e24:			; <UNDEFINED> instruction: 0xf7fe9301
    2e28:	vmlane.f16	s28, s4, s13	; <UNPREDICTABLE>
    2e2c:	strcs	fp, [r0], #-4024	; 0xfffff048
    2e30:	strtmi	sp, [r0], -r7, lsl #22
    2e34:			; <UNDEFINED> instruction: 0xf7ff9902
    2e38:			; <UNDEFINED> instruction: 0x4604ff91
    2e3c:			; <UNDEFINED> instruction: 0xf7fe9802
    2e40:	bmi	2bcf38 <strspn@plt+0x2bbd84>
    2e44:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    2e48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e4c:	subsmi	r9, sl, r3, lsl #22
    2e50:	strtmi	sp, [r0], -r5, lsl #2
    2e54:	pop	{r0, r2, ip, sp, pc}
    2e58:	andlt	r4, r3, r0, lsl r0
    2e5c:			; <UNDEFINED> instruction: 0xf7fe4770
    2e60:	svclt	0x0000e872
    2e64:	muleq	r1, r8, r0
    2e68:	andeq	r0, r0, r4, lsr r1
    2e6c:	andeq	r2, r1, lr, asr r0
    2e70:	mvnsmi	lr, #737280	; 0xb4000
    2e74:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    2e78:	bmi	d548e4 <strspn@plt+0xd53730>
    2e7c:	blmi	d6f090 <strspn@plt+0xd6dedc>
    2e80:			; <UNDEFINED> instruction: 0xf996447a
    2e84:	ldmpl	r3, {lr}^
    2e88:	movwls	r6, #6171	; 0x181b
    2e8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2e90:	eorsle	r2, r4, r0, lsl #24
    2e94:	strmi	r4, [r8], r5, lsl #12
    2e98:			; <UNDEFINED> instruction: 0x46394630
    2e9c:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ea0:			; <UNDEFINED> instruction: 0x56361834
    2ea4:	suble	r2, ip, r0, lsl #28
    2ea8:	svceq	0x0000f1b9
    2eac:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    2eb0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    2eb4:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2eb8:	eorsle	r2, r5, r0, lsl #16
    2ebc:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    2ec0:	movwcs	r4, #1641	; 0x669
    2ec4:	andvs	pc, r0, sp, lsl #17
    2ec8:			; <UNDEFINED> instruction: 0xf88d4648
    2ecc:			; <UNDEFINED> instruction: 0xf7fe3001
    2ed0:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    2ed4:	andeq	pc, r0, r8, asr #17
    2ed8:	mulcc	r1, r3, r9
    2edc:	svclt	0x00181af6
    2ee0:	blcs	c6ec <strspn@plt+0xb538>
    2ee4:	strcs	fp, [r1], -r8, lsl #30
    2ee8:	andcc	fp, r2, lr, asr fp
    2eec:	strtpl	r1, [r1], -r6, lsr #16
    2ef0:			; <UNDEFINED> instruction: 0x4638b119
    2ef4:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ef8:			; <UNDEFINED> instruction: 0x464cb318
    2efc:	bmi	5dafbc <strspn@plt+0x5d9e08>
    2f00:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    2f04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2f08:	subsmi	r9, sl, r1, lsl #22
    2f0c:			; <UNDEFINED> instruction: 0x4620d11e
    2f10:	pop	{r0, r1, ip, sp, pc}
    2f14:			; <UNDEFINED> instruction: 0x463983f0
    2f18:			; <UNDEFINED> instruction: 0xf7fd4620
    2f1c:			; <UNDEFINED> instruction: 0xf8c8efc0
    2f20:	strtmi	r0, [r0], #-0
    2f24:	strb	r6, [sl, r8, lsr #32]!
    2f28:			; <UNDEFINED> instruction: 0x46204639
    2f2c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2f30:	andeq	pc, r0, r8, asr #17
    2f34:	strtpl	r1, [r1], -r6, lsr #16
    2f38:			; <UNDEFINED> instruction: 0x4638b131
    2f3c:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f40:	eorvs	fp, ip, r0, lsl r9
    2f44:	ldrb	r2, [sl, r0, lsl #8]
    2f48:	ldrb	r6, [r8, lr, lsr #32]
    2f4c:	svc	0x00faf7fd
    2f50:	andeq	r2, r1, r4, lsr #32
    2f54:	andeq	r0, r0, r4, lsr r1
    2f58:	andeq	r1, r0, r6, asr #6
    2f5c:	andeq	r1, r1, r2, lsr #31
    2f60:			; <UNDEFINED> instruction: 0x4604b510
    2f64:	stmdacs	sl, {r0, sp, lr, pc}
    2f68:	strtmi	sp, [r0], -r6
    2f6c:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f70:	mvnsle	r1, r3, asr #24
    2f74:	ldclt	0, cr2, [r0, #-4]
    2f78:	ldclt	0, cr2, [r0, #-0]
    2f7c:	mvnsmi	lr, sp, lsr #18
    2f80:	strmi	r4, [pc], -r4, lsl #12
    2f84:			; <UNDEFINED> instruction: 0xf7fe4690
    2f88:	movwcs	lr, #2140	; 0x85c
    2f8c:	bicslt	r6, ip, r3
    2f90:	mulvs	r0, r4, r9
    2f94:	strmi	fp, [r5], -r6, asr #3
    2f98:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f9c:			; <UNDEFINED> instruction: 0xf8336803
    2fa0:	ldreq	r3, [fp, #-22]	; 0xffffffea
    2fa4:	andcs	sp, sl, #16, 10	; 0x4000000
    2fa8:			; <UNDEFINED> instruction: 0x46204639
    2fac:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fb0:	andeq	pc, r0, r8, asr #17
    2fb4:	stmdblt	r0!, {r3, r5, fp, sp, lr}
    2fb8:	adcmi	r6, r3, #3866624	; 0x3b0000
    2fbc:	pop	{r2, ip, lr, pc}
    2fc0:	submi	r8, r0, #240, 2	; 0x3c
    2fc4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2fc8:	andseq	pc, r5, pc, rrx
    2fcc:	svclt	0x0000e7f7
    2fd0:			; <UNDEFINED> instruction: 0x460eb570
    2fd4:			; <UNDEFINED> instruction: 0x46044615
    2fd8:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fdc:			; <UNDEFINED> instruction: 0xb126b150
    2fe0:	tsteq	pc, #4, 2	; <UNPREDICTABLE>
    2fe4:	addseq	r0, fp, fp, asr r9
    2fe8:	tstlt	sp, r3, lsr r0
    2fec:			; <UNDEFINED> instruction: 0xf024341f
    2ff0:	eorvs	r0, ip, pc, lsl r4
    2ff4:	svclt	0x0000bd70
    2ff8:	stmdalt	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ffc:	andcs	r4, r0, #638976	; 0x9c000
    3000:			; <UNDEFINED> instruction: 0xf44f4b27
    3004:	ldrblt	r6, [r0, #0]!
    3008:	addlt	r4, r3, r9, ror r4
    300c:	strvs	pc, [r0, -pc, asr #8]
    3010:	strbtmi	r5, [lr], -fp, asr #17
    3014:	ldmdavs	fp, {r0, r4, r5, r9, sl, lr}
    3018:			; <UNDEFINED> instruction: 0xf04f9301
    301c:			; <UNDEFINED> instruction: 0xf7ff0300
    3020:			; <UNDEFINED> instruction: 0x4604ffd7
    3024:	eors	fp, r4, r8, asr r9
    3028:			; <UNDEFINED> instruction: 0x4620007f
    302c:			; <UNDEFINED> instruction: 0xffe4f7ff
    3030:	ldrtmi	r2, [r8], -r0, lsl #4
    3034:			; <UNDEFINED> instruction: 0xf7ff4631
    3038:	strmi	pc, [r4], -fp, asr #31
    303c:	bls	2fd64 <strspn@plt+0x2ebb0>
    3040:	strtmi	r2, [r0], -r0, lsl #2
    3044:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3048:	strtmi	r9, [r3], -r0, lsl #20
    304c:	rscscs	r2, r2, r0, lsl #2
    3050:	svc	0x00d2f7fd
    3054:	ble	38a870 <strspn@plt+0x3896bc>
    3058:	svc	0x00f2f7fd
    305c:	svcne	0x0080f5b7
    3060:			; <UNDEFINED> instruction: 0xf1a36803
    3064:	blx	fecc3cc4 <strspn@plt+0xfecc2b10>
    3068:	b	13ffe7c <strspn@plt+0x13fecc8>
    306c:	svclt	0x00a81353
    3070:	blcs	bc78 <strspn@plt+0xaac4>
    3074:			; <UNDEFINED> instruction: 0x4620d1d8
    3078:			; <UNDEFINED> instruction: 0xffbef7ff
    307c:	bmi	243424 <strspn@plt+0x242270>
    3080:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3084:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3088:	subsmi	r9, sl, r1, lsl #22
    308c:	andlt	sp, r3, r4, lsl #2
    3090:			; <UNDEFINED> instruction: 0xf04fbdf0
    3094:	udf	#8975	; 0x230f
    3098:	svc	0x0054f7fd
    309c:	muleq	r1, ip, lr
    30a0:	andeq	r0, r0, r4, lsr r1
    30a4:	andeq	r1, r1, r2, lsr #28
    30a8:	svcmi	0x00f0e92d
    30ac:	stmibeq	r3, {r0, r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}^
    30b0:	andls	fp, r4, r9, lsl #1
    30b4:	addhi	pc, r5, r0
    30b8:	blmi	10d493c <strspn@plt+0x10d3788>
    30bc:	andcs	r4, r0, r2, lsl #13
    30c0:	movwls	r4, #25723	; 0x647b
    30c4:	strmi	r4, [fp], r1, asr #22
    30c8:			; <UNDEFINED> instruction: 0x46054690
    30cc:	movwls	r4, #21627	; 0x547b
    30d0:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    30d4:	bl	fede7cf8 <strspn@plt+0xfede6b44>
    30d8:			; <UNDEFINED> instruction: 0xf1050fd5
    30dc:	stmdble	r8, {r0, sl}
    30e0:			; <UNDEFINED> instruction: 0xf005096a
    30e4:			; <UNDEFINED> instruction: 0xf858031f
    30e8:	blx	88b178 <strspn@plt+0x889fc4>
    30ec:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    30f0:	strtmi	sp, [r5], -fp, lsl #8
    30f4:	stmiale	lr!, {r0, r3, r5, r7, r8, sl, lr}^
    30f8:	beq	3dfa8 <strspn@plt+0x3cdf4>
    30fc:	movwcs	r9, #2052	; 0x804
    3100:	andcc	pc, r0, sl, lsl #17
    3104:	pop	{r0, r3, ip, sp, pc}
    3108:	strmi	r8, [r1, #4080]!	; 0xff0
    310c:	bl	fedf960c <strspn@plt+0xfedf8458>
    3110:	ldmdble	fp!, {r2, r4, r6, r7, r8, r9, sl, fp}
    3114:			; <UNDEFINED> instruction: 0xf0040963
    3118:			; <UNDEFINED> instruction: 0xf858021f
    311c:	blx	8cf1b0 <strspn@plt+0x8cdffc>
    3120:			; <UNDEFINED> instruction: 0xf012f202
    3124:	eorsle	r0, r1, r1, lsl #4
    3128:	ldrbtcc	pc, [pc], r9, lsl #2	; <UNPREDICTABLE>
    312c:	and	r1, r9, r6, ror fp
    3130:	svceq	0x00d3ebb7
    3134:			; <UNDEFINED> instruction: 0xf858d90f
    3138:	blx	8cf1c4 <strspn@plt+0x8ce010>
    313c:	ldrbeq	pc, [fp, ip, lsl #6]	; <UNPREDICTABLE>
    3140:	strmi	sp, [r2], -r9, lsl #10
    3144:	addsmi	r1, r6, #311296	; 0x4c000
    3148:	ldceq	0, cr15, [pc], {3}
    314c:	andeq	pc, r1, r2, lsl #2
    3150:	cmpne	r3, pc, asr #20
    3154:	bcs	7790c <strspn@plt+0x76758>
    3158:	stmiane	ip!, {r2, r5, ip, lr, pc}
    315c:			; <UNDEFINED> instruction: 0xf04f9a05
    3160:			; <UNDEFINED> instruction: 0x465933ff
    3164:	stmib	sp, {r4, r6, r9, sl, lr}^
    3168:	andls	r5, r0, #16777216	; 0x1000000
    316c:			; <UNDEFINED> instruction: 0xf7fe2201
    3170:	ldrbmi	lr, [r8, #-2076]	; 0xfffff7e4
    3174:	movwcs	fp, #3892	; 0xf34
    3178:	b	14cbd84 <strspn@plt+0x14cabd0>
    317c:			; <UNDEFINED> instruction: 0xd11c73d0
    3180:	bl	fead4390 <strspn@plt+0xfead31dc>
    3184:			; <UNDEFINED> instruction: 0x1c650b00
    3188:	ldr	r2, [r3, r1]!
    318c:			; <UNDEFINED> instruction: 0xf04f9a06
    3190:			; <UNDEFINED> instruction: 0x465933ff
    3194:	strls	r4, [r1, #-1616]	; 0xfffff9b0
    3198:	andls	r4, r0, #44, 12	; 0x2c00000
    319c:			; <UNDEFINED> instruction: 0xf7fe2201
    31a0:	strb	lr, [r6, r4, lsl #16]!
    31a4:			; <UNDEFINED> instruction: 0xf04f9907
    31a8:			; <UNDEFINED> instruction: 0x465033ff
    31ac:	strpl	lr, [r1], #-2509	; 0xfffff633
    31b0:	ldrbmi	r9, [r9], -r0, lsl #2
    31b4:	svc	0x00f8f7fd
    31b8:	ldrdcs	lr, [r0], -fp
    31bc:	pop	{r0, r3, ip, sp, pc}
    31c0:			; <UNDEFINED> instruction: 0xf8dd8ff0
    31c4:			; <UNDEFINED> instruction: 0xe799a010
    31c8:	andeq	r1, r0, r0, asr #2
    31cc:	andeq	r1, r0, ip, lsr r1
    31d0:	andeq	r1, r0, sl, lsr #2
    31d4:	mvnsmi	lr, sp, lsr #18
    31d8:	stccc	0, cr0, [r4], {220}	; 0xdc
    31dc:	strmi	r4, [r4], r6, lsl #13
    31e0:	stmdbcs	r0, {r1, r3, r5, r6, sl, ip, lr, pc}
    31e4:	andcs	sp, r0, r8, rrx
    31e8:	b	13fb268 <strspn@plt+0x13fa0b4>
    31ec:			; <UNDEFINED> instruction: 0xf0071857
    31f0:			; <UNDEFINED> instruction: 0xf852071f
    31f4:	blx	a2329c <strspn@plt+0xa220e8>
    31f8:	ldrbeq	pc, [pc, r7, lsl #14]!	; <UNPREDICTABLE>
    31fc:			; <UNDEFINED> instruction: 0xf045d54a
    3200:	stmdacs	r0, {r3, r9, sl}
    3204:	strbtmi	fp, [r0], -r8, lsl #30
    3208:	ldrtmi	r2, [r5], -r9, lsl #28
    320c:			; <UNDEFINED> instruction: 0xf106bfc8
    3210:	cfstr64le	mvdx0, [r5, #-348]	; 0xfffffea4
    3214:	strbtmi	r3, [r6], -r4, lsl #24
    3218:	blpl	81238 <strspn@plt+0x80084>
    321c:	bl	fe9b8340 <strspn@plt+0xfe9b718c>
    3220:	addmi	r0, sp, #58720256	; 0x3800000
    3224:	ldrtmi	sp, [r4], r3, asr #32
    3228:	svceq	0x00d4ebb3
    322c:	stmdbeq	r6!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, pc}^
    3230:	ldreq	pc, [pc, #-4]	; 3234 <strspn@plt+0x2080>
    3234:			; <UNDEFINED> instruction: 0xf8522500
    3238:	svclt	0x00886026
    323c:			; <UNDEFINED> instruction: 0xf505fa26
    3240:	streq	pc, [r1], -r4, lsl #2
    3244:			; <UNDEFINED> instruction: 0xf005bf88
    3248:	bl	fecc4654 <strspn@plt+0xfecc34a0>
    324c:	stmdble	sl, {r1, r2, r4, r6, r7, r8, r9, sl, fp}
    3250:			; <UNDEFINED> instruction: 0xf0060977
    3254:			; <UNDEFINED> instruction: 0xf852061f
    3258:	blx	9df2fc <strspn@plt+0x9de148>
    325c:	ldrbeq	pc, [r7, r6, lsl #12]!	; <UNPREDICTABLE>
    3260:			; <UNDEFINED> instruction: 0xf045bf48
    3264:	cfstr32ne	mvfx0, [r6], #8
    3268:	svceq	0x00d6ebb3
    326c:	ldmdbeq	r7!, {r1, r3, r8, fp, ip, lr, pc}^
    3270:	ldreq	pc, [pc], -r6
    3274:	eorvc	pc, r7, r2, asr r8	; <UNPREDICTABLE>
    3278:			; <UNDEFINED> instruction: 0xf606fa27
    327c:	svclt	0x004807f6
    3280:	streq	pc, [r4, #-69]	; 0xffffffbb
    3284:	blx	fec0a628 <strspn@plt+0xfec09474>
    3288:	bl	fed00c90 <strspn@plt+0xfecffadc>
    328c:	b	13c71f0 <strspn@plt+0x13c603c>
    3290:	stmiale	sl!, {r1, r2, r4, r6, r9, sl, ip}
    3294:	svclt	0x00082d00
    3298:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
    329c:	uqadd16mi	fp, r0, r8
    32a0:	strbtmi	r3, [r6], -r4, lsl #24
    32a4:	ldreq	pc, [r0, #-261]!	; 0xfffffefb
    32a8:	blpl	812c8 <strspn@plt+0x80114>
    32ac:	movwcs	sp, #1463	; 0x5b7
    32b0:			; <UNDEFINED> instruction: 0xb1207033
    32b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    32b8:			; <UNDEFINED> instruction: 0xf80c2300
    32bc:	strbtmi	r3, [r0], -r1, lsl #18
    32c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    32c4:	ldrbmi	lr, [r0, sp, lsr #18]!
    32c8:	strmi	r4, [r9], r7, lsl #12
    32cc:			; <UNDEFINED> instruction: 0xf7fd4692
    32d0:	stmdacs	r1, {r5, r7, r9, sl, fp, sp, lr, pc}
    32d4:	ldrbtcc	pc, [pc], #256	; 32dc <strspn@plt+0x2128>	; <UNPREDICTABLE>
    32d8:	stmdble	r2, {r2, r3, r4, r5, sl, lr}
    32dc:	blcs	c213d0 <strspn@plt+0xc2021c>
    32e0:	ldrbmi	sp, [r2], -r6, rrx
    32e4:	strbmi	r2, [r8], -r0, lsl #2
    32e8:	mrc	7, 6, APSR_nzcv, cr2, cr13, {7}
    32ec:	svclt	0x009c42a7
    32f0:			; <UNDEFINED> instruction: 0xf04f2500
    32f4:	ldmdale	r8, {r0, fp}^
    32f8:	mulvs	r0, r4, r9
    32fc:	svclt	0x00042e2c
    3300:			; <UNDEFINED> instruction: 0x6c01f914
    3304:	ldrbtcc	pc, [pc], #260	; 330c <strspn@plt+0x2158>	; <UNPREDICTABLE>
    3308:	teqeq	r0, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    330c:	stmdble	r9, {r0, r3, r8, r9, fp, sp}
    3310:	mcr	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3314:			; <UNDEFINED> instruction: 0xf8536803
    3318:			; <UNDEFINED> instruction: 0xf1a33026
    331c:	bcs	143ca8 <strspn@plt+0x142af4>
    3320:	blcc	15f9454 <strspn@plt+0x15f82a0>
    3324:	strle	r0, [ip, #-2010]	; 0xfffff826
    3328:	svceq	0x00d5ebba
    332c:	stmdbeq	r8!, {r0, r3, r8, fp, ip, lr, pc}^
    3330:	andseq	pc, pc, #5
    3334:			; <UNDEFINED> instruction: 0xf102fa08
    3338:	eorcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    333c:			; <UNDEFINED> instruction: 0xf849430a
    3340:	ldreq	r2, [lr, r0, lsr #32]
    3344:	cfstr64ne	mvdx13, [sl], #-52	; 0xffffffcc
    3348:	svceq	0x00d2ebba
    334c:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    3350:	andseq	pc, pc, #2
    3354:	vpmax.s8	d15, d2, d8
    3358:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    335c:			; <UNDEFINED> instruction: 0xf849430a
    3360:	ldrbeq	r2, [r8, -r0, lsr #32]
    3364:	cfstr32ne	mvfx13, [sl], #52	; 0x34
    3368:	svceq	0x00d2ebba
    336c:	ldmdbeq	r0, {r0, r3, r8, fp, ip, lr, pc}^
    3370:	andseq	pc, pc, #2
    3374:	vpmax.s8	d15, d2, d8
    3378:	eorne	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    337c:			; <UNDEFINED> instruction: 0xf849430a
    3380:	ldreq	r2, [r9, -r0, lsr #32]
    3384:	cfstr64ne	mvdx13, [fp], #52	; 0x34
    3388:	svceq	0x00d3ebba
    338c:	ldmdbeq	r9, {r0, r3, r8, fp, ip, lr, pc}^
    3390:	tsteq	pc, #3	; <UNPREDICTABLE>
    3394:	vpmax.u8	d15, d3, d8
    3398:	eorcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    339c:			; <UNDEFINED> instruction: 0xf8494313
    33a0:	stccc	0, cr3, [r1], {33}	; 0x21
    33a4:	adcmi	r3, r7, #4, 10	; 0x1000000
    33a8:	andcs	sp, r0, r6, lsr #19
    33ac:			; <UNDEFINED> instruction: 0x87f0e8bd
    33b0:	blcs	1e215a4 <strspn@plt+0x1e203f0>
    33b4:	strcc	fp, [r2, -r8, lsl #30]
    33b8:			; <UNDEFINED> instruction: 0xf04fe793
    33bc:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    33c0:	svclt	0x000087f0
    33c4:	svcmi	0x00f0e92d
    33c8:	ldclmi	0, cr11, [r2, #-556]	; 0xfffffdd4
    33cc:	movwls	r4, #9743	; 0x260f
    33d0:	blmi	144b7d8 <strspn@plt+0x144a624>
    33d4:			; <UNDEFINED> instruction: 0x4616447d
    33d8:	ldrtmi	r4, [r8], -r4, lsl #12
    33dc:	stmiaeq	r6, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    33e0:			; <UNDEFINED> instruction: 0xf10d58eb
    33e4:			; <UNDEFINED> instruction: 0xf10d0a18
    33e8:	ldmdavs	fp, {r2, r4, r8, r9, fp}
    33ec:			; <UNDEFINED> instruction: 0xf04f9309
    33f0:	mrsls	r0, SP_abt
    33f4:	mcr	7, 2, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    33f8:	suble	r2, sl, r0, lsl #24
    33fc:	strtmi	r2, [r0], -ip, lsr #2
    3400:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3404:	smlabblt	r8, r1, r6, r4
    3408:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    340c:	ldrbmi	r4, [r2], -r0, lsr #12
    3410:			; <UNDEFINED> instruction: 0xf7ff4659
    3414:			; <UNDEFINED> instruction: 0x9003fdb3
    3418:	cmnle	r7, r0, lsl #16
    341c:	strcs	r9, [r1, #-3078]	; 0xfffff3fa
    3420:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
    3424:			; <UNDEFINED> instruction: 0xb1a34507
    3428:	ldrmi	r2, [r8], -sp, lsr #2
    342c:			; <UNDEFINED> instruction: 0xf7fd9301
    3430:			; <UNDEFINED> instruction: 0x4602edf6
    3434:	blls	6f9dc <strspn@plt+0x6e828>
    3438:	strtmi	r2, [sl], #-300	; 0xfffffed4
    343c:	ldrmi	r9, [r8], -r1, lsl #4
    3440:	stcl	7, cr15, [ip, #1012]!	; 0x3f4
    3444:	strmi	r9, [r3], -r1, lsl #20
    3448:	eorsle	r2, r8, r0, lsl #16
    344c:	addsmi	r4, r3, #721420288	; 0x2b000000
    3450:			; <UNDEFINED> instruction: 0x46a4d834
    3454:			; <UNDEFINED> instruction: 0xf04f9b02
    3458:	cdpne	14, 1, cr0, cr8, cr1, {0}
    345c:	andcs	fp, r1, r8, lsl pc
    3460:	svclt	0x008c45a0
    3464:			; <UNDEFINED> instruction: 0xf0002300
    3468:	ldmiblt	fp, {r0, r8, r9}^
    346c:	svceq	0x00d4ebb6
    3470:	stmdbeq	r1!, {r0, r3, r8, fp, ip, lr, pc}^
    3474:	tsteq	pc, #4	; <UNPREDICTABLE>
    3478:	vpmax.s8	d15, d3, d14
    347c:	eorcc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    3480:			; <UNDEFINED> instruction: 0xf8474313
    3484:	strtmi	r3, [ip], #-33	; 0xffffffdf
    3488:	stmible	r9!, {r2, r5, r6, r8, sl, lr}^
    348c:	stccs	6, cr4, [r0], {76}	; 0x4c
    3490:	blls	177b68 <strspn@plt+0x1769b4>
    3494:	teqlt	r3, r0, lsr #12
    3498:	muleq	r0, r3, r9
    349c:	svclt	0x00183800
    34a0:	and	r2, r0, r1
    34a4:	bmi	74b4b4 <strspn@plt+0x74a300>
    34a8:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    34ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    34b0:	subsmi	r9, sl, r9, lsl #22
    34b4:	andlt	sp, fp, ip, lsr #2
    34b8:	svchi	0x00f0e8bd
    34bc:	ldrmi	r9, [r0], -r3, lsl #26
    34c0:	bge	1d4e2c <strspn@plt+0x1d3c78>
    34c4:			; <UNDEFINED> instruction: 0xf7ff9301
    34c8:	blls	82a34 <strspn@plt+0x81880>
    34cc:	stmdals	r5, {r4, r5, r6, r7, r8, fp, ip, sp, pc}
    34d0:			; <UNDEFINED> instruction: 0xf990b170
    34d4:	movwls	r2, #4096	; 0x1000
    34d8:	teqcs	sl, r2, asr r1
    34dc:	ldc	7, cr15, [lr, #1012]	; 0x3f4
    34e0:	blls	6f9a8 <strspn@plt+0x6e7f4>
    34e4:	addsmi	r3, r8, #1
    34e8:			; <UNDEFINED> instruction: 0xf045bf38
    34ec:	pushlt	{r0, r8, sl}
    34f0:			; <UNDEFINED> instruction: 0x4c06e9dd
    34f4:	stmdale	r9, {r2, r5, r6, r8, sl, lr}
    34f8:	str	r9, [fp, r8, lsl #26]!
    34fc:	ldrbmi	sl, [r9], -r8, lsl #20
    3500:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    3504:	blls	23194c <strspn@plt+0x230798>
    3508:	mvnsle	r2, r0, lsl #22
    350c:	strb	r2, [sl, r1]
    3510:	ldc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    3514:	ldrdeq	r1, [r1], -r0
    3518:	andeq	r0, r0, r4, lsr r1
    351c:	strdeq	r1, [r1], -sl
    3520:			; <UNDEFINED> instruction: 0xc118f8df
    3524:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    3528:	svcmi	0x00f0e92d
    352c:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    3530:	addlt	r4, fp, r3, asr #28
    3534:	bmi	10d492c <strspn@plt+0x10d3778>
    3538:	andls	sl, r1, sl, lsl #24
    353c:	ldrbtmi	r9, [sl], #-258	; 0xfffffefe
    3540:	andls	r1, r0, #39, 30	; 0x9c
    3544:	strpl	pc, [r0, #-1293]	; 0xfffffaf3
    3548:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    354c:	andcs	r4, r1, #26214400	; 0x1900000
    3550:	rsbvs	r6, lr, #3538944	; 0x360000
    3554:	streq	pc, [r0], -pc, asr #32
    3558:			; <UNDEFINED> instruction: 0xf7fd4638
    355c:	ldrtmi	lr, [r8], -r6, lsr #28
    3560:	strcc	r2, [r4, #-256]!	; 0xffffff00
    3564:	ldc	7, cr15, [r2, #-1012]	; 0xfffffc0c
    3568:	svclt	0x00b81e06
    356c:	blle	120c974 <strspn@plt+0x120b7c0>
    3570:	vrhadd.s8	d18, d11, d0
    3574:	strmi	r2, [sp], -r0, lsl #19
    3578:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    357c:	andpl	pc, r0, #1325400064	; 0x4f000000
    3580:			; <UNDEFINED> instruction: 0x46a84638
    3584:	bpl	406c8 <strspn@plt+0x3f514>
    3588:			; <UNDEFINED> instruction: 0xf7fd46bb
    358c:			; <UNDEFINED> instruction: 0xf1a4ed82
    3590:	movwls	r0, #21260	; 0x530c
    3594:			; <UNDEFINED> instruction: 0x46594652
    3598:			; <UNDEFINED> instruction: 0xf7fd4630
    359c:	stmdacs	r0, {r1, r2, r7, sl, fp, sp, lr, pc}
    35a0:	bl	feeba9dc <strspn@plt+0xfeeb9828>
    35a4:	strmi	r0, [r3], #2560	; 0xa00
    35a8:	andsle	r4, r4, r5, lsl #8
    35ac:			; <UNDEFINED> instruction: 0x46594652
    35b0:			; <UNDEFINED> instruction: 0xf04f4630
    35b4:			; <UNDEFINED> instruction: 0xf7fd0800
    35b8:	stmdacs	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
    35bc:	strdle	sp, [r9], -r1
    35c0:	ldc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    35c4:	blcs	11d5d8 <strspn@plt+0x11c424>
    35c8:	blcs	2f3230 <strspn@plt+0x2f207c>
    35cc:			; <UNDEFINED> instruction: 0xf1b8d102
    35d0:	stcle	15, cr0, [r7, #-16]!
    35d4:	svcne	0x0062b195
    35d8:	ldrmi	r2, [r3], -r0, lsr #32
    35dc:	svcne	0x0001f912
    35e0:	andsvc	fp, r0, r1, lsl #18
    35e4:	blne	ff6d01f4 <strspn@plt+0xff6cf040>
    35e8:	mvnsle	r4, #-1342177270	; 0xb000000a
    35ec:			; <UNDEFINED> instruction: 0x4638443d
    35f0:			; <UNDEFINED> instruction: 0xf8052300
    35f4:			; <UNDEFINED> instruction: 0xf7fd3c01
    35f8:	strmi	lr, [r5], -r0, lsr #25
    35fc:			; <UNDEFINED> instruction: 0xf7fd4630
    3600:	ldmdbmi	r1, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    3604:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    3608:			; <UNDEFINED> instruction: 0x33244a0d
    360c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3610:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3614:	qaddle	r4, r1, pc	; <UNPREDICTABLE>
    3618:			; <UNDEFINED> instruction: 0xf50d4628
    361c:	andlt	r5, fp, r0, lsl #26
    3620:	svchi	0x00f0e8bd
    3624:	tstcs	r0, r5, lsl #22
    3628:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    362c:	stmib	r3, {r3, r4, r9, sl, lr}^
    3630:			; <UNDEFINED> instruction: 0xf7fd1900
    3634:	str	lr, [sp, lr, asr #24]!
    3638:	stc	7, cr15, [r4], {253}	; 0xfd
    363c:	andeq	r1, r1, r0, ror r9
    3640:	andeq	r0, r0, r4, lsr r1
    3644:	ldrdeq	r0, [r0], -sl
    3648:	muleq	r1, r8, r8
    364c:			; <UNDEFINED> instruction: 0xf5adb530
    3650:			; <UNDEFINED> instruction: 0xf8df5d80
    3654:	addlt	lr, r5, r8, ror r0
    3658:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    365c:	strpl	pc, [r0], #1293	; 0x50d
    3660:	strdls	r4, [r0], -lr
    3664:	vstrge	d4, [r3, #-108]	; 0xffffff94
    3668:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    366c:	addpl	pc, r0, #1325400064	; 0x4f000000
    3670:	tstcs	r1, fp, ror r4
    3674:	ldrdgt	pc, [r0], -ip
    3678:	andgt	pc, ip, r4, asr #17
    367c:	stceq	0, cr15, [r0], {79}	; 0x4f
    3680:			; <UNDEFINED> instruction: 0xf7fd4628
    3684:	andcs	lr, r4, r4, ror #25
    3688:	stc	7, cr15, [r6], {253}	; 0xfd
    368c:	strmi	r3, [r4], -ip, lsl #8
    3690:	strtmi	fp, [r8], -r0, lsr #3
    3694:	ldcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    3698:	cmnlt	r8, r0, lsr #32
    369c:			; <UNDEFINED> instruction: 0xf50d490e
    36a0:	bmi	2d84a8 <strspn@plt+0x2d72f4>
    36a4:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    36a8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    36ac:	subsmi	r6, r1, sl, lsl r8
    36b0:	strtmi	sp, [r0], -r9, lsl #2
    36b4:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    36b8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    36bc:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    36c0:	bl	ffec16bc <strspn@plt+0xffec0508>
    36c4:			; <UNDEFINED> instruction: 0xf7fde7ea
    36c8:	svclt	0x0000ec3e
    36cc:	andeq	r1, r1, r4, asr #16
    36d0:	andeq	r0, r0, r4, lsr r1
    36d4:			; <UNDEFINED> instruction: 0x00000bb4
    36d8:	strdeq	r1, [r1], -lr
    36dc:			; <UNDEFINED> instruction: 0x4604b510
    36e0:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    36e4:			; <UNDEFINED> instruction: 0xf7fdb108
    36e8:			; <UNDEFINED> instruction: 0x4620ed5a
    36ec:			; <UNDEFINED> instruction: 0x4010e8bd
    36f0:	bllt	ff8416ec <strspn@plt+0xff840538>
    36f4:	push	{r1, r3, r5, r9, fp, lr}
    36f8:	blx	fec546c0 <strspn@plt+0xfec5350c>
    36fc:	blmi	a80908 <strspn@plt+0xa7f754>
    3700:	stmdbeq	r4!, {r1, r3, r4, r5, r6, sl, lr}^
    3704:	stmdacs	r0, {r0, r1, r7, ip, sp, pc}
    3708:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    370c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3710:			; <UNDEFINED> instruction: 0xf04f9301
    3714:	stccs	3, cr0, [r0], {-0}
    3718:	andvs	sp, ip, sp, lsr r1
    371c:	strmi	r4, [sp], -r6, lsl #12
    3720:	stc	7, cr15, [lr], {253}	; 0xfd
    3724:	strtmi	r4, [r0], r9, ror #13
    3728:	andvs	r4, r4, r7, lsl #12
    372c:			; <UNDEFINED> instruction: 0xf7fd6830
    3730:	strmi	lr, [r4], -r0, lsl #26
    3734:			; <UNDEFINED> instruction: 0xf7fdb1f8
    3738:	stclvc	12, cr14, [r2], #312	; 0x138
    373c:			; <UNDEFINED> instruction: 0xf8336803
    3740:	ldreq	r3, [fp, #-18]	; 0xffffffee
    3744:	stmdavs	r8!, {r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
    3748:	ldrcc	sp, [r3], #-1297	; 0xfffffaef
    374c:	strbmi	r2, [r9], -sl, lsl #4
    3750:	andhi	pc, r0, r7, asr #17
    3754:			; <UNDEFINED> instruction: 0xf7fd4620
    3758:	mlavs	r8, ip, fp, lr
    375c:	stmdblt	fp!, {r0, r1, r3, r4, r5, fp, sp, lr}^
    3760:	addsmi	r9, ip, #0, 22
    3764:	tstlt	r3, sl
    3768:	mulcc	r0, r3, r9
    376c:	stmdacs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
    3770:	ldrdcs	sp, [r0], -ip
    3774:	ldmdavs	fp!, {r2, sp, lr, pc}
    3778:	tstlt	fp, r1
    377c:	rscscc	pc, pc, pc, asr #32
    3780:	blmi	215fac <strspn@plt+0x214df8>
    3784:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3788:	blls	5d7f8 <strspn@plt+0x5c644>
    378c:	qaddle	r4, sl, r5
    3790:	pop	{r0, r1, ip, sp, pc}
    3794:			; <UNDEFINED> instruction: 0xf06f83f0
    3798:			; <UNDEFINED> instruction: 0xe7f10015
    379c:	bl	ff4c1798 <strspn@plt+0xff4c05e4>
    37a0:	andeq	r1, r1, r4, lsr #15
    37a4:	andeq	r0, r0, r4, lsr r1
    37a8:	andeq	r1, r1, r0, lsr #14
    37ac:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    37b0:	svclt	0x0000e6b6
    37b4:	andeq	r0, r0, r6, lsl #21
    37b8:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    37bc:	svclt	0x0000e6b0
    37c0:	andeq	r0, r0, r2, lsl #21
    37c4:	tstcs	r0, r0, lsl r5
    37c8:			; <UNDEFINED> instruction: 0xf7fd2001
    37cc:	strmi	lr, [r4], -sl, asr #22
    37d0:	stmdami	r7, {r3, r4, r5, r8, ip, sp, pc}
    37d4:			; <UNDEFINED> instruction: 0xf7fd4478
    37d8:	ldrdvs	lr, [r0], -r4	; <UNPREDICTABLE>
    37dc:	strtmi	fp, [r0], -r8, lsl #2
    37e0:			; <UNDEFINED> instruction: 0x4620bd10
    37e4:			; <UNDEFINED> instruction: 0xf7fd2400
    37e8:	strtmi	lr, [r0], -r8, ror #22
    37ec:	svclt	0x0000bd10
    37f0:	andeq	r0, r0, r0, ror sl
    37f4:			; <UNDEFINED> instruction: 0x4604b510
    37f8:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    37fc:			; <UNDEFINED> instruction: 0xf7fdb108
    3800:	strtmi	lr, [r0], -lr, asr #25
    3804:			; <UNDEFINED> instruction: 0x4010e8bd
    3808:	bllt	1541804 <strspn@plt+0x1540650>
    380c:	vmlane.f64	d7, d10, d3
    3810:	svclt	0x00186041
    3814:	vhsub.u32	d18, d2, d1
    3818:	movwvc	r0, #13056	; 0x3300
    381c:	svclt	0x00004770
    3820:	addvs	r7, r1, r3, lsl #22
    3824:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    3828:	ldrbmi	r7, [r0, -r3, lsl #6]!
    382c:	svcmi	0x00f0e92d
    3830:			; <UNDEFINED> instruction: 0xf381fab1
    3834:			; <UNDEFINED> instruction: 0xf5ad4d63
    3838:	stclmi	13, cr5, [r3], #-24	; 0xffffffe8
    383c:	ldrbtmi	fp, [sp], #-129	; 0xffffff7f
    3840:			; <UNDEFINED> instruction: 0xf50d095b
    3844:	stmdacs	r0, {r0, r2, r9, ip, lr}
    3848:	movwcs	fp, #7944	; 0x1f08
    384c:	eorscc	r5, ip, #44, 18	; 0xb0000
    3850:	andsvs	r6, r4, r4, lsr #16
    3854:	streq	pc, [r0], #-79	; 0xffffffb1
    3858:			; <UNDEFINED> instruction: 0xf0402b00
    385c:	andvs	r8, fp, sp, lsr #1
    3860:	strmi	r4, [r9], r5, lsl #12
    3864:	bl	ffb41860 <strspn@plt+0xffb406ac>
    3868:	ldrdge	pc, [r0, #-143]!	; 0xffffff71
    386c:	ldrbtmi	sl, [sl], #3935	; 0xf5f
    3870:	stmdavs	r8!, {r7, r9, sl, lr}
    3874:			; <UNDEFINED> instruction: 0xf8c82600
    3878:			; <UNDEFINED> instruction: 0xf7fd6000
    387c:			; <UNDEFINED> instruction: 0x4604ec5a
    3880:			; <UNDEFINED> instruction: 0xf0002800
    3884:			; <UNDEFINED> instruction: 0xf7fd8091
    3888:	vstmiavc	r2!, {d30-<overflow reg d48>}
    388c:			; <UNDEFINED> instruction: 0xf8336803
    3890:	ldreq	r3, [r9, #-18]	; 0xffffffee
    3894:	blvc	af9050 <strspn@plt+0xaf7e9c>
    3898:			; <UNDEFINED> instruction: 0x079a3413
    389c:			; <UNDEFINED> instruction: 0x07dbd458
    38a0:	vst3.16	{d29,d31,d33}, [pc :128]!
    38a4:	andcs	r5, r1, #0, 6
    38a8:			; <UNDEFINED> instruction: 0x46384619
    38ac:	strge	lr, [r0], #-2509	; 0xfffff633
    38b0:	ldcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    38b4:			; <UNDEFINED> instruction: 0xf7fd6828
    38b8:			; <UNDEFINED> instruction: 0xf44fec42
    38bc:	ldrtmi	r2, [r9], -r0, lsl #4
    38c0:	bl	fecc18bc <strspn@plt+0xfecc0708>
    38c4:	blle	ff50d8cc <strspn@plt+0xff50c718>
    38c8:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    38cc:	b	ff0c18c8 <strspn@plt+0xff0c0714>
    38d0:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    38d4:	strmi	sp, [r2], -sp, asr #1
    38d8:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    38dc:	mrcge	6, 0, r4, cr0, cr8, {1}
    38e0:	b	ffc418dc <strspn@plt+0xffc40728>
    38e4:	ldrbmi	r4, [r8], -r3, lsl #12
    38e8:	ldccc	8, cr15, [r0], #-280	; 0xfffffee8
    38ec:	bl	fff418e8 <strspn@plt+0xfff40734>
    38f0:	ldccc	8, cr15, [r0], #-344	; 0xfffffea8
    38f4:	bleq	c3ff94 <strspn@plt+0xc3ede0>
    38f8:	adcsle	r2, sl, r0, lsl #22
    38fc:	bge	7d5dd8 <strspn@plt+0x7d4c24>
    3900:	andls	r4, r3, #56, 12	; 0x3800000
    3904:			; <UNDEFINED> instruction: 0xf7fd4479
    3908:	stmdacs	r1, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
    390c:	bls	f7fd8 <strspn@plt+0xf6e24>
    3910:	ldrmi	r6, [r0], -r9, ror #16
    3914:	b	fec41910 <strspn@plt+0xfec4075c>
    3918:			; <UNDEFINED> instruction: 0xd1aa2800
    391c:	ldrbmi	r2, [r9], -r0, lsl #6
    3920:	strtmi	r2, [r0], -sl, lsl #4
    3924:	andcc	pc, r0, r8, asr #17
    3928:	ldccc	8, cr15, [r0], #-280	; 0xfffffee8
    392c:	b	fec41928 <strspn@plt+0xfec40774>
    3930:	andeq	pc, r0, r9, asr #17
    3934:	ldrdeq	pc, [r0], -r8
    3938:			; <UNDEFINED> instruction: 0xf856bb28
    393c:	adcmi	r3, r3, #48, 24	; 0x3000
    3940:	movwlt	sp, #45059	; 0xb003
    3944:	mulcc	r0, r3, r9
    3948:			; <UNDEFINED> instruction: 0xf04fb1f3
    394c:	ldrsh	r3, [fp], -pc	; <UNPREDICTABLE>
    3950:			; <UNDEFINED> instruction: 0xf10d6828
    3954:			; <UNDEFINED> instruction: 0xf7fd0b10
    3958:			; <UNDEFINED> instruction: 0x4622ebf2
    395c:			; <UNDEFINED> instruction: 0x9600465b
    3960:	andcs	r4, r3, r1, lsl #12
    3964:	bl	41960 <strspn@plt+0x407ac>
    3968:	orrle	r2, r2, r0, lsl #16
    396c:			; <UNDEFINED> instruction: 0x3018f8db
    3970:	addsmi	r6, sl, #11141120	; 0xaa0000
    3974:	svcge	0x007df47f
    3978:	ldrbeq	r7, [fp, fp, lsr #22]
    397c:	cfcmpsge	sp, mvf0, mvf1
    3980:	bleq	43fdbc <strspn@plt+0x43ec08>
    3984:	submi	lr, r0, #52953088	; 0x3280000
    3988:			; <UNDEFINED> instruction: 0xf50d4913
    398c:	bmi	3985a8 <strspn@plt+0x3973f4>
    3990:	ldrbtmi	r3, [r9], #-828	; 0xfffffcc4
    3994:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3998:	subsmi	r6, r1, sl, lsl r8
    399c:			; <UNDEFINED> instruction: 0xf50dd10f
    39a0:	andlt	r5, r1, r6, lsl #26
    39a4:	svchi	0x00f0e8bd
    39a8:	ldrdcc	pc, [r0], -r8
    39ac:	blcs	b9b8 <strspn@plt+0xa804>
    39b0:			; <UNDEFINED> instruction: 0xf04fd0ea
    39b4:			; <UNDEFINED> instruction: 0xe7e730ff
    39b8:	andseq	pc, r5, pc, rrx
    39bc:			; <UNDEFINED> instruction: 0xf7fde7e4
    39c0:	svclt	0x0000eac2
    39c4:	andeq	r1, r1, r6, ror #12
    39c8:	andeq	r0, r0, r4, lsr r1
    39cc:	ldrdeq	r0, [r0], -lr
    39d0:	andeq	r0, r0, sl, lsl #19
    39d4:	andeq	r0, r0, r4, asr r9
    39d8:	andeq	r1, r1, r2, lsl r5
    39dc:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    39e0:	svclt	0x00be2900
    39e4:			; <UNDEFINED> instruction: 0xf04f2000
    39e8:	and	r4, r6, r0, lsl #2
    39ec:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    39f0:			; <UNDEFINED> instruction: 0xf06fbf1c
    39f4:			; <UNDEFINED> instruction: 0xf04f4100
    39f8:			; <UNDEFINED> instruction: 0xf00030ff
    39fc:			; <UNDEFINED> instruction: 0xf1adb857
    3a00:	stmdb	sp!, {r3, sl, fp}^
    3a04:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3a08:	blcs	3a634 <strspn@plt+0x39480>
    3a0c:			; <UNDEFINED> instruction: 0xf000db1a
    3a10:			; <UNDEFINED> instruction: 0xf8ddf853
    3a14:	ldmib	sp, {r2, sp, lr, pc}^
    3a18:	andlt	r2, r4, r2, lsl #6
    3a1c:	submi	r4, r0, #112, 14	; 0x1c00000
    3a20:	cmpeq	r1, r1, ror #22
    3a24:	blle	6ce62c <strspn@plt+0x6cd478>
    3a28:			; <UNDEFINED> instruction: 0xf846f000
    3a2c:	ldrd	pc, [r4], -sp
    3a30:	movwcs	lr, #10717	; 0x29dd
    3a34:	submi	fp, r0, #4
    3a38:	cmpeq	r1, r1, ror #22
    3a3c:	bl	18d438c <strspn@plt+0x18d31d8>
    3a40:	ldrbmi	r0, [r0, -r3, asr #6]!
    3a44:	bl	18d4394 <strspn@plt+0x18d31e0>
    3a48:			; <UNDEFINED> instruction: 0xf0000343
    3a4c:			; <UNDEFINED> instruction: 0xf8ddf835
    3a50:	ldmib	sp, {r2, sp, lr, pc}^
    3a54:	andlt	r2, r4, r2, lsl #6
    3a58:	bl	1854360 <strspn@plt+0x18531ac>
    3a5c:	ldrbmi	r0, [r0, -r1, asr #2]!
    3a60:	bl	18d43b0 <strspn@plt+0x18d31fc>
    3a64:			; <UNDEFINED> instruction: 0xf0000343
    3a68:			; <UNDEFINED> instruction: 0xf8ddf827
    3a6c:	ldmib	sp, {r2, sp, lr, pc}^
    3a70:	andlt	r2, r4, r2, lsl #6
    3a74:	bl	18d43c4 <strspn@plt+0x18d3210>
    3a78:	ldrbmi	r0, [r0, -r3, asr #6]!
    3a7c:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    3a80:	svclt	0x00082900
    3a84:	svclt	0x001c2800
    3a88:	mvnscc	pc, pc, asr #32
    3a8c:	rscscc	pc, pc, pc, asr #32
    3a90:	stmdalt	ip, {ip, sp, lr, pc}
    3a94:	stfeqd	f7, [r8], {173}	; 0xad
    3a98:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    3a9c:			; <UNDEFINED> instruction: 0xf80cf000
    3aa0:	ldrd	pc, [r4], -sp
    3aa4:	movwcs	lr, #10717	; 0x29dd
    3aa8:	ldrbmi	fp, [r0, -r4]!
    3aac:			; <UNDEFINED> instruction: 0xf04fb502
    3ab0:			; <UNDEFINED> instruction: 0xf7fd0008
    3ab4:	vstrlt.16	s28, [r2, #-440]	; 0xfffffe48	; <UNPREDICTABLE>
    3ab8:	svclt	0x00084299
    3abc:	push	{r4, r7, r9, lr}
    3ac0:			; <UNDEFINED> instruction: 0x46044ff0
    3ac4:	andcs	fp, r0, r8, lsr pc
    3ac8:			; <UNDEFINED> instruction: 0xf8dd460d
    3acc:	svclt	0x0038c024
    3ad0:	cmnle	fp, #1048576	; 0x100000
    3ad4:			; <UNDEFINED> instruction: 0x46994690
    3ad8:			; <UNDEFINED> instruction: 0xf283fab3
    3adc:	rsbsle	r2, r0, r0, lsl #22
    3ae0:			; <UNDEFINED> instruction: 0xf385fab5
    3ae4:	rsble	r2, r8, r0, lsl #26
    3ae8:			; <UNDEFINED> instruction: 0xf1a21ad2
    3aec:	blx	247374 <strspn@plt+0x2461c0>
    3af0:	blx	242700 <strspn@plt+0x24154c>
    3af4:			; <UNDEFINED> instruction: 0xf1c2f30e
    3af8:	b	12c5780 <strspn@plt+0x12c45cc>
    3afc:	blx	a06710 <strspn@plt+0xa0555c>
    3b00:	b	1300724 <strspn@plt+0x12ff570>
    3b04:	blx	206718 <strspn@plt+0x205564>
    3b08:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    3b0c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3b10:	andcs	fp, r0, ip, lsr pc
    3b14:	movwle	r4, #42497	; 0xa601
    3b18:	bl	fed0bb24 <strspn@plt+0xfed0a970>
    3b1c:	blx	4b4c <strspn@plt+0x3998>
    3b20:	blx	83ff60 <strspn@plt+0x83edac>
    3b24:	bl	1980748 <strspn@plt+0x197f594>
    3b28:	tstmi	r9, #46137344	; 0x2c00000
    3b2c:	bcs	13d74 <strspn@plt+0x12bc0>
    3b30:	b	13f7c28 <strspn@plt+0x13f6a74>
    3b34:	b	13c5ca4 <strspn@plt+0x13c4af0>
    3b38:	b	12060ac <strspn@plt+0x1204ef8>
    3b3c:	ldrmi	r7, [r6], -fp, asr #17
    3b40:	bl	fed3bb74 <strspn@plt+0xfed3a9c0>
    3b44:	bl	194476c <strspn@plt+0x19435b8>
    3b48:	ldmne	fp, {r0, r3, r9, fp}^
    3b4c:	beq	2be87c <strspn@plt+0x2bd6c8>
    3b50:			; <UNDEFINED> instruction: 0xf14a1c5c
    3b54:	cfsh32cc	mvfx0, mvfx1, #0
    3b58:	strbmi	sp, [sp, #-7]
    3b5c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3b60:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    3b64:	adfccsz	f4, f1, #5.0
    3b68:	blx	17834c <strspn@plt+0x177198>
    3b6c:	blx	941790 <strspn@plt+0x9405dc>
    3b70:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    3b74:	vseleq.f32	s30, s28, s11
    3b78:	blx	949f80 <strspn@plt+0x948dcc>
    3b7c:	b	1101b8c <strspn@plt+0x11009d8>
    3b80:			; <UNDEFINED> instruction: 0xf1a2040e
    3b84:			; <UNDEFINED> instruction: 0xf1c20720
    3b88:	blx	205410 <strspn@plt+0x20425c>
    3b8c:	blx	14079c <strspn@plt+0x13f5e8>
    3b90:	blx	1417b4 <strspn@plt+0x140600>
    3b94:	b	11003a4 <strspn@plt+0x10ff1f0>
    3b98:	blx	9047bc <strspn@plt+0x903608>
    3b9c:	bl	11813bc <strspn@plt+0x1180208>
    3ba0:	teqmi	r3, #1073741824	; 0x40000000
    3ba4:	strbmi	r1, [r5], -r0, lsl #21
    3ba8:	tsteq	r3, r1, ror #22
    3bac:	svceq	0x0000f1bc
    3bb0:	stmib	ip, {r0, ip, lr, pc}^
    3bb4:	pop	{r8, sl, lr}
    3bb8:	blx	fed27b80 <strspn@plt+0xfed269cc>
    3bbc:	msrcc	CPSR_, #132, 6	; 0x10000002
    3bc0:	blx	fee3da10 <strspn@plt+0xfee3c85c>
    3bc4:	blx	fed805ec <strspn@plt+0xfed7f438>
    3bc8:	eorcc	pc, r0, #335544322	; 0x14000002
    3bcc:	orrle	r2, fp, r0, lsl #26
    3bd0:	svclt	0x0000e7f3
    3bd4:	mvnsmi	lr, #737280	; 0xb4000
    3bd8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3bdc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3be0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3be4:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3be8:	blne	1d94de4 <strspn@plt+0x1d93c30>
    3bec:	strhle	r1, [sl], -r6
    3bf0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3bf4:	svccc	0x0004f855
    3bf8:	strbmi	r3, [sl], -r1, lsl #8
    3bfc:	ldrtmi	r4, [r8], -r1, asr #12
    3c00:	adcmi	r4, r6, #152, 14	; 0x2600000
    3c04:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3c08:	svclt	0x000083f8
    3c0c:	andeq	r1, r1, lr, asr r1
    3c10:	andeq	r1, r1, r4, asr r1
    3c14:	svclt	0x00004770
    3c18:	tstcs	r0, r2, lsl #22
    3c1c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3c20:	blt	6c1c1c <strspn@plt+0x6c0a68>
    3c24:	andeq	r1, r1, r4, ror #7

Disassembly of section .fini:

00003c28 <.fini>:
    3c28:	push	{r3, lr}
    3c2c:	pop	{r3, pc}
