verilog xil_defaultlib --include "../../../../../../fpga/clk_wiz_0" \
"../../../../../../fpga/clk_wiz_0/clk_wiz_0_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
