library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity eq2 is
    Port ( A : in STD_LOGIC_VECTOR (1 downto 0);
           B : in STD_LOGIC_VECTOR (1 downto 0);
           eq : out STD_LOGIC);
end eq2;

architecture Behavioral of eq2 is

begin


end Behavioral;
