{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697386338215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697386338216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 00:12:17 2023 " "Processing started: Mon Oct 16 00:12:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697386338216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697386338216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mock_sol -c Mock_sol " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mock_sol -c Mock_sol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697386338216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697386339425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697386339425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/23295274/desktop/elec2311/comonents/hex_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/23295274/desktop/elec2311/comonents/hex_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_decoder-Behavioural " "Found design unit 1: hex_decoder-Behavioural" {  } { { "../Comonents/hex_decoder.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Comonents/hex_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697386352763 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "../Comonents/hex_decoder.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Comonents/hex_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697386352763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697386352763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/23295274/desktop/elec2311/comonents/clk_divider_to_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/23295274/desktop/elec2311/comonents/clk_divider_to_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_divider_to_1Hz-Behav " "Found design unit 1: Clk_divider_to_1Hz-Behav" {  } { { "../Comonents/clk_divider_to_1hz.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Comonents/clk_divider_to_1hz.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697386352770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clk_divider_to_1Hz " "Found entity 1: Clk_divider_to_1Hz" {  } { { "../Comonents/clk_divider_to_1hz.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/Comonents/clk_divider_to_1hz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697386352770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697386352770 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Comonents/clk_divider.vhd " "Can't analyze file -- file ../Comonents/clk_divider.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1697386352772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mock_sol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mock_sol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mock_sol-Arch " "Found design unit 1: Mock_sol-Arch" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697386352774 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mock_sol " "Found entity 1: Mock_sol" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697386352774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697386352774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mock_sol " "Elaborating entity \"Mock_sol\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697386352822 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Next_state Mock_sol.vhd(111) " "VHDL Process Statement warning at Mock_sol.vhd(111): inferring latch(es) for signal or variable \"Next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1697386352824 "|Mock_sol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.D Mock_sol.vhd(111) " "Inferred latch for \"Next_state.D\" at Mock_sol.vhd(111)" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697386352824 "|Mock_sol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.C Mock_sol.vhd(111) " "Inferred latch for \"Next_state.C\" at Mock_sol.vhd(111)" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697386352824 "|Mock_sol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.B Mock_sol.vhd(111) " "Inferred latch for \"Next_state.B\" at Mock_sol.vhd(111)" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697386352824 "|Mock_sol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.A Mock_sol.vhd(111) " "Inferred latch for \"Next_state.A\" at Mock_sol.vhd(111)" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697386352824 "|Mock_sol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_divider_to_1Hz Clk_divider_to_1Hz:slow_clock " "Elaborating entity \"Clk_divider_to_1Hz\" for hierarchy \"Clk_divider_to_1Hz:slow_clock\"" {  } { { "Mock_sol.vhd" "slow_clock" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697386352834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_divider_to_1Hz Clk_divider_to_1Hz:fast_clock " "Elaborating entity \"Clk_divider_to_1Hz\" for hierarchy \"Clk_divider_to_1Hz:fast_clock\"" {  } { { "Mock_sol.vhd" "fast_clock" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697386352861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:seven_seggy_1 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:seven_seggy_1\"" {  } { { "Mock_sol.vhd" "seven_seggy_1" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697386352869 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Divided_CLK~0 " "Found clock multiplexer Divided_CLK~0" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1697386353179 "|Mock_sol|Divided_CLK~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1697386353179 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697386353379 "|Mock_sol|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697386353379 "|Mock_sol|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697386353379 "|Mock_sol|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697386353379 "|Mock_sol|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697386353379 "|Mock_sol|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Mock_sol.vhd" "" { Text "C:/Users/23295274/Desktop/ELEC2311/2022_Mock_Sol/Mock_sol.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697386353379 "|Mock_sol|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697386353379 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697386353433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697386353992 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697386353992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697386354188 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697386354188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697386354188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697386354188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697386354215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 00:12:34 2023 " "Processing ended: Mon Oct 16 00:12:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697386354215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697386354215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697386354215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697386354215 ""}
