###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 04:02:10 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_mem_
reg[0][30] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][30] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][30] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.189
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.434
  Arrival Time                  1.434
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.737 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.954 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.231 |   1.185 |    1.185 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.148 |   1.334 |    1.334 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2263                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.382 |    1.382 | 
     | \tx_core/axi_master /U2264                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   1.434 |    1.434 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.434 |    1.434 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.737 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.954 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.231 |   1.185 |    1.185 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.153 | 0.004 |   1.189 |    1.189 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_mem_
reg[0][20] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][20] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][20] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.194
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.438
  Arrival Time                  1.439
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.718 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.242 |   1.190 |    1.189 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.146 |   1.336 |    1.336 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2387                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.386 |    1.385 | 
     | \tx_core/axi_master /U2388                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.438 |    1.438 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.439 |    1.438 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.718 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.242 |   1.190 |    1.190 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.163 | 0.004 |   1.194 |    1.194 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_mem_
reg[0][16] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][16] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.433
  Arrival Time                  1.433
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.718 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.235 |   1.183 |    1.183 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.146 |   1.329 |    1.329 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2398                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.051 |   1.380 |    1.379 | 
     | \tx_core/axi_master /U2399                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.432 |    1.432 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.433 |    1.433 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.718 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.235 |   1.183 |    1.183 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.156 | 0.005 |   1.188 |    1.188 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_mem_
reg[0][29] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][29] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.192
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.437
  Arrival Time                  1.437
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.737 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.954 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.231 |   1.185 |    1.185 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.148 |   1.334 |    1.333 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2455                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.050 |   1.384 |    1.384 | 
     | \tx_core/axi_master /U2456                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.437 |    1.436 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.437 |    1.437 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.737 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.954 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.231 |   1.185 |    1.185 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.153 | 0.006 |   1.192 |    1.192 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_mem_
reg[0][21] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][21] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][21] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.201
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.446
  Arrival Time                  1.446
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.737 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.954 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1  | 0.166 | 0.245 |   1.199 |    1.198 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.144 |   1.343 |    1.343 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2476                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.393 |    1.392 | 
     | \tx_core/axi_master /U2477                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.446 |    1.445 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.446 |    1.446 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.737 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.954 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1  | 0.166 | 0.245 |   1.199 |    1.199 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.166 | 0.003 |   1.201 |    1.202 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_mem_
reg[0][18] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][18] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.200
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.444
  Arrival Time                  1.445
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.737 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.954 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1  | 0.166 | 0.245 |   1.199 |    1.198 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.143 |   1.342 |    1.342 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2484                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.392 |    1.392 | 
     | \tx_core/axi_master /U2485                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   1.445 |    1.444 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   1.445 |    1.444 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.737 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.954 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1  | 0.166 | 0.245 |   1.199 |    1.199 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.166 | 0.002 |   1.200 |    1.201 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_mem_
reg[0][28] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][28] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][28] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.174
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.419
  Arrival Time                  1.420
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.718 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.933 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.170 |    1.169 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.069 | 0.143 |   1.313 |    1.312 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2268                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.051 |   1.363 |    1.363 | 
     | \tx_core/axi_master /U2269                         | C v -> Y ^   | OAI21X1  | 0.058 | 0.056 |   1.419 |    1.419 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.058 | 0.000 |   1.420 |    1.419 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.719 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.934 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.170 |    1.170 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.153 | 0.004 |   1.174 |    1.174 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_mem_
reg[0][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.200
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.444
  Arrival Time                  1.444
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.728 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.951 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.195 |    1.195 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.146 |   1.341 |    1.341 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2510                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.050 |   1.391 |    1.391 | 
     | \tx_core/axi_master /U2511                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.444 |    1.443 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.444 |    1.444 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.729 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.951 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.195 |    1.196 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.170 | 0.004 |   1.200 |    1.200 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_mem_
reg[0][3] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][3] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][3] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.203
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.446
  Arrival Time                  1.447
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.728 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.950 | 
     | FECTS_clks_clk___L5_I160                           | A ^ -> Y ^   | CLKBUF1  | 0.181 | 0.243 |   1.194 |    1.194 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.152 |   1.346 |    1.346 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2527                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.394 |    1.393 | 
     | \tx_core/axi_master /U2528                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.447 |    1.446 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.447 |    1.446 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.503 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.729 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.951 | 
     | FECTS_clks_clk___L5_I160                           | A ^ -> Y ^   | CLKBUF1  | 0.181 | 0.243 |   1.194 |    1.195 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.182 | 0.009 |   1.203 |    1.203 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.177
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.422
  Arrival Time                  1.422
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.718 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.933 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.172 |    1.171 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.148 |   1.320 |    1.319 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2417                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.368 |    1.367 | 
     | \tx_core/axi_master /U2418                         | C v -> Y ^   | OAI21X1  | 0.057 | 0.054 |   1.422 |    1.422 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.057 | 0.000 |   1.422 |    1.422 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.504 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.719 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.934 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.172 |    1.173 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.154 | 0.005 |   1.177 |    1.177 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][28] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][28] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][28] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.201
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.445
  Arrival Time                  1.446
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.728 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.951 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.195 |    1.195 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.150 |   1.345 |    1.345 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2458                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.393 |    1.393 | 
     | \tx_core/axi_master /U2459                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   1.446 |    1.445 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.446 |    1.445 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.504 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.729 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.952 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.195 |    1.196 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.170 | 0.006 |   1.201 |    1.202 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.433
  Arrival Time                  1.433
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.718 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.947 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.187 |    1.186 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.143 |   1.329 |    1.329 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2320                         | A ^ -> Y v   | NAND2X1  | 0.046 | 0.051 |   1.380 |    1.379 | 
     | \tx_core/axi_master /U2321                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.433 |    1.432 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.433 |    1.433 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.504 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.719 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.949 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.187 |    1.187 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.002 |   1.188 |    1.189 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][22] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][22] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.165
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.410
  Arrival Time                  1.410
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.718 | 
     | FECTS_clks_clk___L4_I37                            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   0.935 |    0.934 | 
     | FECTS_clks_clk___L5_I143                           | A ^ -> Y ^   | CLKBUF1  | 0.151 | 0.229 |   1.163 |    1.163 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.142 |   1.306 |    1.305 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2286                         | A ^ -> Y v   | NAND2X1  | 0.046 | 0.051 |   1.357 |    1.356 | 
     | \tx_core/axi_master /U2287                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.410 |    1.410 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.410 |    1.410 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.504 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.719 | 
     | FECTS_clks_clk___L4_I37                            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   0.935 |    0.935 | 
     | FECTS_clks_clk___L5_I143                           | A ^ -> Y ^   | CLKBUF1  | 0.151 | 0.229 |   1.163 |    1.164 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.151 | 0.001 |   1.165 |    1.165 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][11] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.186
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.431
  Arrival Time                  1.431
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.728 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.950 | 
     | FECTS_clks_clk___L5_I153                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.228 |   1.179 |    1.178 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.149 |   1.328 |    1.327 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2412                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   1.377 |    1.377 | 
     | \tx_core/axi_master /U2413                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.054 |   1.431 |    1.431 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.431 |    1.431 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.504 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.729 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.952 | 
     | FECTS_clks_clk___L5_I153                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.228 |   1.179 |    1.180 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.161 | 0.007 |   1.186 |    1.187 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][23] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][23] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][23] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.196
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.440
  Arrival Time                  1.441
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.736 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.953 | 
     | FECTS_clks_clk___L5_I130                           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.237 |   1.191 |    1.190 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.149 |   1.339 |    1.339 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2470                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.387 |    1.387 | 
     | \tx_core/axi_master /U2471                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.054 |   1.441 |    1.440 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.441 |    1.440 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.504 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.738 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.955 | 
     | FECTS_clks_clk___L5_I130                           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.237 |   1.191 |    1.192 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.162 | 0.005 |   1.196 |    1.197 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][31] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.187
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.432
  Arrival Time                  1.433
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.717 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.947 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.235 |   1.183 |    1.182 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.146 |   1.329 |    1.328 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2354                         | A ^ -> Y v   | NAND2X1  | 0.046 | 0.051 |   1.379 |    1.378 | 
     | \tx_core/axi_master /U2355                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.433 |    1.431 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.433 |    1.432 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.504 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.719 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.949 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.235 |   1.183 |    1.184 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.156 | 0.004 |   1.187 |    1.188 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.205
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.449
  Arrival Time                  1.450
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.727 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.950 | 
     | FECTS_clks_clk___L5_I161                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.246 |   1.197 |    1.196 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.151 |   1.348 |    1.347 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2513                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.398 |    1.396 | 
     | \tx_core/axi_master /U2514                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   1.450 |    1.449 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   1.450 |    1.449 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.504 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.729 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.952 | 
     | FECTS_clks_clk___L5_I161                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.246 |   1.197 |    1.198 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.172 | 0.008 |   1.205 |    1.206 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.191
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.435
  Arrival Time                  1.437
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.727 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.950 | 
     | FECTS_clks_clk___L5_I152                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.237 |   1.188 |    1.187 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.148 |   1.336 |    1.334 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2326                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.384 |    1.383 | 
     | \tx_core/axi_master /U2327                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.436 |    1.435 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.437 |    1.435 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.504 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.729 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.952 | 
     | FECTS_clks_clk___L5_I152                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.237 |   1.188 |    1.189 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.003 |   1.191 |    1.192 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][18] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][18] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.185
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.430
  Arrival Time                  1.431
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.717 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.947 | 
     | FECTS_clks_clk___L5_I151                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.232 |   1.180 |    1.179 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.147 |   1.326 |    1.325 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2393                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.376 |    1.375 | 
     | \tx_core/axi_master /U2394                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.055 |   1.431 |    1.430 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.431 |    1.430 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.504 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.719 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.949 | 
     | FECTS_clks_clk___L5_I151                           | A ^ -> Y ^   | CLKBUF1  | 0.150 | 0.232 |   1.180 |    1.181 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.150 | 0.005 |   1.185 |    1.186 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][1] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][1] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.204
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.447
  Arrival Time                  1.448
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.727 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.950 | 
     | FECTS_clks_clk___L5_I160                           | A ^ -> Y ^   | CLKBUF1  | 0.181 | 0.243 |   1.194 |    1.193 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.153 |   1.347 |    1.346 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2533                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   1.396 |    1.395 | 
     | \tx_core/axi_master /U2534                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.052 |   1.448 |    1.447 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.448 |    1.447 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.504 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.729 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.952 | 
     | FECTS_clks_clk___L5_I160                           | A ^ -> Y ^   | CLKBUF1  | 0.181 | 0.243 |   1.194 |    1.195 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.182 | 0.009 |   1.204 |    1.205 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][3] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][3] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][3] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.194
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.438
  Arrival Time                  1.439
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.717 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.947 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.242 |   1.190 |    1.188 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.149 |   1.339 |    1.337 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2340                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.387 |    1.385 | 
     | \tx_core/axi_master /U2341                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.439 |    1.438 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.439 |    1.438 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.720 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.950 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.242 |   1.190 |    1.191 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.163 | 0.004 |   1.194 |    1.195 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.200
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.444
  Arrival Time                  1.445
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.502 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.727 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.949 | 
     | FECTS_clks_clk___L5_I161                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.246 |   1.197 |    1.196 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.147 |   1.344 |    1.342 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2496                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   1.392 |    1.391 | 
     | \tx_core/axi_master /U2497                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.445 |    1.444 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.445 |    1.444 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.730 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.952 | 
     | FECTS_clks_clk___L5_I161                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.246 |   1.197 |    1.199 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.172 | 0.003 |   1.200 |    1.202 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][5] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][5] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][5] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.193
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.438
  Arrival Time                  1.439
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.727 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.950 | 
     | FECTS_clks_clk___L5_I152                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.237 |   1.188 |    1.186 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.148 |   1.336 |    1.335 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2334                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   1.385 |    1.383 | 
     | \tx_core/axi_master /U2335                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.054 |   1.439 |    1.438 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.439 |    1.438 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.730 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.953 | 
     | FECTS_clks_clk___L5_I152                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.237 |   1.188 |    1.189 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.005 |   1.193 |    1.195 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][27] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][27] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][27] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.201
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.445
  Arrival Time                  1.447
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.727 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.950 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.195 |    1.194 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.148 |   1.343 |    1.341 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2460                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.050 |   1.393 |    1.392 | 
     | \tx_core/axi_master /U2461                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.054 |   1.447 |    1.445 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.447 |    1.445 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.730 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.953 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.195 |    1.197 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.170 | 0.006 |   1.201 |    1.203 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][4] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][4] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.201
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.445
  Arrival Time                  1.446
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.727 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.949 | 
     | FECTS_clks_clk___L5_I155                           | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.243 |   1.194 |    1.193 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.147 |   1.342 |    1.340 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2337                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.051 |   1.392 |    1.391 | 
     | \tx_core/axi_master /U2338                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.054 |   1.446 |    1.444 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.446 |    1.445 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.730 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.953 | 
     | FECTS_clks_clk___L5_I155                           | A ^ -> Y ^   | CLKBUF1  | 0.169 | 0.243 |   1.194 |    1.196 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.169 | 0.006 |   1.201 |    1.202 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.170
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.415
  Arrival Time                  1.417
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.717 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.932 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.170 |    1.168 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.143 |   1.313 |    1.311 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2403                         | A ^ -> Y v   | NAND2X1  | 0.046 | 0.051 |   1.364 |    1.362 | 
     | \tx_core/axi_master /U2404                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.417 |    1.415 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.417 |    1.415 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.720 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.935 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.170 |    1.171 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.153 | 0.001 |   1.170 |    1.172 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][26] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][26] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.189
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.433
  Arrival Time                  1.435
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.716 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.946 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.235 |   1.183 |    1.181 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.148 |   1.331 |    1.329 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2369                         | A ^ -> Y v   | NAND2X1  | 0.046 | 0.051 |   1.382 |    1.380 | 
     | \tx_core/axi_master /U2370                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.435 |    1.433 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.435 |    1.433 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.720 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.950 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.235 |   1.183 |    1.185 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.156 | 0.005 |   1.189 |    1.190 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][0] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][0] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.196
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.440
  Arrival Time                  1.442
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.735 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.952 | 
     | FECTS_clks_clk___L5_I130                           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.237 |   1.191 |    1.189 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.077 | 0.151 |   1.342 |    1.340 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2349                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.390 |    1.388 | 
     | \tx_core/axi_master /U2350                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.052 |   1.442 |    1.440 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.442 |    1.440 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.739 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.956 | 
     | FECTS_clks_clk___L5_I130                           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.237 |   1.191 |    1.193 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.162 | 0.005 |   1.196 |    1.198 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][12] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][12] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.200
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.444
  Arrival Time                  1.446
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.726 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.949 | 
     | FECTS_clks_clk___L5_I161                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.246 |   1.197 |    1.195 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.146 |   1.343 |    1.341 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2502                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   1.392 |    1.390 | 
     | \tx_core/axi_master /U2503                         | C v -> Y ^   | OAI21X1  | 0.055 | 0.054 |   1.446 |    1.444 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.055 | 0.000 |   1.446 |    1.444 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.730 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.953 | 
     | FECTS_clks_clk___L5_I161                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.246 |   1.197 |    1.199 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.172 | 0.003 |   1.200 |    1.202 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][6] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.200
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.444
  Arrival Time                  1.446
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.726 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.949 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.195 |    1.193 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.148 |   1.344 |    1.342 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2426                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   1.393 |    1.390 | 
     | \tx_core/axi_master /U2427                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.446 |    1.443 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.446 |    1.444 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.730 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.953 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.195 |    1.197 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.170 | 0.004 |   1.200 |    1.202 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][27] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][27] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][27] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.175
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.420
  Arrival Time                  1.422
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.716 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.931 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.170 |    1.168 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.077 | 0.150 |   1.320 |    1.318 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2271                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   1.369 |    1.367 | 
     | \tx_core/axi_master /U2272                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.422 |    1.420 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.422 |    1.420 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.720 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.936 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.170 |    1.172 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.153 | 0.005 |   1.175 |    1.178 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][7] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][7] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.193
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.438
  Arrival Time                  1.440
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.726 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.949 | 
     | FECTS_clks_clk___L5_I152                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.237 |   1.188 |    1.185 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.150 |   1.337 |    1.335 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2423                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.385 |    1.383 | 
     | \tx_core/axi_master /U2424                         | C v -> Y ^   | OAI21X1  | 0.058 | 0.055 |   1.440 |    1.438 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.058 | 0.000 |   1.440 |    1.438 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.731 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.953 | 
     | FECTS_clks_clk___L5_I152                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.237 |   1.188 |    1.190 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.006 |   1.193 |    1.196 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][26] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][26] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.195
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.439
  Arrival Time                  1.441
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.735 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.952 | 
     | FECTS_clks_clk___L5_I131                           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.240 |   1.194 |    1.191 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.145 |   1.338 |    1.336 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U362                          | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.388 |    1.386 | 
     | \tx_core/axi_master /U361                          | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.441 |    1.439 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.441 |    1.439 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.739 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.956 | 
     | FECTS_clks_clk___L5_I131                           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.240 |   1.194 |    1.196 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.165 | 0.001 |   1.195 |    1.197 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][2] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][2] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.205
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.449
  Arrival Time                  1.451
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.726 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.953 |    0.951 | 
     | FECTS_clks_clk___L5_I158                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.245 |   1.198 |    1.196 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.149 |   1.347 |    1.345 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2530                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.050 |   1.397 |    1.395 | 
     | \tx_core/axi_master /U2531                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.054 |   1.451 |    1.449 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.451 |    1.449 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.731 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.953 |    0.955 | 
     | FECTS_clks_clk___L5_I158                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.245 |   1.198 |    1.200 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.172 | 0.007 |   1.205 |    1.207 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][13] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][13] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.170
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.415
  Arrival Time                  1.418
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.501 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.716 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.931 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.170 |    1.167 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.143 |   1.313 |    1.310 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2406                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.361 |    1.358 | 
     | \tx_core/axi_master /U2407                         | C v -> Y ^   | OAI21X1  | 0.060 | 0.056 |   1.417 |    1.415 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.060 | 0.000 |   1.418 |    1.415 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.505 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.721 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.936 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.170 |    1.172 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.153 | 0.000 |   1.170 |    1.172 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][2] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][2] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.194
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.438
  Arrival Time                  1.441
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.500 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.726 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.948 | 
     | FECTS_clks_clk___L5_I163                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.243 |   1.194 |    1.191 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.144 |   1.337 |    1.335 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2437                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.385 |    1.383 | 
     | \tx_core/axi_master /U2438                         | C v -> Y ^   | OAI21X1  | 0.059 | 0.056 |   1.441 |    1.438 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.059 | 0.000 |   1.441 |    1.438 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.506 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.731 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.954 | 
     | FECTS_clks_clk___L5_I163                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.243 |   1.194 |    1.196 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.163 | 0.000 |   1.194 |    1.196 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][11] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.205
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.449
  Arrival Time                  1.452
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.500 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.726 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.948 | 
     | FECTS_clks_clk___L5_I161                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.246 |   1.197 |    1.194 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.151 |   1.348 |    1.345 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2504                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.051 |   1.398 |    1.396 | 
     | \tx_core/axi_master /U2505                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.452 |    1.449 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.452 |    1.449 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.506 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.731 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.954 | 
     | FECTS_clks_clk___L5_I161                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.246 |   1.197 |    1.200 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.172 | 0.008 |   1.205 |    1.208 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][11] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.433
  Arrival Time                  1.435
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.500 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.725 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.948 | 
     | FECTS_clks_clk___L5_I153                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.228 |   1.179 |    1.176 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.154 |   1.334 |    1.331 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2317                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.382 |    1.379 | 
     | \tx_core/axi_master /U2318                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.054 |   1.435 |    1.432 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.435 |    1.433 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.506 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.731 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.954 | 
     | FECTS_clks_clk___L5_I153                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.228 |   1.179 |    1.182 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.162 | 0.009 |   1.188 |    1.191 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][27] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][27] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][27] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.176
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.421
  Arrival Time                  1.424
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.715 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.931 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.172 |    1.169 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.148 |   1.320 |    1.317 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2366                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.368 |    1.365 | 
     | \tx_core/axi_master /U2367                         | C v -> Y ^   | OAI21X1  | 0.058 | 0.055 |   1.424 |    1.421 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.058 | 0.000 |   1.424 |    1.421 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.232 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.506 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.721 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.937 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.172 |    1.175 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.154 | 0.004 |   1.176 |    1.179 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][2] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][2] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.198
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.442
  Arrival Time                  1.445
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.500 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.725 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.948 | 
     | FECTS_clks_clk___L5_I163                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.243 |   1.194 |    1.191 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.146 |   1.340 |    1.337 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2343                         | A ^ -> Y v   | NAND2X1  | 0.047 | 0.052 |   1.391 |    1.389 | 
     | \tx_core/axi_master /U2344                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.054 |   1.445 |    1.442 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.445 |    1.442 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.232 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.506 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.731 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.135 | 0.223 |   0.951 |    0.954 | 
     | FECTS_clks_clk___L5_I163                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.243 |   1.194 |    1.197 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.163 | 0.004 |   1.198 |    1.201 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][15] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][15] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.175
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.420
  Arrival Time                  1.423
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.715 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.931 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.170 |    1.167 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.147 |   1.317 |    1.314 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2400                         | A ^ -> Y v   | NAND2X1  | 0.047 | 0.052 |   1.369 |    1.366 | 
     | \tx_core/axi_master /U2401                         | C v -> Y ^   | OAI21X1  | 0.055 | 0.054 |   1.423 |    1.420 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.055 | 0.000 |   1.423 |    1.420 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.232 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.506 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.721 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.937 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.170 |    1.173 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.153 | 0.005 |   1.175 |    1.178 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][13] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][13] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.176
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.420
  Arrival Time                  1.424
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.225 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.715 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.930 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.172 |    1.169 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.147 |   1.319 |    1.316 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2311                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.050 |   1.370 |    1.366 | 
     | \tx_core/axi_master /U2312                         | C v -> Y ^   | OAI21X1  | 0.055 | 0.054 |   1.423 |    1.420 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.055 | 0.000 |   1.424 |    1.420 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.232 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.506 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.721 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.215 |   0.934 |    0.937 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.172 |    1.175 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.154 | 0.004 |   1.176 |    1.179 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][29] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][29] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.184
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.429
  Arrival Time                  1.433
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.225 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.715 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.945 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.235 |   1.183 |    1.180 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.077 | 0.147 |   1.330 |    1.326 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2360                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.378 |    1.375 | 
     | \tx_core/axi_master /U2361                         | C v -> Y ^   | OAI21X1  | 0.057 | 0.054 |   1.433 |    1.429 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.057 | 0.000 |   1.433 |    1.429 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.232 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.506 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.722 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.951 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.235 |   1.183 |    1.187 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.156 | 0.001 |   1.184 |    1.188 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][17] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][17] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.189
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.433
  Arrival Time                  1.437
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.225 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.715 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.945 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.235 |   1.183 |    1.180 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.145 |   1.329 |    1.325 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2300                         | A ^ -> Y v   | NAND2X1  | 0.048 | 0.053 |   1.381 |    1.378 | 
     | \tx_core/axi_master /U2301                         | C v -> Y ^   | OAI21X1  | 0.057 | 0.056 |   1.437 |    1.433 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.057 | 0.000 |   1.437 |    1.433 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.232 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.506 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.722 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.951 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.156 | 0.235 |   1.183 |    1.187 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.156 | 0.005 |   1.189 |    1.192 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][5] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][5] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][5] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.193
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.438
  Arrival Time                  1.442
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.004 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.225 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.499 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.724 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.947 | 
     | FECTS_clks_clk___L5_I152                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.237 |   1.188 |    1.184 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.147 |   1.335 |    1.331 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2429                         | A ^ -> Y v   | NAND2X1  | 0.047 | 0.052 |   1.387 |    1.383 | 
     | \tx_core/axi_master /U2430                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.055 |   1.441 |    1.438 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.442 |    1.438 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.004 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.232 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.507 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.732 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.955 | 
     | FECTS_clks_clk___L5_I152                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.237 |   1.188 |    1.192 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.005 |   1.193 |    1.197 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][23] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][23] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][23] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.187
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.431
  Arrival Time                  1.435
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.004 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.225 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.499 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.714 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.944 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.187 |    1.183 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.142 |   1.328 |    1.324 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2378                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.378 |    1.374 | 
     | \tx_core/axi_master /U2379                         | C v -> Y ^   | OAI21X1  | 0.060 | 0.057 |   1.435 |    1.431 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.060 | 0.000 |   1.435 |    1.431 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.004 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.233 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.507 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.722 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.952 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.187 |    1.190 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.000 |   1.187 |    1.190 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.191
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.435
  Arrival Time                  1.440
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.004 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.224 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.499 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.724 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.947 | 
     | FECTS_clks_clk___L5_I152                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.237 |   1.188 |    1.183 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.146 |   1.333 |    1.329 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2420                         | A ^ -> Y v   | NAND2X1  | 0.048 | 0.053 |   1.386 |    1.382 | 
     | \tx_core/axi_master /U2421                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.054 |   1.439 |    1.435 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.440 |    1.435 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.004 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.233 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.507 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.733 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.955 | 
     | FECTS_clks_clk___L5_I152                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.237 |   1.188 |    1.192 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.003 |   1.191 |    1.195 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][19] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][19] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][19] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.202
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.446
  Arrival Time                  1.451
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.224 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.498 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.733 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.949 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1  | 0.166 | 0.245 |   1.199 |    1.194 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.146 |   1.345 |    1.340 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2481                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   1.393 |    1.389 | 
     | \tx_core/axi_master /U2482                         | C v -> Y ^   | OAI21X1  | 0.060 | 0.057 |   1.450 |    1.446 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.060 | 0.000 |   1.451 |    1.446 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.233 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.508 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.130 | 0.234 |   0.737 |    0.742 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.217 |   0.954 |    0.958 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1  | 0.166 | 0.245 |   1.199 |    1.203 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.166 | 0.003 |   1.202 |    1.206 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][10] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.200
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.444
  Arrival Time                  1.449
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.224 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.498 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.724 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.946 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.195 |    1.191 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.149 |   1.344 |    1.339 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2507                         | A ^ -> Y v   | NAND2X1  | 0.046 | 0.051 |   1.395 |    1.390 | 
     | \tx_core/axi_master /U2508                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.448 |    1.444 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.449 |    1.444 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.233 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.508 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.728 |    0.733 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.223 |   0.951 |    0.956 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.195 |    1.200 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.170 | 0.004 |   1.200 |    1.205 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][25] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][25] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][25] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.189
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.433
  Arrival Time                  1.439
  Slack Time                    0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.223 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.498 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.713 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.943 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.187 |    1.181 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.075 | 0.146 |   1.332 |    1.327 | 
     | g[0][25]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2373                         | A ^ -> Y v   | NAND2X1  | 0.047 | 0.052 |   1.384 |    1.379 | 
     | \tx_core/axi_master /U2374                         | C v -> Y ^   | OAI21X1  | 0.055 | 0.054 |   1.438 |    1.433 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.055 | 0.000 |   1.439 |    1.433 | 
     | g[0][25]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.234 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.274 |   0.503 |    0.508 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.113 | 0.215 |   0.718 |    0.724 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.230 |   0.948 |    0.953 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.187 |    1.192 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.002 |   1.189 |    1.194 | 
     | g[0][25]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

