Timing Analyzer report for IRL_RCC_Combo_Test
Mon Dec 03 00:16:23 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'In[0]'
 13. Slow 1200mV 85C Model Setup: 'Clock'
 14. Slow 1200mV 85C Model Setup: 'Counter_Control[0]'
 15. Slow 1200mV 85C Model Hold: 'Counter_Control[0]'
 16. Slow 1200mV 85C Model Hold: 'Clock'
 17. Slow 1200mV 85C Model Hold: 'In[0]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'In[0]'
 26. Slow 1200mV 0C Model Setup: 'Counter_Control[0]'
 27. Slow 1200mV 0C Model Setup: 'Clock'
 28. Slow 1200mV 0C Model Hold: 'Counter_Control[0]'
 29. Slow 1200mV 0C Model Hold: 'Clock'
 30. Slow 1200mV 0C Model Hold: 'In[0]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'Counter_Control[0]'
 38. Fast 1200mV 0C Model Setup: 'In[0]'
 39. Fast 1200mV 0C Model Setup: 'Clock'
 40. Fast 1200mV 0C Model Hold: 'Counter_Control[0]'
 41. Fast 1200mV 0C Model Hold: 'In[0]'
 42. Fast 1200mV 0C Model Hold: 'Clock'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; IRL_RCC_Combo_Test                                      ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                 ;
+--------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+
; Clock Name         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                ;
+--------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+
; Clock              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }              ;
; Counter_Control[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Counter_Control[0] } ;
; In[0]              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { In[0] }              ;
+--------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+------------+-----------------+--------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name         ; Note                                                          ;
+------------+-----------------+--------------------+---------------------------------------------------------------+
; 111.16 MHz ; 111.16 MHz      ; Counter_Control[0] ;                                                               ;
; 131.34 MHz ; 131.34 MHz      ; In[0]              ;                                                               ;
; 288.52 MHz ; 250.0 MHz       ; Clock              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------+
; Slow 1200mV 85C Model Setup Summary         ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; In[0]              ; -4.863 ; -12.409       ;
; Clock              ; -4.355 ; -112.001      ;
; Counter_Control[0] ; -4.349 ; -44.703       ;
+--------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; Counter_Control[0] ; -1.314 ; -11.039       ;
; Clock              ; -0.051 ; -0.051        ;
; In[0]              ; 0.038  ; 0.000         ;
+--------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------------+--------+---------------------+
; Clock              ; Slack  ; End Point TNS       ;
+--------------------+--------+---------------------+
; Clock              ; -3.000 ; -47.975             ;
; Counter_Control[0] ; -3.000 ; -3.000              ;
; In[0]              ; -3.000 ; -3.000              ;
+--------------------+--------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'In[0]'                                                                                                                                                                               ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.863 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 1.000        ; -0.029     ; 3.456      ;
; -4.297 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 1.000        ; -0.201     ; 2.900      ;
; -3.307 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 0.500        ; 6.334      ; 7.763      ;
; -3.249 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 1.000        ; -0.073     ; 2.814      ;
; -2.956 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 1.000        ; 3.488      ; 5.056      ;
; -2.922 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 1.000        ; 3.316      ; 5.032      ;
; -2.900 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 1.000        ; 3.316      ; 5.010      ;
; -2.892 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 1.000        ; 3.488      ; 4.992      ;
; -2.819 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 1.000        ; 6.334      ; 7.775      ;
; -2.736 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 1.000        ; 3.444      ; 5.808      ;
; -2.730 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 1.000        ; 3.488      ; 4.830      ;
; -2.594 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 1.000        ; 3.316      ; 4.704      ;
; -2.580 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 0.500        ; 6.290      ; 8.008      ;
; -2.316 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 1.000        ; 3.444      ; 5.388      ;
; -2.304 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 0.500        ; 6.162      ; 6.770      ;
; -2.206 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 1.000        ; 3.444      ; 5.278      ;
; -2.163 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 1.000        ; 6.290      ; 8.091      ;
; -1.838 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 1.000        ; 6.162      ; 6.804      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                                       ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -4.355 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -5.239     ; 0.104      ;
; -4.354 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -5.238     ; 0.104      ;
; -4.301 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -5.185     ; 0.104      ;
; -4.300 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -5.184     ; 0.104      ;
; -4.264 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2                                              ; Counter_Control[0] ; Clock       ; 1.000        ; -5.148     ; 0.104      ;
; -4.264 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1                                              ; Counter_Control[0] ; Clock       ; 1.000        ; -5.148     ; 0.104      ;
; -4.263 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0                                              ; Counter_Control[0] ; Clock       ; 1.000        ; -5.147     ; 0.104      ;
; -4.255 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3                                              ; Counter_Control[0] ; Clock       ; 1.000        ; -5.139     ; 0.104      ;
; -4.181 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3                                               ; Counter_Control[0] ; Clock       ; 1.000        ; -5.065     ; 0.104      ;
; -4.179 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2                                               ; Counter_Control[0] ; Clock       ; 1.000        ; -5.063     ; 0.104      ;
; -4.112 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0                                               ; Counter_Control[0] ; Clock       ; 1.000        ; -4.996     ; 0.104      ;
; -4.110 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1                                               ; Counter_Control[0] ; Clock       ; 1.000        ; -4.994     ; 0.104      ;
; -3.966 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -4.850     ; 0.104      ;
; -3.966 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -4.850     ; 0.104      ;
; -3.965 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -4.849     ; 0.104      ;
; -3.917 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -4.801     ; 0.104      ;
; -3.638 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2]            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                                    ; In[0]              ; Clock       ; 1.000        ; -3.796     ; 0.830      ;
; -2.981 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1]            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                                    ; In[0]              ; Clock       ; 1.000        ; -3.865     ; 0.104      ;
; -2.776 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0]            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                                    ; In[0]              ; Clock       ; 1.000        ; -3.660     ; 0.104      ;
; -2.466 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.057     ; 3.427      ;
; -2.425 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.055     ; 3.388      ;
; -2.418 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.108     ; 3.328      ;
; -2.355 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.228     ; 3.145      ;
; -2.355 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.228     ; 3.145      ;
; -2.321 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.018     ; 3.321      ;
; -2.317 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.053     ; 3.282      ;
; -2.317 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.053     ; 3.282      ;
; -2.317 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.053     ; 3.282      ;
; -2.317 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.053     ; 3.282      ;
; -2.314 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.071     ; 3.261      ;
; -2.299 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.072     ; 3.245      ;
; -2.297 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.125     ; 3.190      ;
; -2.280 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.106     ; 3.192      ;
; -2.280 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.106     ; 3.192      ;
; -2.280 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.106     ; 3.192      ;
; -2.280 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.106     ; 3.192      ;
; -2.250 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.086     ; 3.182      ;
; -2.236 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.048     ; 3.206      ;
; -2.228 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.093     ; 3.153      ;
; -2.228 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.018     ; 3.228      ;
; -2.219 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; 0.032      ; 3.269      ;
; -2.217 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.021     ; 3.214      ;
; -2.212 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; 0.015      ; 3.245      ;
; -2.198 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; 0.053      ; 3.269      ;
; -2.179 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.092     ; 3.105      ;
; -2.128 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.110     ; 3.036      ;
; -2.124 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.056     ; 3.086      ;
; -2.118 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.056     ; 3.080      ;
; -2.103 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.057     ; 3.064      ;
; -2.101 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.022     ; 3.097      ;
; -2.101 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.143     ; 2.976      ;
; -2.087 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.105     ; 3.000      ;
; -2.079 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.055     ; 3.042      ;
; -2.078 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; 0.064      ; 3.160      ;
; -2.039 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; 0.003      ; 3.060      ;
; -2.033 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.093     ; 2.958      ;
; -2.001 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.055     ; 2.964      ;
; -1.992 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.228     ; 2.782      ;
; -1.992 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.228     ; 2.782      ;
; -1.979 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; 0.015      ; 3.012      ;
; -1.963 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.094     ; 2.887      ;
; -1.962 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.071     ; 2.909      ;
; -1.956 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.072     ; 2.902      ;
; -1.954 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.093     ; 2.879      ;
; -1.954 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.053     ; 2.919      ;
; -1.954 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.053     ; 2.919      ;
; -1.954 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.053     ; 2.919      ;
; -1.954 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.053     ; 2.919      ;
; -1.944 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.055     ; 2.907      ;
; -1.944 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; 0.032      ; 2.994      ;
; -1.944 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.134     ; 2.828      ;
; -1.944 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.134     ; 2.828      ;
; -1.934 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; 0.053      ; 3.005      ;
; -1.934 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.026     ; 2.926      ;
; -1.925 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.055     ; 2.888      ;
; -1.917 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.106     ; 2.829      ;
; -1.917 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.106     ; 2.829      ;
; -1.917 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.106     ; 2.829      ;
; -1.917 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.106     ; 2.829      ;
; -1.914 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.108     ; 2.824      ;
; -1.902 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.110     ; 2.810      ;
; -1.889 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.026     ; 2.881      ;
; -1.874 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; 0.000      ; 2.892      ;
; -1.870 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.072     ; 2.816      ;
; -1.832 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.015     ; 2.835      ;
; -1.831 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.110     ; 2.739      ;
; -1.829 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.079     ; 2.768      ;
; -1.825 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; 0.003      ; 2.846      ;
; -1.815 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.108     ; 2.725      ;
; -1.815 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.092     ; 2.741      ;
; -1.815 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.092     ; 2.741      ;
; -1.783 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.125     ; 2.676      ;
; -1.764 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.057     ; 2.725      ;
; -1.727 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.228     ; 2.517      ;
; -1.727 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.228     ; 2.517      ;
; -1.692 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.125     ; 2.585      ;
; -1.678 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.021     ; 2.675      ;
; -1.600 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.106     ; 2.512      ;
; -1.600 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.106     ; 2.512      ;
; -1.600 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.106     ; 2.512      ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Counter_Control[0]'                                                                                                                                                                           ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                     ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -4.349 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.583      ; 7.631      ;
; -4.081 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.654      ; 7.434      ;
; -3.998 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.306      ; 9.723      ;
; -3.858 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.423      ; 7.190      ;
; -3.826 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.456      ; 7.024      ;
; -3.798 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.379      ; 9.386      ;
; -3.733 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.456      ; 7.098      ;
; -3.732 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.460      ; 7.101      ;
; -3.706 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.533      ; 6.938      ;
; -3.653 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.456      ; 7.018      ;
; -3.604 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.654      ; 6.957      ;
; -3.588 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.456      ; 6.953      ;
; -3.562 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.583      ; 6.844      ;
; -3.552 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.460      ; 6.754      ;
; -3.495 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.456      ; 6.693      ;
; -3.455 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.306      ; 9.013      ;
; -3.432 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.456      ; 6.630      ;
; -3.357 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 7.306      ; 9.582      ;
; -3.251 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 7.379      ; 9.339      ;
; -3.220 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.422      ; 6.684      ;
; -3.209 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.574      ; 10.174     ;
; -3.163 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.459      ; 6.664      ;
; -3.089 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.455      ; 6.586      ;
; -3.066 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.455      ; 6.563      ;
; -3.048 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.423      ; 6.213      ;
; -3.045 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.714      ; 7.577      ;
; -3.020 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.455      ; 6.517      ;
; -2.993 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.576      ; 9.864      ;
; -2.959 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.727      ; 7.504      ;
; -2.949 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 7.306      ; 9.007      ;
; -2.640 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 7.574      ; 10.105     ;
; -2.629 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.781      ; 7.195      ;
; -2.592 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.781      ; 7.158      ;
; -2.538 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 7.576      ; 9.909      ;
; -2.530 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.728      ; 7.139      ;
; -2.523 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.839      ; 7.147      ;
; -2.521 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.734      ; 7.073      ;
; -2.477 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.730      ; 6.992      ;
; -2.469 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.383      ; 9.361      ;
; -2.461 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.779      ; 7.121      ;
; -2.419 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.779      ; 7.079      ;
; -2.381 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.560      ; 9.269      ;
; -2.364 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.537      ; 6.900      ;
; -2.342 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.587      ; 6.928      ;
; -2.334 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.727      ; 6.879      ;
; -2.330 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.730      ; 7.239      ;
; -2.297 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.715      ; 7.192      ;
; -2.279 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.727      ; 6.824      ;
; -2.277 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.729      ; 7.190      ;
; -2.244 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.839      ; 6.868      ;
; -2.228 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.837      ; 6.946      ;
; -2.222 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.699      ; 7.107      ;
; -2.218 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.545      ; 9.459      ;
; -2.203 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.440      ; 6.829      ;
; -2.194 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.382      ; 9.267      ;
; -2.170 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.585      ; 6.935      ;
; -2.140 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.837      ; 6.858      ;
; -2.138 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.444      ; 6.768      ;
; -2.134 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.440      ; 6.760      ;
; -2.123 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.781      ; 7.083      ;
; -2.023 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.536      ; 6.740      ;
; -2.014 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.440      ; 6.640      ;
; -1.977 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.407      ; 6.570      ;
; -1.965 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.839      ; 6.983      ;
; -1.953 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 7.560      ; 9.341      ;
; -1.944 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.839      ; 6.962      ;
; -1.932 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.780      ; 6.896      ;
; -1.923 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.535      ; 6.638      ;
; -1.918 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 7.383      ; 9.310      ;
; -1.909 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.657      ; 6.747      ;
; -1.901 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.559      ; 9.122      ;
; -1.889 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.658      ; 6.546      ;
; -1.879 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.713      ; 6.744      ;
; -1.866 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.780      ; 6.830      ;
; -1.836 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.838      ; 6.858      ;
; -1.836 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 7.382      ; 9.409      ;
; -1.800 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.726      ; 6.678      ;
; -1.794 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.726      ; 6.672      ;
; -1.763 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.781      ; 6.723      ;
; -1.758 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.587      ; 6.344      ;
; -1.749 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.586      ; 6.516      ;
; -1.728 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 7.545      ; 9.469      ;
; -1.714 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.658      ; 6.371      ;
; -1.713 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.586      ; 6.480      ;
; -1.707 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.838      ; 6.729      ;
; -1.681 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.719      ; 6.586      ;
; -1.659 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.735      ; 6.574      ;
; -1.631 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.656      ; 6.467      ;
; -1.627 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.305      ; 7.484      ;
; -1.624 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.726      ; 6.502      ;
; -1.606 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.728      ; 6.514      ;
; -1.594 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.728      ; 6.502      ;
; -1.578 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.728      ; 6.486      ;
; -1.570 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.656      ; 6.406      ;
; -1.521 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.585      ; 6.286      ;
; -1.505 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.733      ; 6.390      ;
; -1.416 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.712      ; 6.314      ;
; -1.400 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.712      ; 6.298      ;
; -1.304 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 7.559      ; 9.025      ;
; -1.294 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.712      ; 6.192      ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Counter_Control[0]'                                                                                                                                                                            ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                     ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -1.314 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.681      ; 6.367      ;
; -1.262 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.683      ; 6.421      ;
; -1.093 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.680      ; 6.587      ;
; -0.956 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.870      ; 6.914      ;
; -0.942 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.571      ; 6.629      ;
; -0.871 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.870      ; 6.999      ;
; -0.853 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.854      ; 7.001      ;
; -0.788 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.681      ; 6.413      ;
; -0.736 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.683      ; 6.467      ;
; -0.734 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.869      ; 7.135      ;
; -0.705 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.588      ; 6.883      ;
; -0.683 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.587      ; 6.904      ;
; -0.627 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.680      ; 6.573      ;
; -0.611 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.870      ; 7.259      ;
; -0.543 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.869      ; 7.326      ;
; -0.472 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.588      ; 7.116      ;
; -0.402 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.870      ; 6.988      ;
; -0.349 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.870      ; 7.041      ;
; -0.314 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.588      ; 6.794      ;
; -0.308 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.571      ; 6.783      ;
; -0.299 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.854      ; 7.075      ;
; -0.261 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.870      ; 7.129      ;
; -0.187 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.869      ; 7.202      ;
; -0.124 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.869      ; 7.265      ;
; -0.087 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.588      ; 7.021      ;
; -0.066 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.587      ; 7.041      ;
; 0.030  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.147      ; 5.207      ;
; 0.111  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.154      ; 5.295      ;
; 0.407  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.135      ; 5.572      ;
; 0.436  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 5.064      ; 5.530      ;
; 0.466  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 5.064      ; 5.560      ;
; 0.480  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.148      ; 5.658      ;
; 0.550  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.183      ; 5.763      ;
; 0.580  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.139      ; 5.749      ;
; 0.587  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.185      ; 5.802      ;
; 0.592  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.850      ; 5.472      ;
; 0.622  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.148      ; 5.800      ;
; 0.630  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.155      ; 5.815      ;
; 0.630  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.818      ; 5.478      ;
; 0.635  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.132      ; 5.797      ;
; 0.641  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.132      ; 5.803      ;
; 0.658  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.132      ; 5.820      ;
; 0.676  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.147      ; 5.853      ;
; 0.698  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 5.063      ; 5.791      ;
; 0.725  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.155      ; 5.910      ;
; 0.746  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.850      ; 5.626      ;
; 0.762  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 0.000        ; 5.065      ; 5.857      ;
; 0.786  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.239      ; 6.055      ;
; 0.790  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 0.000        ; 5.065      ; 5.885      ;
; 0.815  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.817      ; 5.662      ;
; 0.828  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.148      ; 6.006      ;
; 0.828  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.997      ; 5.855      ;
; 0.836  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.148      ; 6.014      ;
; 0.838  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.994      ; 5.862      ;
; 0.839  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.682      ; 8.521      ;
; 0.848  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.148      ; 6.026      ;
; 0.856  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.994      ; 5.880      ;
; 0.858  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.995      ; 5.883      ;
; 0.882  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.239      ; 6.151      ;
; 0.887  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 5.063      ; 5.980      ;
; 0.914  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.996      ; 5.940      ;
; 0.915  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.184      ; 6.129      ;
; 0.918  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.148      ; 6.096      ;
; 0.925  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 5.062      ; 6.017      ;
; 0.938  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.995      ; 5.963      ;
; 0.964  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.849      ; 5.843      ;
; 0.968  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.850      ; 5.848      ;
; 0.985  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.184      ; 6.199      ;
; 1.014  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.849      ; 5.893      ;
; 1.032  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.946      ; 6.008      ;
; 1.046  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 5.062      ; 6.138      ;
; 1.047  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.854      ; 5.931      ;
; 1.061  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.948      ; 6.039      ;
; 1.074  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.184      ; 6.288      ;
; 1.082  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.996      ; 6.108      ;
; 1.083  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.850      ; 5.963      ;
; 1.088  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.239      ; 6.357      ;
; 1.093  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.147      ; 6.270      ;
; 1.109  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.238      ; 6.377      ;
; 1.136  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.801      ; 5.967      ;
; 1.149  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.869      ; 9.018      ;
; 1.163  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.868      ; 9.031      ;
; 1.175  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.239      ; 6.444      ;
; 1.192  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.240      ; 6.462      ;
; 1.213  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.184      ; 6.427      ;
; 1.223  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.240      ; 6.493      ;
; 1.264  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.947      ; 6.241      ;
; 1.264  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.854      ; 6.148      ;
; 1.268  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.849      ; 6.147      ;
; 1.279  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.850      ; 6.159      ;
; 1.279  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.136      ; 6.445      ;
; 1.280  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 5.136      ; 6.446      ;
; 1.283  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.833      ; 6.146      ;
; 1.285  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.238      ; 6.553      ;
; 1.321  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.682      ; 8.523      ;
; 1.335  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.818      ; 6.183      ;
; 1.368  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 5.134      ; 6.532      ;
; 1.370  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.853      ; 6.253      ;
; 1.397  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.833      ; 6.260      ;
; 1.403  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.837      ; 6.270      ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock'                                                                                                                                                                                              ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.051 ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; In[0]        ; Clock       ; 0.000        ; 2.696      ; 2.861      ;
; 0.532  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; In[0]        ; Clock       ; -0.500       ; 2.696      ; 2.944      ;
; 0.711  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; In[0]        ; Clock       ; 0.000        ; 2.875      ; 3.802      ;
; 0.803  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; In[0]        ; Clock       ; 0.000        ; 2.852      ; 3.871      ;
; 0.811  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; In[0]        ; Clock       ; 0.000        ; 2.863      ; 3.890      ;
; 1.049  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.033      ; 1.268      ;
; 1.142  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.033      ; 1.361      ;
; 1.268  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; In[0]        ; Clock       ; -0.500       ; 2.875      ; 3.859      ;
; 1.384  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; In[0]        ; Clock       ; -0.500       ; 2.852      ; 3.952      ;
; 1.396  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; In[0]        ; Clock       ; -0.500       ; 2.863      ; 3.975      ;
; 1.446  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.091      ; 1.723      ;
; 1.472  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.029      ; 1.687      ;
; 1.495  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.146      ; 1.827      ;
; 1.510  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.029      ; 1.725      ;
; 1.534  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.149      ; 1.869      ;
; 1.559  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.045      ; 1.790      ;
; 1.598  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.045      ; 1.829      ;
; 1.605  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.007     ; 1.784      ;
; 1.650  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.048      ; 1.884      ;
; 1.655  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.065     ; 1.776      ;
; 1.655  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.065     ; 1.776      ;
; 1.705  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.069     ; 1.822      ;
; 1.712  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.017     ; 1.881      ;
; 1.743  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.081      ; 2.010      ;
; 1.754  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.101     ; 1.839      ;
; 1.785  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.053     ; 1.918      ;
; 1.794  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.046     ; 1.934      ;
; 1.797  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.051      ; 2.034      ;
; 1.871  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.076      ;
; 1.888  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.093      ;
; 1.888  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.093      ;
; 1.888  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.093      ;
; 1.902  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.107      ;
; 1.921  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.225      ;
; 1.931  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.235      ;
; 1.969  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.087      ; 2.242      ;
; 2.001  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.206      ;
; 2.014  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.033      ; 2.233      ;
; 2.014  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.033      ; 2.233      ;
; 2.108  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.087      ; 2.381      ;
; 2.121  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.326      ;
; 2.121  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.326      ;
; 2.121  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.326      ;
; 2.174  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.478      ;
; 2.174  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.478      ;
; 2.174  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.478      ;
; 2.174  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.478      ;
; 2.193  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.161      ; 2.540      ;
; 2.210  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.044      ; 2.440      ;
; 2.218  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.033      ; 2.437      ;
; 2.218  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.033      ; 2.437      ;
; 2.231  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.087      ; 2.504      ;
; 2.231  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.087      ; 2.504      ;
; 2.231  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.087      ; 2.504      ;
; 2.231  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.087      ; 2.504      ;
; 2.256  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.222      ; 2.664      ;
; 2.270  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.106      ; 2.562      ;
; 2.289  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.114      ; 2.589      ;
; 2.298  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.060      ; 2.544      ;
; 2.307  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.611      ;
; 2.307  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.611      ;
; 2.320  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.044      ; 2.550      ;
; 2.337  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.167      ; 2.690      ;
; 2.341  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.172      ; 2.699      ;
; 2.351  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.160      ; 2.697      ;
; 2.358  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.164      ; 2.708      ;
; 2.364  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.087      ; 2.637      ;
; 2.364  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.087      ; 2.637      ;
; 2.366  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.114      ; 2.666      ;
; 2.375  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.098      ; 2.659      ;
; 2.377  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.130      ; 2.693      ;
; 2.391  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.114      ; 2.691      ;
; 2.407  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.060      ; 2.653      ;
; 2.416  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.234      ; 2.836      ;
; 2.426  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.065     ; 2.547      ;
; 2.426  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.065     ; 2.547      ;
; 2.433  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.114      ; 2.733      ;
; 2.439  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.218      ; 2.843      ;
; 2.439  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.167      ; 2.792      ;
; 2.441  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.096      ; 2.723      ;
; 2.443  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.215      ; 2.844      ;
; 2.453  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.130      ; 2.769      ;
; 2.461  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.098      ; 2.745      ;
; 2.462  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.114      ; 2.762      ;
; 2.462  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.766      ;
; 2.462  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.766      ;
; 2.462  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.766      ;
; 2.462  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.766      ;
; 2.469  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.160      ; 2.815      ;
; 2.495  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.166      ; 2.847      ;
; 2.509  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.078      ; 2.773      ;
; 2.513  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.222      ; 2.921      ;
; 2.538  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.230      ; 2.954      ;
; 2.549  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.114      ; 2.849      ;
; 2.559  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.114      ; 2.859      ;
; 2.563  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.118      ; 2.867      ;
; 2.568  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.166      ; 2.920      ;
; 2.581  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.082      ; 2.849      ;
; 2.616  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.066      ; 2.868      ;
; 2.621  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.137      ; 2.944      ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'In[0]'                                                                                                                                                                               ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.038 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 0.000        ; 6.394      ; 6.432      ;
; 0.303 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 0.000        ; 3.660      ; 3.993      ;
; 0.481 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; -0.500       ; 6.394      ; 6.395      ;
; 0.720 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 0.000        ; 3.660      ; 4.410      ;
; 0.747 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 0.000        ; 3.865      ; 4.642      ;
; 0.792 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 0.000        ; 3.865      ; 4.687      ;
; 0.801 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 0.000        ; 6.599      ; 7.400      ;
; 0.882 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 0.000        ; 3.865      ; 4.777      ;
; 0.958 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 0.000        ; 3.660      ; 4.648      ;
; 1.082 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 0.000        ; 3.796      ; 4.908      ;
; 1.101 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 0.000        ; 3.796      ; 4.927      ;
; 1.261 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 0.000        ; 6.530      ; 7.791      ;
; 1.300 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; -0.500       ; 6.599      ; 7.419      ;
; 1.437 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 0.000        ; 3.796      ; 5.263      ;
; 1.642 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 0.000        ; 0.142      ; 1.784      ;
; 1.665 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; -0.500       ; 6.530      ; 7.715      ;
; 2.572 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 0.000        ; 0.073      ; 2.645      ;
; 2.754 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 0.000        ; -0.063     ; 2.691      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+--------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name         ; Note                                                          ;
+------------+-----------------+--------------------+---------------------------------------------------------------+
; 124.6 MHz  ; 124.6 MHz       ; Counter_Control[0] ;                                                               ;
; 143.02 MHz ; 143.02 MHz      ; In[0]              ;                                                               ;
; 316.16 MHz ; 250.0 MHz       ; Clock              ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------+
; Slow 1200mV 0C Model Setup Summary          ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; In[0]              ; -4.464 ; -11.298       ;
; Counter_Control[0] ; -3.998 ; -40.864       ;
; Clock              ; -3.914 ; -98.854       ;
+--------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; Counter_Control[0] ; -1.290 ; -10.216       ;
; Clock              ; -0.052 ; -0.052        ;
; In[0]              ; 0.083  ; 0.000         ;
+--------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------------+--------+--------------------+
; Clock              ; Slack  ; End Point TNS      ;
+--------------------+--------+--------------------+
; Clock              ; -3.000 ; -47.975            ;
; Counter_Control[0] ; -3.000 ; -3.000             ;
; In[0]              ; -3.000 ; -3.000             ;
+--------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'In[0]'                                                                                                                                                                                ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.464 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 1.000        ; -0.022     ; 3.219      ;
; -3.900 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 1.000        ; -0.181     ; 2.656      ;
; -2.996 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 0.500        ; 5.843      ; 7.116      ;
; -2.934 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 1.000        ; -0.063     ; 2.636      ;
; -2.785 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 1.000        ; 3.169      ; 4.721      ;
; -2.705 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 1.000        ; 3.010      ; 4.642      ;
; -2.684 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 1.000        ; 3.010      ; 4.621      ;
; -2.661 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 1.000        ; 3.169      ; 4.597      ;
; -2.629 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 1.000        ; 5.843      ; 7.249      ;
; -2.510 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 1.000        ; 3.169      ; 4.446      ;
; -2.428 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 1.000        ; 3.128      ; 5.311      ;
; -2.375 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 1.000        ; 3.010      ; 4.312      ;
; -2.153 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 0.500        ; 5.802      ; 7.220      ;
; -2.076 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 1.000        ; 3.128      ; 4.959      ;
; -2.055 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 1.000        ; 3.128      ; 4.938      ;
; -2.051 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 0.500        ; 5.684      ; 6.172      ;
; -2.049 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 1.000        ; 5.802      ; 7.616      ;
; -1.769 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 1.000        ; 5.684      ; 6.390      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Counter_Control[0]'                                                                                                                                                                            ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                     ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -3.998 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.195      ; 7.033      ;
; -3.805 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.255      ; 6.900      ;
; -3.622 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.073      ; 6.577      ;
; -3.585 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.040      ; 6.663      ;
; -3.544 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.080      ; 6.662      ;
; -3.532 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.146      ; 6.518      ;
; -3.513 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 6.754      ; 8.815      ;
; -3.429 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.073      ; 6.540      ;
; -3.345 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.255      ; 6.440      ;
; -3.345 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 6.820      ; 8.515      ;
; -3.320 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.073      ; 6.431      ;
; -3.302 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.195      ; 6.337      ;
; -3.297 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.073      ; 6.252      ;
; -3.286 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.080      ; 6.248      ;
; -3.245 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.073      ; 6.356      ;
; -3.091 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 6.754      ; 8.893      ;
; -3.087 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 6.754      ; 8.233      ;
; -3.056 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.073      ; 6.011      ;
; -3.053 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.039      ; 6.250      ;
; -3.028 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 6.820      ; 8.698      ;
; -2.981 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.079      ; 6.218      ;
; -2.924 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.072      ; 6.154      ;
; -2.899 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.072      ; 6.129      ;
; -2.892 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.307      ; 7.090      ;
; -2.889 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.040      ; 5.811      ;
; -2.864 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.072      ; 6.094      ;
; -2.712 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.319      ; 6.922      ;
; -2.698 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.021      ; 9.084      ;
; -2.665 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 6.754      ; 8.311      ;
; -2.655 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 7.019      ; 9.131      ;
; -2.492 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.395      ; 6.742      ;
; -2.472 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 7.019      ; 9.448      ;
; -2.446 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.395      ; 6.696      ;
; -2.418 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 7.021      ; 9.304      ;
; -2.412 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.326      ; 6.629      ;
; -2.356 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.447      ; 6.658      ;
; -2.328 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.347      ; 6.530      ;
; -2.288 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.393      ; 6.628      ;
; -2.246 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.345      ; 6.538      ;
; -2.235 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.198      ; 6.500      ;
; -2.234 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.149      ; 6.450      ;
; -2.191 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.393      ; 6.531      ;
; -2.181 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.307      ; 6.736      ;
; -2.175 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.347      ; 6.769      ;
; -2.174 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.319      ; 6.384      ;
; -2.148 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.319      ; 6.358      ;
; -2.120 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.447      ; 6.422      ;
; -2.091 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.445      ; 6.483      ;
; -2.089 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.294      ; 6.635      ;
; -2.036 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.346      ; 6.632      ;
; -2.033 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.196      ; 6.477      ;
; -2.033 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 6.981      ; 8.415      ;
; -2.023 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.065      ; 6.341      ;
; -2.020 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 6.823      ; 8.420      ;
; -2.001 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.445      ; 6.393      ;
; -1.994 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.058      ; 6.305      ;
; -1.930 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.058      ; 6.241      ;
; -1.889 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.148      ; 6.286      ;
; -1.865 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.395      ; 6.507      ;
; -1.841 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.025      ; 6.119      ;
; -1.839 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 6.823      ; 8.739      ;
; -1.819 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.058      ; 6.130      ;
; -1.815 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.147      ; 6.210      ;
; -1.813 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 6.981      ; 8.695      ;
; -1.797 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.258      ; 6.122      ;
; -1.796 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.394      ; 6.440      ;
; -1.771 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 6.968      ; 8.501      ;
; -1.753 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 6.822      ; 8.834      ;
; -1.741 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 6.822      ; 8.322      ;
; -1.732 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.257      ; 6.238      ;
; -1.719 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.446      ; 6.415      ;
; -1.717 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.447      ; 6.411      ;
; -1.703 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.394      ; 6.347      ;
; -1.700 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.318      ; 6.232      ;
; -1.698 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.447      ; 6.392      ;
; -1.686 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.306      ; 6.206      ;
; -1.676 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.198      ; 5.941      ;
; -1.664 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 6.968      ; 8.894      ;
; -1.650 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.395      ; 6.292      ;
; -1.645 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.197      ; 6.091      ;
; -1.641 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.258      ; 5.966      ;
; -1.633 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 6.980      ; 8.337      ;
; -1.593 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 4.446      ; 6.289      ;
; -1.585 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.318      ; 6.117      ;
; -1.576 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.326      ; 6.150      ;
; -1.547 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.313      ; 6.112      ;
; -1.535 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.256      ; 6.039      ;
; -1.528 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.318      ; 6.060      ;
; -1.526 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.319      ; 6.093      ;
; -1.510 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.319      ; 6.077      ;
; -1.494 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.197      ; 5.940      ;
; -1.491 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 6.753      ; 6.912      ;
; -1.434 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.325      ; 5.973      ;
; -1.430 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.196      ; 5.874      ;
; -1.415 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.319      ; 5.982      ;
; -1.408 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 4.256      ; 5.912      ;
; -1.273 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.306      ; 5.831      ;
; -1.260 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.306      ; 5.818      ;
; -1.232 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 4.306      ; 5.790      ;
; -1.135 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 6.980      ; 8.339      ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock'                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                                       ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -3.914 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -4.813     ; 0.090      ;
; -3.912 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -4.811     ; 0.090      ;
; -3.865 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -4.764     ; 0.090      ;
; -3.864 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -4.763     ; 0.090      ;
; -3.803 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2                                              ; Counter_Control[0] ; Clock       ; 1.000        ; -4.702     ; 0.090      ;
; -3.803 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1                                              ; Counter_Control[0] ; Clock       ; 1.000        ; -4.702     ; 0.090      ;
; -3.801 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0                                              ; Counter_Control[0] ; Clock       ; 1.000        ; -4.700     ; 0.090      ;
; -3.795 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3                                              ; Counter_Control[0] ; Clock       ; 1.000        ; -4.694     ; 0.090      ;
; -3.735 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3                                               ; Counter_Control[0] ; Clock       ; 1.000        ; -4.634     ; 0.090      ;
; -3.733 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2                                               ; Counter_Control[0] ; Clock       ; 1.000        ; -4.632     ; 0.090      ;
; -3.676 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0                                               ; Counter_Control[0] ; Clock       ; 1.000        ; -4.575     ; 0.090      ;
; -3.673 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1                                               ; Counter_Control[0] ; Clock       ; 1.000        ; -4.572     ; 0.090      ;
; -3.534 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -4.433     ; 0.090      ;
; -3.534 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -4.433     ; 0.090      ;
; -3.533 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -4.432     ; 0.090      ;
; -3.487 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -4.386     ; 0.090      ;
; -3.223 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2]            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                                    ; In[0]              ; Clock       ; 1.000        ; -3.449     ; 0.763      ;
; -2.613 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1]            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                                    ; In[0]              ; Clock       ; 1.000        ; -3.512     ; 0.090      ;
; -2.426 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0]            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                                    ; In[0]              ; Clock       ; 1.000        ; -3.325     ; 0.090      ;
; -2.163 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.048     ; 3.134      ;
; -2.134 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.100     ; 3.053      ;
; -2.132 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.046     ; 3.105      ;
; -2.042 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.063     ; 2.998      ;
; -2.040 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.009     ; 3.050      ;
; -2.027 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.119     ; 2.927      ;
; -2.025 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.065     ; 2.979      ;
; -2.021 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.203     ; 2.837      ;
; -2.021 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.203     ; 2.837      ;
; -1.991 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.022     ; 2.988      ;
; -1.991 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.044     ; 2.966      ;
; -1.991 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.044     ; 2.966      ;
; -1.991 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.044     ; 2.966      ;
; -1.991 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.044     ; 2.966      ;
; -1.989 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; 0.032      ; 3.040      ;
; -1.975 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.085     ; 2.909      ;
; -1.958 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; 0.015      ; 2.992      ;
; -1.957 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.094     ; 2.882      ;
; -1.957 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.094     ; 2.882      ;
; -1.957 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.094     ; 2.882      ;
; -1.957 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.094     ; 2.882      ;
; -1.946 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.082     ; 2.883      ;
; -1.945 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.075     ; 2.889      ;
; -1.944 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; 0.051      ; 3.014      ;
; -1.944 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.009     ; 2.954      ;
; -1.931 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.039     ; 2.911      ;
; -1.868 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.134     ; 2.753      ;
; -1.854 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.045     ; 2.828      ;
; -1.854 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.098     ; 2.775      ;
; -1.849 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; 0.061      ; 2.929      ;
; -1.842 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.045     ; 2.816      ;
; -1.841 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.048     ; 2.812      ;
; -1.839 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.101     ; 2.757      ;
; -1.822 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.015     ; 2.826      ;
; -1.793 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; 0.006      ; 2.818      ;
; -1.781 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.046     ; 2.754      ;
; -1.759 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.088     ; 2.690      ;
; -1.739 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.082     ; 2.676      ;
; -1.729 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; 0.015      ; 2.763      ;
; -1.729 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.046     ; 2.702      ;
; -1.725 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.020     ; 2.724      ;
; -1.712 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; 0.032      ; 2.763      ;
; -1.700 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.203     ; 2.516      ;
; -1.700 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.203     ; 2.516      ;
; -1.699 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.063     ; 2.655      ;
; -1.698 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.046     ; 2.671      ;
; -1.695 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.065     ; 2.649      ;
; -1.688 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; 0.051      ; 2.758      ;
; -1.688 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.044     ; 2.663      ;
; -1.688 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.044     ; 2.663      ;
; -1.688 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.044     ; 2.663      ;
; -1.688 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.044     ; 2.663      ;
; -1.679 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.082     ; 2.616      ;
; -1.668 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.046     ; 2.641      ;
; -1.654 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.121     ; 2.552      ;
; -1.654 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.121     ; 2.552      ;
; -1.650 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.100     ; 2.569      ;
; -1.648 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.101     ; 2.566      ;
; -1.640 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.003     ; 2.656      ;
; -1.637 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.020     ; 2.636      ;
; -1.635 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.094     ; 2.560      ;
; -1.635 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.094     ; 2.560      ;
; -1.635 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.094     ; 2.560      ;
; -1.635 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.094     ; 2.560      ;
; -1.630 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.010     ; 2.639      ;
; -1.607 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.065     ; 2.561      ;
; -1.600 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; 0.006      ; 2.625      ;
; -1.593 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.101     ; 2.511      ;
; -1.589 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.074     ; 2.534      ;
; -1.559 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.119     ; 2.459      ;
; -1.559 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.048     ; 2.530      ;
; -1.548 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.085     ; 2.482      ;
; -1.548 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.085     ; 2.482      ;
; -1.536 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.100     ; 2.455      ;
; -1.505 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.203     ; 2.321      ;
; -1.505 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.203     ; 2.321      ;
; -1.467 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.022     ; 2.464      ;
; -1.450 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.119     ; 2.350      ;
; -1.351 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.094     ; 2.276      ;
; -1.351 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.094     ; 2.276      ;
; -1.351 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.094     ; 2.276      ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Counter_Control[0]'                                                                                                                                                                             ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                     ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -1.290 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.099      ; 5.809      ;
; -1.231 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.101      ; 5.870      ;
; -0.952 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 6.996      ; 6.044      ;
; -0.927 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.262      ; 6.335      ;
; -0.921 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.097      ; 6.176      ;
; -0.858 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.099      ; 5.761      ;
; -0.841 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.247      ; 6.406      ;
; -0.837 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.289      ; 6.452      ;
; -0.800 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.101      ; 5.821      ;
; -0.755 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.288      ; 6.533      ;
; -0.712 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.097      ; 5.905      ;
; -0.702 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.010      ; 6.308      ;
; -0.563 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.011      ; 6.448      ;
; -0.478 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.262      ; 6.304      ;
; -0.459 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.262      ; 6.803      ;
; -0.447 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.289      ; 6.362      ;
; -0.428 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 6.996      ; 6.088      ;
; -0.422 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.011      ; 6.109      ;
; -0.407 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.260      ; 6.853      ;
; -0.392 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.262      ; 6.390      ;
; -0.391 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.247      ; 6.376      ;
; -0.331 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.011      ; 6.680      ;
; -0.322 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.288      ; 6.486      ;
; -0.264 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.260      ; 6.516      ;
; -0.201 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.011      ; 6.330      ;
; -0.193 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.010      ; 6.337      ;
; -0.012 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.700      ; 4.718      ;
; 0.062  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.707      ; 4.799      ;
; 0.274  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.633      ; 4.937      ;
; 0.305  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.633      ; 4.968      ;
; 0.338  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.689      ; 5.057      ;
; 0.392  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.702      ; 5.124      ;
; 0.424  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.764      ; 5.218      ;
; 0.435  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.762      ; 5.227      ;
; 0.444  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.694      ; 5.168      ;
; 0.458  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.433      ; 4.921      ;
; 0.502  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.702      ; 5.234      ;
; 0.525  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.687      ; 5.242      ;
; 0.532  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.687      ; 5.249      ;
; 0.534  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.709      ; 5.273      ;
; 0.542  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.401      ; 4.973      ;
; 0.543  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.709      ; 5.282      ;
; 0.565  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.687      ; 5.282      ;
; 0.566  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.632      ; 5.228      ;
; 0.607  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.700      ; 5.337      ;
; 0.617  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.634      ; 5.281      ;
; 0.640  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.433      ; 5.103      ;
; 0.654  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.574      ; 5.258      ;
; 0.666  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.702      ; 5.398      ;
; 0.667  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.702      ; 5.399      ;
; 0.676  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.813      ; 5.519      ;
; 0.677  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.702      ; 5.409      ;
; 0.682  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.813      ; 5.525      ;
; 0.691  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.634      ; 5.355      ;
; 0.692  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.400      ; 5.122      ;
; 0.694  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.572      ; 5.296      ;
; 0.720  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.576      ; 5.326      ;
; 0.729  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.630      ; 5.389      ;
; 0.738  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.572      ; 5.340      ;
; 0.756  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.764      ; 5.550      ;
; 0.767  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.574      ; 5.371      ;
; 0.780  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.432      ; 5.242      ;
; 0.783  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.100      ; 7.883      ;
; 0.789  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.575      ; 5.394      ;
; 0.802  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.764      ; 5.596      ;
; 0.811  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.632      ; 5.473      ;
; 0.820  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.432      ; 5.282      ;
; 0.846  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.630      ; 5.506      ;
; 0.857  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.812      ; 5.699      ;
; 0.857  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.702      ; 5.589      ;
; 0.863  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.433      ; 5.326      ;
; 0.874  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.811      ; 5.715      ;
; 0.894  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.763      ; 5.687      ;
; 0.915  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.526      ; 5.471      ;
; 0.937  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.433      ; 5.400      ;
; 0.939  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.529      ; 5.498      ;
; 0.955  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.386      ; 5.371      ;
; 0.956  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.813      ; 5.799      ;
; 0.969  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.813      ; 5.812      ;
; 0.971  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.812      ; 5.813      ;
; 0.973  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.763      ; 5.766      ;
; 0.975  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 4.700      ; 5.705      ;
; 0.981  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.440      ; 5.451      ;
; 0.987  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.575      ; 5.592      ;
; 1.021  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 4.528      ; 5.579      ;
; 1.034  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.811      ; 5.875      ;
; 1.037  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.289      ; 8.326      ;
; 1.042  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.718      ; 5.790      ;
; 1.052  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.432      ; 5.514      ;
; 1.065  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.418      ; 5.513      ;
; 1.106  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.716      ; 5.852      ;
; 1.114  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 7.287      ; 8.401      ;
; 1.143  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.762      ; 5.935      ;
; 1.145  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.425      ; 5.600      ;
; 1.151  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.440      ; 5.621      ;
; 1.153  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.764      ; 5.947      ;
; 1.154  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.439      ; 5.623      ;
; 1.160  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 7.100      ; 7.780      ;
; 1.172  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.401      ; 5.603      ;
; 1.172  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 4.418      ; 5.620      ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock'                                                                                                                                                                                               ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.052 ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; In[0]        ; Clock       ; 0.000        ; 2.542      ; 2.691      ;
; 0.422  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; In[0]        ; Clock       ; -0.500       ; 2.542      ; 2.665      ;
; 0.666  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; In[0]        ; Clock       ; 0.000        ; 2.704      ; 3.571      ;
; 0.748  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; In[0]        ; Clock       ; 0.000        ; 2.683      ; 3.632      ;
; 0.759  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; In[0]        ; Clock       ; 0.000        ; 2.693      ; 3.653      ;
; 0.959  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.031      ; 1.161      ;
; 1.047  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.031      ; 1.249      ;
; 1.086  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; In[0]        ; Clock       ; -0.500       ; 2.704      ; 3.491      ;
; 1.195  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; In[0]        ; Clock       ; -0.500       ; 2.683      ; 3.579      ;
; 1.204  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; In[0]        ; Clock       ; -0.500       ; 2.693      ; 3.598      ;
; 1.320  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.087      ; 1.578      ;
; 1.341  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.136      ; 1.648      ;
; 1.365  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.024      ; 1.560      ;
; 1.396  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.135      ; 1.702      ;
; 1.400  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.024      ; 1.595      ;
; 1.424  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.596      ;
; 1.441  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.042      ; 1.654      ;
; 1.473  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.042      ; 1.686      ;
; 1.483  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.055     ; 1.599      ;
; 1.483  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.055     ; 1.599      ;
; 1.491  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.050      ; 1.712      ;
; 1.553  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.009     ; 1.715      ;
; 1.572  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.062     ; 1.681      ;
; 1.589  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.094     ; 1.666      ;
; 1.597  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.077      ; 1.845      ;
; 1.604  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.049      ; 1.824      ;
; 1.637  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.044     ; 1.764      ;
; 1.642  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.037     ; 1.776      ;
; 1.713  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.013      ; 1.897      ;
; 1.714  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.112      ; 1.997      ;
; 1.743  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.013      ; 1.927      ;
; 1.743  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.013      ; 1.927      ;
; 1.743  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.013      ; 1.927      ;
; 1.754  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.013      ; 1.938      ;
; 1.772  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.112      ; 2.055      ;
; 1.807  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.082      ; 2.060      ;
; 1.830  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.013      ; 2.014      ;
; 1.835  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.031      ; 2.037      ;
; 1.835  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.031      ; 2.037      ;
; 1.918  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.082      ; 2.171      ;
; 1.948  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.013      ; 2.132      ;
; 1.948  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.013      ; 2.132      ;
; 1.948  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.013      ; 2.132      ;
; 1.980  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.145      ; 2.296      ;
; 2.008  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.112      ; 2.291      ;
; 2.008  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.112      ; 2.291      ;
; 2.008  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.112      ; 2.291      ;
; 2.008  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.112      ; 2.291      ;
; 2.018  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.207      ; 2.396      ;
; 2.039  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.033      ; 2.243      ;
; 2.046  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.031      ; 2.248      ;
; 2.046  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.031      ; 2.248      ;
; 2.062  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.082      ; 2.315      ;
; 2.062  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.082      ; 2.315      ;
; 2.062  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.082      ; 2.315      ;
; 2.062  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.082      ; 2.315      ;
; 2.067  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.105      ; 2.343      ;
; 2.073  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.096      ; 2.340      ;
; 2.088  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.163      ; 2.422      ;
; 2.102  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.112      ; 2.385      ;
; 2.102  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.112      ; 2.385      ;
; 2.112  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.051      ; 2.334      ;
; 2.121  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.033      ; 2.325      ;
; 2.128  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.158      ; 2.457      ;
; 2.139  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.152      ; 2.462      ;
; 2.140  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.123      ; 2.434      ;
; 2.149  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.144      ; 2.464      ;
; 2.158  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.082      ; 2.411      ;
; 2.158  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.082      ; 2.411      ;
; 2.163  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.107      ; 2.441      ;
; 2.166  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.105      ; 2.442      ;
; 2.181  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.158      ; 2.510      ;
; 2.187  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.089      ; 2.447      ;
; 2.194  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.216      ; 2.581      ;
; 2.195  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.055     ; 2.311      ;
; 2.195  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.107      ; 2.473      ;
; 2.195  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.055     ; 2.311      ;
; 2.198  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.201      ; 2.570      ;
; 2.199  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.051      ; 2.421      ;
; 2.206  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.152      ; 2.529      ;
; 2.215  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.200      ; 2.586      ;
; 2.236  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.086      ; 2.493      ;
; 2.244  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.123      ; 2.538      ;
; 2.253  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.068      ; 2.492      ;
; 2.257  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.089      ; 2.517      ;
; 2.264  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.158      ; 2.593      ;
; 2.265  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.107      ; 2.543      ;
; 2.268  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.211      ; 2.650      ;
; 2.270  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.112      ; 2.553      ;
; 2.270  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.112      ; 2.553      ;
; 2.270  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.112      ; 2.553      ;
; 2.270  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.112      ; 2.553      ;
; 2.275  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.207      ; 2.653      ;
; 2.320  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.111      ; 2.602      ;
; 2.327  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.158      ; 2.656      ;
; 2.330  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.107      ; 2.608      ;
; 2.336  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.073      ; 2.580      ;
; 2.346  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.105      ; 2.622      ;
; 2.351  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.216      ; 2.738      ;
; 2.371  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.057      ; 2.599      ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'In[0]'                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.083 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 0.000        ; 5.896      ; 5.979      ;
; 0.227 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 0.000        ; 3.325      ; 3.582      ;
; 0.352 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; -0.500       ; 5.896      ; 5.768      ;
; 0.691 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 0.000        ; 3.325      ; 4.046      ;
; 0.699 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 0.000        ; 3.512      ; 4.241      ;
; 0.727 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 0.000        ; 3.512      ; 4.269      ;
; 0.752 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 0.000        ; 3.512      ; 4.294      ;
; 0.759 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 0.000        ; 6.083      ; 6.842      ;
; 0.868 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 0.000        ; 3.325      ; 4.223      ;
; 0.912 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 0.000        ; 3.449      ; 4.391      ;
; 0.928 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 0.000        ; 3.449      ; 4.407      ;
; 1.187 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; -0.500       ; 6.083      ; 6.790      ;
; 1.249 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 0.000        ; 3.449      ; 4.728      ;
; 1.317 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 0.000        ; 6.020      ; 7.337      ;
; 1.415 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; -0.500       ; 6.020      ; 6.955      ;
; 1.482 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 0.000        ; 0.126      ; 1.608      ;
; 2.312 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 0.000        ; 0.063      ; 2.375      ;
; 2.520 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 0.000        ; -0.061     ; 2.459      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------+
; Fast 1200mV 0C Model Setup Summary          ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; Counter_Control[0] ; -2.366 ; -23.955       ;
; In[0]              ; -2.011 ; -5.409        ;
; Clock              ; -1.666 ; -38.143       ;
+--------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+--------------------+--------+---------------+
; Clock              ; Slack  ; End Point TNS ;
+--------------------+--------+---------------+
; Counter_Control[0] ; -0.730 ; -6.533        ;
; In[0]              ; -0.127 ; -0.127        ;
; Clock              ; -0.029 ; -0.029        ;
+--------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------------+--------+--------------------+
; Clock              ; Slack  ; End Point TNS      ;
+--------------------+--------+--------------------+
; Clock              ; -3.000 ; -43.381            ;
; Counter_Control[0] ; -3.000 ; -8.852             ;
; In[0]              ; -3.000 ; -3.494             ;
+--------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Counter_Control[0]'                                                                                                                                                                            ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                     ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -2.366 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.560      ; 5.356      ;
; -2.262 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.588      ; 5.180      ;
; -2.130 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.689      ; 5.771      ;
; -2.064 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.560      ; 4.959      ;
; -1.902 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.690      ; 5.491      ;
; -1.777 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.277      ; 3.874      ;
; -1.757 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.591      ; 5.353      ;
; -1.723 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.307      ; 3.850      ;
; -1.627 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.678      ; 5.407      ;
; -1.617 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.183      ; 3.720      ;
; -1.580 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.196      ; 3.601      ;
; -1.573 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.196      ; 3.594      ;
; -1.571 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.591      ; 5.264      ;
; -1.535 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.686      ; 5.132      ;
; -1.515 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.203      ; 3.638      ;
; -1.495 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.196      ; 3.611      ;
; -1.490 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.307      ; 3.617      ;
; -1.468 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.196      ; 3.584      ;
; -1.467 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.231      ; 3.518      ;
; -1.438 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.196      ; 3.459      ;
; -1.437 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.196      ; 3.553      ;
; -1.393 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.277      ; 3.490      ;
; -1.389 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.203      ; 3.417      ;
; -1.351 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.202      ; 3.545      ;
; -1.347 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.182      ; 3.521      ;
; -1.319 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.195      ; 3.506      ;
; -1.227 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.685      ; 4.997      ;
; -1.217 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.195      ; 3.404      ;
; -1.212 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.329      ; 3.942      ;
; -1.209 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 3.560      ; 4.699      ;
; -1.201 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.559      ; 4.262      ;
; -1.197 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.195      ; 3.384      ;
; -1.157 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.183      ; 3.165      ;
; -1.120 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 3.588      ; 4.538      ;
; -1.119 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 3.560      ; 4.514      ;
; -1.033 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.333      ; 3.755      ;
; -0.979 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.338      ; 3.718      ;
; -0.975 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.374      ; 3.791      ;
; -0.971 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.374      ; 3.787      ;
; -0.942 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.329      ; 3.862      ;
; -0.930 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.394      ; 3.713      ;
; -0.925 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.375      ; 3.689      ;
; -0.919 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.375      ; 3.683      ;
; -0.917 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.342      ; 3.660      ;
; -0.916 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.234      ; 3.645      ;
; -0.911 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.321      ; 3.824      ;
; -0.899 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.332      ; 3.673      ;
; -0.896 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.393      ; 3.731      ;
; -0.881 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.332      ; 3.804      ;
; -0.861 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 3.690      ; 4.950      ;
; -0.842 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.333      ; 3.767      ;
; -0.824 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.393      ; 3.659      ;
; -0.808 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.280      ; 3.583      ;
; -0.806 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.394      ; 3.589      ;
; -0.787 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.338      ; 3.526      ;
; -0.780 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.189      ; 3.561      ;
; -0.780 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.338      ; 3.519      ;
; -0.763 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.374      ; 3.728      ;
; -0.743 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.189      ; 3.524      ;
; -0.740 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.196      ; 3.528      ;
; -0.727 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.337      ; 3.639      ;
; -0.718 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.278      ; 3.587      ;
; -0.712 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.375      ; 3.679      ;
; -0.706 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.374      ; 3.671      ;
; -0.687 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.310      ; 3.492      ;
; -0.686 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.189      ; 3.467      ;
; -0.670 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 3.689      ; 4.811      ;
; -0.653 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.232      ; 3.476      ;
; -0.648 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.280      ; 3.520      ;
; -0.640 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.337      ; 3.552      ;
; -0.632 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.394      ; 3.618      ;
; -0.628 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.394      ; 3.614      ;
; -0.621 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.338      ; 3.550      ;
; -0.618 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.375      ; 3.585      ;
; -0.613 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.234      ; 3.439      ;
; -0.610 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.176      ; 3.378      ;
; -0.602 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.334      ; 3.528      ;
; -0.600 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.686      ; 4.387      ;
; -0.576 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.393      ; 3.560      ;
; -0.565 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.328      ; 3.468      ;
; -0.560 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.342      ; 3.493      ;
; -0.556 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.689      ; 4.346      ;
; -0.541 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.308      ; 3.440      ;
; -0.535 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.308      ; 3.434      ;
; -0.523 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.280      ; 3.395      ;
; -0.522 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.310      ; 3.424      ;
; -0.521 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.280      ; 3.296      ;
; -0.506 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.310      ; 3.311      ;
; -0.504 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 1.000        ; 2.393      ; 3.488      ;
; -0.502 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.553      ; 4.157      ;
; -0.485 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.337      ; 3.397      ;
; -0.474 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.690      ; 4.266      ;
; -0.464 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.338      ; 3.393      ;
; -0.450 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.338      ; 3.379      ;
; -0.442 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.341      ; 3.358      ;
; -0.418 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 3.686      ; 4.515      ;
; -0.370 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0] ; Counter_Control[0] ; 1.000        ; 3.591      ; 4.466      ;
; -0.368 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0] ; Counter_Control[0] ; 0.500        ; 3.589      ; 4.058      ;
; -0.364 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 1.000        ; 2.278      ; 3.233      ;
; -0.328 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 1.000        ; 2.330      ; 3.250      ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'In[0]'                                                                                                                                                                                ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.011 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 1.000        ; -0.015     ; 1.779      ;
; -1.920 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 0.500        ; 3.128      ; 4.331      ;
; -1.754 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 0.500        ; 3.109      ; 4.685      ;
; -1.644 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 1.000        ; -0.091     ; 1.431      ;
; -1.474 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 0.500        ; 3.052      ; 3.904      ;
; -1.190 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 1.000        ; -0.034     ; 1.478      ;
; -1.170 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 1.000        ; 1.771      ; 2.714      ;
; -1.032 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 1.000        ; 1.695      ; 2.595      ;
; -0.981 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 1.000        ; 1.771      ; 2.525      ;
; -0.954 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 1.000        ; 1.752      ; 3.018      ;
; -0.947 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 1.000        ; 1.695      ; 2.510      ;
; -0.945 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 1.000        ; 1.771      ; 2.489      ;
; -0.918 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 1.000        ; 3.128      ; 3.829      ;
; -0.782 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 1.000        ; 1.695      ; 2.345      ;
; -0.695 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 1.000        ; 1.752      ; 2.759      ;
; -0.653 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 1.000        ; 1.752      ; 2.717      ;
; -0.451 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 1.000        ; 3.109      ; 3.882      ;
; -0.357 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 1.000        ; 3.052      ; 3.287      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock'                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                                       ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -1.666 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -2.593     ; 0.050      ;
; -1.664 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -2.591     ; 0.050      ;
; -1.647 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -2.574     ; 0.050      ;
; -1.646 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -2.573     ; 0.050      ;
; -1.618 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2                                              ; Counter_Control[0] ; Clock       ; 1.000        ; -2.545     ; 0.050      ;
; -1.618 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1                                              ; Counter_Control[0] ; Clock       ; 1.000        ; -2.545     ; 0.050      ;
; -1.617 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0                                              ; Counter_Control[0] ; Clock       ; 1.000        ; -2.544     ; 0.050      ;
; -1.614 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3                                              ; Counter_Control[0] ; Clock       ; 1.000        ; -2.541     ; 0.050      ;
; -1.583 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3                                               ; Counter_Control[0] ; Clock       ; 1.000        ; -2.510     ; 0.050      ;
; -1.581 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2                                               ; Counter_Control[0] ; Clock       ; 1.000        ; -2.508     ; 0.050      ;
; -1.553 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0                                               ; Counter_Control[0] ; Clock       ; 1.000        ; -2.480     ; 0.050      ;
; -1.551 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1                                               ; Counter_Control[0] ; Clock       ; 1.000        ; -2.478     ; 0.050      ;
; -1.466 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -2.393     ; 0.050      ;
; -1.466 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -2.393     ; 0.050      ;
; -1.465 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -2.392     ; 0.050      ;
; -1.446 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3                                             ; Counter_Control[0] ; Clock       ; 1.000        ; -2.373     ; 0.050      ;
; -1.343 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2]            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                                    ; In[0]              ; Clock       ; 1.000        ; -1.928     ; 0.392      ;
; -1.038 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1]            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                                    ; In[0]              ; Clock       ; 1.000        ; -1.965     ; 0.050      ;
; -0.942 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0]            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                                    ; In[0]              ; Clock       ; 1.000        ; -1.869     ; 0.050      ;
; -0.711 ; In[0]                                                                       ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; In[0]              ; Clock       ; 0.500        ; 1.302      ; 2.490      ;
; -0.695 ; In[0]                                                                       ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; In[0]              ; Clock       ; 0.500        ; 1.307      ; 2.479      ;
; -0.684 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.031     ; 1.660      ;
; -0.677 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.047     ; 1.637      ;
; -0.672 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.125     ; 1.554      ;
; -0.672 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.125     ; 1.554      ;
; -0.667 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.049     ; 1.625      ;
; -0.660 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.065     ; 1.602      ;
; -0.648 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.033     ; 1.622      ;
; -0.635 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.032     ; 1.610      ;
; -0.635 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.032     ; 1.610      ;
; -0.635 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.032     ; 1.610      ;
; -0.635 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.032     ; 1.610      ;
; -0.632 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; 0.006      ; 1.645      ;
; -0.628 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; 0.016      ; 1.651      ;
; -0.623 ; In[0]                                                                       ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; In[0]              ; Clock       ; 0.500        ; 1.309      ; 2.409      ;
; -0.615 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.012     ; 1.610      ;
; -0.612 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.044     ; 1.575      ;
; -0.611 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.050     ; 1.568      ;
; -0.611 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.050     ; 1.568      ;
; -0.611 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.050     ; 1.568      ;
; -0.611 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.050     ; 1.568      ;
; -0.611 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.002     ; 1.616      ;
; -0.588 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.027     ; 1.568      ;
; -0.587 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.037     ; 1.557      ;
; -0.586 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; 0.006      ; 1.599      ;
; -0.583 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.041     ; 1.549      ;
; -0.576 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.057     ; 1.526      ;
; -0.570 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; 0.036      ; 1.613      ;
; -0.569 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; 0.026      ; 1.602      ;
; -0.554 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.060     ; 1.501      ;
; -0.553 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.070     ; 1.490      ;
; -0.546 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.031     ; 1.522      ;
; -0.538 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.004     ; 1.541      ;
; -0.531 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.004     ; 1.534      ;
; -0.522 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; 0.011      ; 1.540      ;
; -0.514 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.041     ; 1.480      ;
; -0.506 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.031     ; 1.482      ;
; -0.498 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.041     ; 1.464      ;
; -0.495 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.125     ; 1.377      ;
; -0.495 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.125     ; 1.377      ;
; -0.492 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.012     ; 1.487      ;
; -0.486 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.047     ; 1.446      ;
; -0.482 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; 0.043      ; 1.532      ;
; -0.475 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.003     ; 1.479      ;
; -0.471 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.033     ; 1.445      ;
; -0.469 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.008     ; 1.468      ;
; -0.466 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.053     ; 1.420      ;
; -0.458 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.032     ; 1.433      ;
; -0.458 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.032     ; 1.433      ;
; -0.458 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.032     ; 1.433      ;
; -0.458 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.032     ; 1.433      ;
; -0.454 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; 0.026      ; 1.487      ;
; -0.452 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.086     ; 1.373      ;
; -0.452 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.086     ; 1.373      ;
; -0.448 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; 0.016      ; 1.471      ;
; -0.446 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; 0.036      ; 1.489      ;
; -0.445 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.057     ; 1.395      ;
; -0.439 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.049     ; 1.397      ;
; -0.438 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.057     ; 1.388      ;
; -0.437 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.047     ; 1.397      ;
; -0.434 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.050     ; 1.391      ;
; -0.434 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.050     ; 1.391      ;
; -0.434 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.050     ; 1.391      ;
; -0.434 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.050     ; 1.391      ;
; -0.424 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.012     ; 1.419      ;
; -0.395 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.008     ; 1.394      ;
; -0.395 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; 0.011      ; 1.413      ;
; -0.392 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.003     ; 1.396      ;
; -0.387 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; 0.004      ; 1.398      ;
; -0.384 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0                            ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.049     ; 1.342      ;
; -0.379 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; 0.018      ; 1.404      ;
; -0.370 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.065     ; 1.312      ;
; -0.365 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.033     ; 1.339      ;
; -0.360 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock              ; Clock       ; 1.000        ; -0.125     ; 1.242      ;
; -0.360 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock              ; Clock       ; 1.000        ; -0.125     ; 1.242      ;
; -0.348 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.044     ; 1.311      ;
; -0.348 ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                                  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.044     ; 1.311      ;
; -0.325 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock              ; Clock       ; 1.000        ; -0.021     ; 1.311      ;
; -0.324 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.065     ; 1.266      ;
; -0.286 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0                           ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock              ; Clock       ; 1.000        ; -0.002     ; 1.291      ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Counter_Control[0]'                                                                                                                                                                             ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                     ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -0.730 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.735      ; 3.005      ;
; -0.667 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.737      ; 3.070      ;
; -0.661 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.734      ; 3.073      ;
; -0.533 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.837      ; 3.304      ;
; -0.515 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.829      ; 3.314      ;
; -0.510 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.692      ; 3.182      ;
; -0.490 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.834      ; 3.344      ;
; -0.461 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.700      ; 3.239      ;
; -0.452 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.837      ; 3.385      ;
; -0.430 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.836      ; 3.406      ;
; -0.402 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.833      ; 3.431      ;
; -0.349 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.699      ; 3.350      ;
; -0.333 ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.700      ; 3.367      ;
; -0.102 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.544      ; 2.472      ;
; -0.059 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.548      ; 2.519      ;
; 0.037  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.509      ; 2.576      ;
; 0.065  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.509      ; 2.604      ;
; 0.129  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.541      ; 2.700      ;
; 0.131  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.572      ; 2.733      ;
; 0.134  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.536      ; 2.700      ;
; 0.156  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.537      ; 2.723      ;
; 0.160  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.537      ; 2.727      ;
; 0.164  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.537      ; 2.731      ;
; 0.209  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.574      ; 2.813      ;
; 0.215  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.549      ; 2.794      ;
; 0.232  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.393      ; 2.655      ;
; 0.232  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.545      ; 2.807      ;
; 0.233  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 3.735      ; 3.488      ;
; 0.234  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.545      ; 2.809      ;
; 0.239  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.381      ; 2.650      ;
; 0.243  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.544      ; 2.817      ;
; 0.254  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.508      ; 2.792      ;
; 0.261  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.479      ; 2.770      ;
; 0.262  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.545      ; 2.837      ;
; 0.267  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.510      ; 2.807      ;
; 0.267  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.510      ; 2.807      ;
; 0.268  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.549      ; 2.847      ;
; 0.271  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.545      ; 2.846      ;
; 0.275  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.479      ; 2.784      ;
; 0.280  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.481      ; 2.791      ;
; 0.296  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 3.737      ; 3.553      ;
; 0.304  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.545      ; 2.879      ;
; 0.309  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.593      ; 2.932      ;
; 0.313  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.593      ; 2.936      ;
; 0.315  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.478      ; 2.823      ;
; 0.340  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.574      ; 2.944      ;
; 0.341  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.507      ; 2.878      ;
; 0.354  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.508      ; 2.892      ;
; 0.357  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.574      ; 2.961      ;
; 0.372  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.480      ; 2.882      ;
; 0.375  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.507      ; 2.912      ;
; 0.382  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.592      ; 3.004      ;
; 0.386  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.393      ; 2.809      ;
; 0.391  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.478      ; 2.899      ;
; 0.392  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.380      ; 2.802      ;
; 0.393  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.392      ; 2.815      ;
; 0.400  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.545      ; 2.975      ;
; 0.413  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.392      ; 2.835      ;
; 0.424  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.436      ; 2.890      ;
; 0.435  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.593      ; 3.058      ;
; 0.436  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.592      ; 3.058      ;
; 0.442  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.400      ; 2.872      ;
; 0.443  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[1]  ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 3.837      ; 3.800      ;
; 0.444  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.573      ; 3.047      ;
; 0.446  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.593      ; 3.069      ;
; 0.448  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.591      ; 3.069      ;
; 0.449  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.480      ; 2.959      ;
; 0.461  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[0]  ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 3.829      ; 3.810      ;
; 0.465  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.373      ; 2.868      ;
; 0.473  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[3]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.544      ; 3.047      ;
; 0.474  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.393      ; 2.897      ;
; 0.474  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[3]   ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.736      ; 4.210      ;
; 0.476  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 3.692      ; 3.688      ;
; 0.492  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[1]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.435      ; 2.957      ;
; 0.494  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.434      ; 2.958      ;
; 0.495  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 3.834      ; 3.849      ;
; 0.496  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.573      ; 3.099      ;
; 0.510  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.534      ; 3.074      ;
; 0.512  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[2]   ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 3.734      ; 3.766      ;
; 0.519  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.532      ; 3.081      ;
; 0.531  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.832      ; 4.363      ;
; 0.532  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.392      ; 2.954      ;
; 0.533  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.572      ; 3.135      ;
; 0.534  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.393      ; 2.957      ;
; 0.535  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.574      ; 3.139      ;
; 0.545  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.591      ; 3.166      ;
; 0.545  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.392      ; 2.967      ;
; 0.545  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Counter_Control[0] ; Counter_Control[0] ; 0.000        ; 3.834      ; 4.379      ;
; 0.555  ; Counter_Control[0]                                ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[1] ; Counter_Control[0] ; Counter_Control[0] ; -0.500       ; 3.833      ; 3.908      ;
; 0.556  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|Input_Logic_TLC_Mk3:inst1|X[0]   ; Clock              ; Counter_Control[0] ; 0.000        ; 2.481      ; 3.067      ;
; 0.558  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.385      ; 2.973      ;
; 0.570  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.381      ; 2.981      ;
; 0.576  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.393      ; 2.999      ;
; 0.583  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[3] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.393      ; 3.006      ;
; 0.595  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[1] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.399      ; 3.024      ;
; 0.599  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|Input_Logic_TLC_Mk3:inst1|X[2]  ; Clock              ; Counter_Control[0] ; 0.000        ; 2.537      ; 3.166      ;
; 0.603  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.385      ; 3.018      ;
; 0.611  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[0] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.385      ; 3.026      ;
; 0.623  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.400      ; 3.053      ;
; 0.632  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|Input_Logic_TLC_Mk3:inst1|X[2] ; Clock              ; Counter_Control[0] ; 0.000        ; 2.534      ; 3.196      ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'In[0]'                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.127 ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 0.000        ; 3.169      ; 3.042      ;
; 0.016  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 0.000        ; 1.869      ; 1.915      ;
; 0.237  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 0.000        ; 1.869      ; 2.136      ;
; 0.289  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 0.000        ; 1.965      ; 2.284      ;
; 0.289  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 0.000        ; 1.965      ; 2.284      ;
; 0.315  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; Clock        ; In[0]       ; 0.000        ; 1.965      ; 2.310      ;
; 0.325  ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 0.000        ; 3.265      ; 3.590      ;
; 0.345  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; Clock        ; In[0]       ; 0.000        ; 1.869      ; 2.244      ;
; 0.381  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 0.000        ; 1.928      ; 2.339      ;
; 0.381  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 0.000        ; 1.928      ; 2.339      ;
; 0.506  ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 0.000        ; 3.228      ; 3.734      ;
; 0.573  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9                       ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; Clock        ; In[0]       ; 0.000        ; 1.928      ; 2.531      ;
; 0.798  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; 0.000        ; 0.071      ; 0.869      ;
; 0.971  ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; -0.500       ; 3.169      ; 3.660      ;
; 1.225  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; 0.000        ; 0.034      ; 1.259      ;
; 1.280  ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[1] ; In[0]        ; In[0]       ; -0.500       ; 3.265      ; 4.065      ;
; 1.325  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[0] ; In[0]        ; In[0]       ; 0.000        ; -0.025     ; 1.300      ;
; 1.777  ; In[0]                                                            ; IRL_RCC_Combo:inst|IRL_Machine:inst4|Input_Logic_IRL:inst13|X[2] ; In[0]        ; In[0]       ; -0.500       ; 3.228      ; 4.525      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock'                                                                                                                                                                                               ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.029 ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; In[0]        ; Clock       ; 0.000        ; 1.270      ; 1.355      ;
; 0.284  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; In[0]        ; Clock       ; 0.000        ; 1.366      ; 1.764      ;
; 0.341  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; In[0]        ; Clock       ; 0.000        ; 1.364      ; 1.819      ;
; 0.350  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; In[0]        ; Clock       ; 0.000        ; 1.359      ; 1.823      ;
; 0.493  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; -0.004     ; 0.573      ;
; 0.535  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; -0.004     ; 0.615      ;
; 0.652  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.041      ; 0.777      ;
; 0.678  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.060      ; 0.822      ;
; 0.693  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; -0.011     ; 0.766      ;
; 0.705  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.069      ; 0.858      ;
; 0.709  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; -0.011     ; 0.782      ;
; 0.729  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.813      ;
; 0.737  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.004      ; 0.825      ;
; 0.750  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.004      ; 0.838      ;
; 0.758  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.019      ; 0.861      ;
; 0.772  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.045     ; 0.811      ;
; 0.772  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.045     ; 0.811      ;
; 0.774  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.857      ;
; 0.795  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.052     ; 0.827      ;
; 0.798  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.028      ; 0.910      ;
; 0.802  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.040      ; 0.926      ;
; 0.809  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.064     ; 0.829      ;
; 0.820  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.033     ; 0.871      ;
; 0.824  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.037     ; 0.871      ;
; 0.829  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.011      ; 0.924      ;
; 0.854  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.011      ; 0.949      ;
; 0.856  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.004      ;
; 0.866  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.011      ; 0.961      ;
; 0.866  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.011      ; 0.961      ;
; 0.866  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.011      ; 0.961      ;
; 0.866  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.014      ;
; 0.892  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.036      ; 1.012      ;
; 0.930  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.011      ; 1.025      ;
; 0.939  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; -0.004     ; 1.019      ;
; 0.939  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; -0.004     ; 1.019      ;
; 0.953  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 1.073      ;
; 0.958  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.089      ; 1.131      ;
; 0.966  ; In[0]                                             ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; In[0]        ; Clock       ; -0.500       ; 1.270      ; 1.850      ;
; 0.989  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.018      ; 1.091      ;
; 0.992  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.011      ; 1.087      ;
; 0.992  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.011      ; 1.087      ;
; 0.992  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.011      ; 1.087      ;
; 0.998  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.070      ; 1.152      ;
; 1.004  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.123      ; 1.211      ;
; 1.006  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.154      ;
; 1.006  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.154      ;
; 1.006  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.154      ;
; 1.006  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.154      ;
; 1.029  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.104      ; 1.217      ;
; 1.030  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.033      ; 1.147      ;
; 1.030  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.171      ;
; 1.039  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.018      ; 1.141      ;
; 1.039  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; -0.004     ; 1.119      ;
; 1.039  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; -0.004     ; 1.119      ;
; 1.042  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.096      ; 1.222      ;
; 1.042  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.089      ; 1.215      ;
; 1.048  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 1.168      ;
; 1.048  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.036      ; 1.168      ;
; 1.048  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.036      ; 1.168      ;
; 1.048  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.036      ; 1.168      ;
; 1.051  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.098      ; 1.233      ;
; 1.065  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.206      ;
; 1.070  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.218      ;
; 1.070  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.218      ;
; 1.071  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.227      ;
; 1.077  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.137      ; 1.298      ;
; 1.082  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.069      ; 1.235      ;
; 1.083  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.033      ; 1.200      ;
; 1.083  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF2 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.037      ; 1.204      ;
; 1.086  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.051      ; 1.221      ;
; 1.088  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.108      ; 1.280      ;
; 1.089  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.104      ; 1.277      ;
; 1.095  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF2   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.117      ; 1.296      ;
; 1.108  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.089      ; 1.281      ;
; 1.109  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.265      ;
; 1.111  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.124      ; 1.319      ;
; 1.112  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.036      ; 1.232      ;
; 1.112  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst9        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.036      ; 1.232      ;
; 1.119  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF0 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.037      ; 1.240      ;
; 1.122  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.032      ; 1.238      ;
; 1.123  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF0   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.108      ; 1.315      ;
; 1.125  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.051      ; 1.260      ;
; 1.127  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF2  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.052      ; 1.263      ;
; 1.128  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst10|DFF1 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.123      ; 1.335      ;
; 1.129  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.277      ;
; 1.129  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.277      ;
; 1.129  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst2|inst ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.277      ;
; 1.129  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst8        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.277      ;
; 1.132  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; -0.045     ; 1.171      ;
; 1.132  ; IRL_RCC_Combo:inst|IRL_Machine:inst4|inst7        ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register0|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; -0.045     ; 1.171      ;
; 1.139  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF1   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.108      ; 1.331      ;
; 1.141  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register2|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.280      ;
; 1.153  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.137      ; 1.374      ;
; 1.160  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF0  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst|inst  ; Clock        ; Clock       ; 0.000        ; 0.052      ; 1.296      ;
; 1.160  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF1 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.301      ;
; 1.164  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.045      ; 1.293      ;
; 1.175  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF3  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.076      ; 1.335      ;
; 1.177  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst|DFF3   ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.117      ; 1.378      ;
; 1.188  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst11|DFF3 ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register3|1bit_Register:inst3|inst ; Clock        ; Clock       ; 0.000        ; 0.025      ; 1.297      ;
; 1.189  ; IRL_RCC_Combo:inst|TLCF:inst3|TLC_Mk3:inst9|DFF1  ; IRL_RCC_Combo:inst|4_4bit_Register_File:inst|4bit_Register:Register1|1bit_Register:inst1|inst ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.345      ;
+--------+---------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                 ;
+---------------------+----------+---------+----------+---------+---------------------+
; Clock               ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack    ; -4.863   ; -1.314  ; N/A      ; N/A     ; -3.000              ;
;  Clock              ; -4.355   ; -0.052  ; N/A      ; N/A     ; -3.000              ;
;  Counter_Control[0] ; -4.349   ; -1.314  ; N/A      ; N/A     ; -3.000              ;
;  In[0]              ; -4.863   ; -0.127  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS     ; -169.113 ; -11.09  ; 0.0      ; 0.0     ; -55.727             ;
;  Clock              ; -112.001 ; -0.052  ; N/A      ; N/A     ; -47.975             ;
;  Counter_Control[0] ; -44.703  ; -11.039 ; N/A      ; N/A     ; -8.852              ;
;  In[0]              ; -12.409  ; -0.127  ; N/A      ; N/A     ; -3.494              ;
+---------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                  ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Load_Done            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out6                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out5                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out4                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out3                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out2                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out1                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out0                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out16                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out15                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out14                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out13                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out12                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out11                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Out10                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Register_Selected[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Register_Selected[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Counter_Select[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Counter_Select[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; In[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; In[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; In[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; In[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLRN                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input_Select            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Counter_Control[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Counter_Control[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Load_Done            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Out6                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out5                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out4                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out3                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out2                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out1                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out0                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Out16                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out15                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out14                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out13                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out12                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out11                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Out10                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Register_Selected[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Register_Selected[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Load_Done            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Out6                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out5                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out4                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out3                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out2                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out1                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out0                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Out16                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out15                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out14                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out13                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out12                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out11                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Out10                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Register_Selected[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Register_Selected[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Load_Done            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Out6                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out5                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out4                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out3                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out2                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out1                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out0                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Out16                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out15                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out14                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out13                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out12                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out11                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Out10                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Register_Selected[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Register_Selected[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------+
; Setup Transfers                                                                     ;
+--------------------+--------------------+----------+----------+----------+----------+
; From Clock         ; To Clock           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------+--------------------+----------+----------+----------+----------+
; Clock              ; Clock              ; 144      ; 0        ; 0        ; 0        ;
; Counter_Control[0] ; Clock              ; 16       ; 0        ; 0        ; 0        ;
; In[0]              ; Clock              ; 7        ; 4        ; 0        ; 0        ;
; Clock              ; Counter_Control[0] ; 188      ; 0        ; 0        ; 0        ;
; Counter_Control[0] ; Counter_Control[0] ; 40       ; 40       ; 0        ; 0        ;
; Clock              ; In[0]              ; 11       ; 0        ; 0        ; 0        ;
; In[0]              ; In[0]              ; 7        ; 3        ; 0        ; 0        ;
+--------------------+--------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------+
; Hold Transfers                                                                      ;
+--------------------+--------------------+----------+----------+----------+----------+
; From Clock         ; To Clock           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------+--------------------+----------+----------+----------+----------+
; Clock              ; Clock              ; 144      ; 0        ; 0        ; 0        ;
; Counter_Control[0] ; Clock              ; 16       ; 0        ; 0        ; 0        ;
; In[0]              ; Clock              ; 7        ; 4        ; 0        ; 0        ;
; Clock              ; Counter_Control[0] ; 188      ; 0        ; 0        ; 0        ;
; Counter_Control[0] ; Counter_Control[0] ; 40       ; 40       ; 0        ; 0        ;
; Clock              ; In[0]              ; 11       ; 0        ; 0        ; 0        ;
; In[0]              ; In[0]              ; 7        ; 3        ; 0        ; 0        ;
+--------------------+--------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 194   ; 194  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 315   ; 315  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------+
; Clock Status Summary                                         ;
+--------------------+--------------------+------+-------------+
; Target             ; Clock              ; Type ; Status      ;
+--------------------+--------------------+------+-------------+
; Clock              ; Clock              ; Base ; Constrained ;
; Counter_Control[0] ; Counter_Control[0] ; Base ; Constrained ;
; In[0]              ; In[0]              ; Base ; Constrained ;
+--------------------+--------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; CLRN               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter_Control[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter_Select[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter_Select[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Enable             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Input_Select       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; Load_Done            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out5                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out6                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out10                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out11                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out12                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out13                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out14                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out15                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out16                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register_Selected[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register_Selected[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; CLRN               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter_Control[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter_Select[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter_Select[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Enable             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; In[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Input_Select       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; Load_Done            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out0                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out1                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out2                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out3                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out4                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out5                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out6                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out10                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out11                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out12                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out13                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out14                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out15                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Out16                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register_Selected[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register_Selected[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Dec 03 00:16:16 2018
Info: Command: quartus_sta IRL_RCC_Combo_Test -c IRL_RCC_Combo_Test
Info: qsta_default_script.tcl version: #2
Warning (136023): Incompatible bus dimensions on node name "Out1[0]", expecting <= 0 dimension(s) 
Warning (136023): Incompatible bus dimensions on node name "Out1[1]", expecting <= 0 dimension(s) 
Warning (136023): Incompatible bus dimensions on node name "Out1[2]", expecting <= 0 dimension(s) 
Warning (136023): Incompatible bus dimensions on node name "Out1[3]", expecting <= 0 dimension(s) 
Warning (136023): Incompatible bus dimensions on node name "Out1[4]", expecting <= 0 dimension(s) 
Warning (136023): Incompatible bus dimensions on node name "Out1[5]", expecting <= 0 dimension(s) 
Warning (136023): Incompatible bus dimensions on node name "Out1[6]", expecting <= 0 dimension(s) 
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'IRL_RCC_Combo_Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name In[0] In[0]
    Info (332105): create_clock -period 1.000 -name Counter_Control[0] Counter_Control[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.863
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.863             -12.409 In[0] 
    Info (332119):    -4.355            -112.001 Clock 
    Info (332119):    -4.349             -44.703 Counter_Control[0] 
Info (332146): Worst-case hold slack is -1.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.314             -11.039 Counter_Control[0] 
    Info (332119):    -0.051              -0.051 Clock 
    Info (332119):     0.038               0.000 In[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -47.975 Clock 
    Info (332119):    -3.000              -3.000 Counter_Control[0] 
    Info (332119):    -3.000              -3.000 In[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.464             -11.298 In[0] 
    Info (332119):    -3.998             -40.864 Counter_Control[0] 
    Info (332119):    -3.914             -98.854 Clock 
Info (332146): Worst-case hold slack is -1.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.290             -10.216 Counter_Control[0] 
    Info (332119):    -0.052              -0.052 Clock 
    Info (332119):     0.083               0.000 In[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -47.975 Clock 
    Info (332119):    -3.000              -3.000 Counter_Control[0] 
    Info (332119):    -3.000              -3.000 In[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.366             -23.955 Counter_Control[0] 
    Info (332119):    -2.011              -5.409 In[0] 
    Info (332119):    -1.666             -38.143 Clock 
Info (332146): Worst-case hold slack is -0.730
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.730              -6.533 Counter_Control[0] 
    Info (332119):    -0.127              -0.127 In[0] 
    Info (332119):    -0.029              -0.029 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -43.381 Clock 
    Info (332119):    -3.000              -8.852 Counter_Control[0] 
    Info (332119):    -3.000              -3.494 In[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 735 megabytes
    Info: Processing ended: Mon Dec 03 00:16:23 2018
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:02


