INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Assignment/Lab Assignment 1/Problem 1/Problem 1.srcs/sources_1/new/lab3_practic_add2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_practic_add2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Assignment/Lab Assignment 1/Problem 1/Problem 1.srcs/sim_1/new/lab_a1_p8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_a1_p8
