library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity decoder is
    port(
        address    : in  std_logic_vector(15 downto 0);
        cs_LEDS    : out std_logic;
        cs_RAM     : out std_logic;
        cs_ROM     : out std_logic
    );
end decoder;

architecture synth of decoder is

begin
    process(address)
    begin
        if ((address(15 downto 12) = "0000") then
            cs_LEDS <= 0;
            cs_RAM  <= 0;
            cs_ROM  <= 1;
        elsif ((address(15 downto 12) = "0001") then
            cs_LEDS <= 0;
            cs_RAM  <= 1;
            cs_ROM  <= 0;
        elsif ((unsigned(address) < unsigned(x"2010")); then
            cs_LEDS <= 1;
            cs_ROM  <= 0;
            cs_RAM  <= 0;
        end if;
    end process;
end synth;
