<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: Spi Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00161.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="a01891.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Spi Struct Reference<div class="ingroups"><a class="el" href="a01293.html">Serial Peripheral Interface</a> &#124; <a class="el" href="a01415.html">Serial Peripheral Interface</a> &#124; <a class="el" href="a01504.html">Serial Peripheral Interface</a> &#124; <a class="el" href="a01557.html">Serial Peripheral Interface</a> &#124; <a class="el" href="a01627.html">Serial Peripheral Interface</a> &#124; <a class="el" href="a01703.html">Serial Peripheral Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> hardware registers.  
 <a href="a00161.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="a00575_source.html">component_spi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a33afd67999ab9780c43ddc5554f24339"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33afd67999ab9780c43ddc5554f24339"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#a33afd67999ab9780c43ddc5554f24339">SPI_CR</a></td></tr>
<tr class="memdesc:a33afd67999ab9780c43ddc5554f24339"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x00) Control Register <br /></td></tr>
<tr class="separator:a33afd67999ab9780c43ddc5554f24339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbd1f7b8d39b7925c04eb2650643a336"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbd1f7b8d39b7925c04eb2650643a336"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#abbd1f7b8d39b7925c04eb2650643a336">SPI_MR</a></td></tr>
<tr class="memdesc:abbd1f7b8d39b7925c04eb2650643a336"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x04) Mode Register <br /></td></tr>
<tr class="separator:abbd1f7b8d39b7925c04eb2650643a336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33d4ea48990c13075466d3a2e7b20ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad33d4ea48990c13075466d3a2e7b20ec"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#ad33d4ea48990c13075466d3a2e7b20ec">SPI_RDR</a></td></tr>
<tr class="memdesc:ad33d4ea48990c13075466d3a2e7b20ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x08) Receive Data Register <br /></td></tr>
<tr class="separator:ad33d4ea48990c13075466d3a2e7b20ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4d85228f4b448f0f87c05400b498f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b4d85228f4b448f0f87c05400b498f1"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#a5b4d85228f4b448f0f87c05400b498f1">SPI_TDR</a></td></tr>
<tr class="memdesc:a5b4d85228f4b448f0f87c05400b498f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x0C) Transmit Data Register <br /></td></tr>
<tr class="separator:a5b4d85228f4b448f0f87c05400b498f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af82dd3b5169fa132ae6148156091cb50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af82dd3b5169fa132ae6148156091cb50"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#af82dd3b5169fa132ae6148156091cb50">SPI_SR</a></td></tr>
<tr class="memdesc:af82dd3b5169fa132ae6148156091cb50"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x10) Status Register <br /></td></tr>
<tr class="separator:af82dd3b5169fa132ae6148156091cb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2dbb8279a678d6f2f3a0e1a0e5deeae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2dbb8279a678d6f2f3a0e1a0e5deeae"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#ae2dbb8279a678d6f2f3a0e1a0e5deeae">SPI_IER</a></td></tr>
<tr class="memdesc:ae2dbb8279a678d6f2f3a0e1a0e5deeae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x14) Interrupt Enable Register <br /></td></tr>
<tr class="separator:ae2dbb8279a678d6f2f3a0e1a0e5deeae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95455aa2a1ea3de9b17655ef2ce52d0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95455aa2a1ea3de9b17655ef2ce52d0a"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#a95455aa2a1ea3de9b17655ef2ce52d0a">SPI_IDR</a></td></tr>
<tr class="memdesc:a95455aa2a1ea3de9b17655ef2ce52d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x18) Interrupt Disable Register <br /></td></tr>
<tr class="separator:a95455aa2a1ea3de9b17655ef2ce52d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ca314316009921c37e12dae6f5fdfe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2ca314316009921c37e12dae6f5fdfe"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#aa2ca314316009921c37e12dae6f5fdfe">SPI_IMR</a></td></tr>
<tr class="memdesc:aa2ca314316009921c37e12dae6f5fdfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x1C) Interrupt Mask Register <br /></td></tr>
<tr class="separator:aa2ca314316009921c37e12dae6f5fdfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff8698d0f96960ed002855150370cc8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ff8698d0f96960ed002855150370cc8"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [4]</td></tr>
<tr class="separator:a2ff8698d0f96960ed002855150370cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d8b60401718b185b421a1f0a847f2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4d8b60401718b185b421a1f0a847f2e"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#aa4d8b60401718b185b421a1f0a847f2e">SPI_CSR</a> [4]</td></tr>
<tr class="memdesc:aa4d8b60401718b185b421a1f0a847f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x30) Chip Select Register <br /></td></tr>
<tr class="separator:aa4d8b60401718b185b421a1f0a847f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac80007f591e4f951493aac0d11620358"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac80007f591e4f951493aac0d11620358"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [41]</td></tr>
<tr class="separator:ac80007f591e4f951493aac0d11620358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92bee9e98ca5c06850242f0c9fa3e3e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92bee9e98ca5c06850242f0c9fa3e3e8"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#a92bee9e98ca5c06850242f0c9fa3e3e8">SPI_WPMR</a></td></tr>
<tr class="memdesc:a92bee9e98ca5c06850242f0c9fa3e3e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0xE4) Write Protection Control Register <br /></td></tr>
<tr class="separator:a92bee9e98ca5c06850242f0c9fa3e3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43712c3c1a37a40deaf5c39a3da2a51c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43712c3c1a37a40deaf5c39a3da2a51c"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#a43712c3c1a37a40deaf5c39a3da2a51c">SPI_WPSR</a></td></tr>
<tr class="memdesc:a43712c3c1a37a40deaf5c39a3da2a51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0xE8) Write Protection Status Register <br /></td></tr>
<tr class="separator:a43712c3c1a37a40deaf5c39a3da2a51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726b90cd3ec01ab63b302c596788f175"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a726b90cd3ec01ab63b302c596788f175"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [5]</td></tr>
<tr class="separator:a726b90cd3ec01ab63b302c596788f175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5ff278d4315ffdcf5bc4c31d948faa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada5ff278d4315ffdcf5bc4c31d948faa"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#ada5ff278d4315ffdcf5bc4c31d948faa">SPI_RPR</a></td></tr>
<tr class="memdesc:ada5ff278d4315ffdcf5bc4c31d948faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x100) Receive Pointer Register <br /></td></tr>
<tr class="separator:ada5ff278d4315ffdcf5bc4c31d948faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644dd76195db16ad0f249af2d4392d37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a644dd76195db16ad0f249af2d4392d37"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#a644dd76195db16ad0f249af2d4392d37">SPI_RCR</a></td></tr>
<tr class="memdesc:a644dd76195db16ad0f249af2d4392d37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x104) Receive Counter Register <br /></td></tr>
<tr class="separator:a644dd76195db16ad0f249af2d4392d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae526ec89736bdd476545e546d9761540"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae526ec89736bdd476545e546d9761540"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#ae526ec89736bdd476545e546d9761540">SPI_TPR</a></td></tr>
<tr class="memdesc:ae526ec89736bdd476545e546d9761540"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x108) Transmit Pointer Register <br /></td></tr>
<tr class="separator:ae526ec89736bdd476545e546d9761540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f582bde806b4a722a446e7c483abcd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f582bde806b4a722a446e7c483abcd4"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#a7f582bde806b4a722a446e7c483abcd4">SPI_TCR</a></td></tr>
<tr class="memdesc:a7f582bde806b4a722a446e7c483abcd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x10C) Transmit Counter Register <br /></td></tr>
<tr class="separator:a7f582bde806b4a722a446e7c483abcd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be1a7117e9e2c1de116f55edeb8b2f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4be1a7117e9e2c1de116f55edeb8b2f9"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#a4be1a7117e9e2c1de116f55edeb8b2f9">SPI_RNPR</a></td></tr>
<tr class="memdesc:a4be1a7117e9e2c1de116f55edeb8b2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x110) Receive Next Pointer Register <br /></td></tr>
<tr class="separator:a4be1a7117e9e2c1de116f55edeb8b2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a6b7987f60e68d7f2f3ec7e7deb8430"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a6b7987f60e68d7f2f3ec7e7deb8430"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#a9a6b7987f60e68d7f2f3ec7e7deb8430">SPI_RNCR</a></td></tr>
<tr class="memdesc:a9a6b7987f60e68d7f2f3ec7e7deb8430"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x114) Receive Next Counter Register <br /></td></tr>
<tr class="separator:a9a6b7987f60e68d7f2f3ec7e7deb8430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9abceeec2ed6e3f07f6eb809f31e49ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9abceeec2ed6e3f07f6eb809f31e49ab"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#a9abceeec2ed6e3f07f6eb809f31e49ab">SPI_TNPR</a></td></tr>
<tr class="memdesc:a9abceeec2ed6e3f07f6eb809f31e49ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x118) Transmit Next Pointer Register <br /></td></tr>
<tr class="separator:a9abceeec2ed6e3f07f6eb809f31e49ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ee8264b170175b9433ef17ec23fd96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8ee8264b170175b9433ef17ec23fd96"></a>
<a class="el" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#ac8ee8264b170175b9433ef17ec23fd96">SPI_TNCR</a></td></tr>
<tr class="memdesc:ac8ee8264b170175b9433ef17ec23fd96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x11C) Transmit Next Counter Register <br /></td></tr>
<tr class="separator:ac8ee8264b170175b9433ef17ec23fd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb51d773580201990def9857a485175c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb51d773580201990def9857a485175c"></a>
<a class="el" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#adb51d773580201990def9857a485175c">SPI_PTCR</a></td></tr>
<tr class="memdesc:adb51d773580201990def9857a485175c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x120) Transfer Control Register <br /></td></tr>
<tr class="separator:adb51d773580201990def9857a485175c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d3f5e4f7d1fb545cf0c291f4099a51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4d3f5e4f7d1fb545cf0c291f4099a51"></a>
<a class="el" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00161.html#ae4d3f5e4f7d1fb545cf0c291f4099a51">SPI_PTSR</a></td></tr>
<tr class="memdesc:ae4d3f5e4f7d1fb545cf0c291f4099a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> Offset: 0x124) Transfer Status Register <br /></td></tr>
<tr class="separator:ae4d3f5e4f7d1fb545cf0c291f4099a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="a00161.html" title="Spi hardware registers. ">Spi</a> hardware registers. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/CMSIS/Device/ATMEL/sam3n/include/component/<a class="el" href="a00575_source.html">component_spi.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="a00161.html">Spi</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
