

================================================================
== Vivado HLS Report for 'cache_update_1'
================================================================
* Date:           Fri Dec  6 23:48:58 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.853 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      317|      317| 3.170 us | 3.170 us |  317|  317|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |      316|      316|       158|          -|          -|     2|    no    |
        | + CACHE_UPDATE_LOOP_2    |      156|      156|        26|          -|          -|     6|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |       24|       24|         2|          -|          -|    12|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:201]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %CACHE_UPDATE_LOOP_1_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.95ns)   --->   "%icmp_ln201 = icmp eq i2 %i_0, -2" [./layer.h:201]   --->   Operation 8 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [./layer.h:201]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln201, label %4, label %CACHE_UPDATE_LOOP_1_begin" [./layer.h:201]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1824) nounwind" [./layer.h:202]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1824)" [./layer.h:202]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i2 %i_0 to i5" [./layer.h:204]   --->   Operation 14 'zext' 'zext_ln204' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_53 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [./layer.h:204]   --->   Operation 15 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i4 %tmp_53 to i5" [./layer.h:204]   --->   Operation 16 'zext' 'zext_ln204_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i4 %tmp_53 to i6" [./layer.h:204]   --->   Operation 17 'zext' 'zext_ln204_2' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln204 = add i5 %zext_ln204, %zext_ln204_1" [./layer.h:204]   --->   Operation 18 'add' 'add_ln204' <Predicate = (!icmp_ln201)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_54 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i_0, i3 0)" [./layer.h:204]   --->   Operation 19 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %tmp_54 to i6" [./layer.h:204]   --->   Operation 20 'zext' 'zext_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_55 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_0, i1 false)" [./layer.h:204]   --->   Operation 21 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i3 %tmp_55 to i6" [./layer.h:204]   --->   Operation 22 'zext' 'zext_ln203_10' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%sub_ln203 = sub i6 %zext_ln203, %zext_ln203_10" [./layer.h:204]   --->   Operation 23 'sub' 'sub_ln203' <Predicate = (!icmp_ln201)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i6 %sub_ln203 to i7" [./layer.h:204]   --->   Operation 24 'sext' 'sext_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_56 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i_0, i4 0)" [./layer.h:204]   --->   Operation 25 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%sub_ln204 = sub i6 %tmp_56, %zext_ln204_2" [./layer.h:204]   --->   Operation 26 'sub' 'sub_ln204' <Predicate = (!icmp_ln201)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:202]   --->   Operation 27 'br' <Predicate = (!icmp_ln201)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [./layer.h:205]   --->   Operation 28 'ret' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %CACHE_UPDATE_LOOP_1_begin ], [ %j, %CACHE_UPDATE_LOOP_2_end ]"   --->   Operation 29 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln202 = icmp eq i3 %j_0, -2" [./layer.h:202]   --->   Operation 30 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 31 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [./layer.h:202]   --->   Operation 32 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %CACHE_UPDATE_LOOP_1_end, label %CACHE_UPDATE_LOOP_2_begin" [./layer.h:202]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1825) nounwind" [./layer.h:203]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1825)" [./layer.h:203]   --->   Operation 35 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln204_3 = zext i3 %j_0 to i7" [./layer.h:204]   --->   Operation 36 'zext' 'zext_ln204_3' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln204_4 = zext i3 %j_0 to i5" [./layer.h:204]   --->   Operation 37 'zext' 'zext_ln204_4' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.78ns)   --->   "%add_ln204_1 = add i5 %add_ln204, %zext_ln204_4" [./layer.h:204]   --->   Operation 38 'add' 'add_ln204_1' <Predicate = (!icmp_ln202)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_85 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln204_1, i4 0)" [./layer.h:204]   --->   Operation 39 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln204_5 = zext i9 %tmp_85 to i11" [./layer.h:204]   --->   Operation 40 'zext' 'zext_ln204_5' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_86 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln204_1, i2 0)" [./layer.h:204]   --->   Operation 41 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln204_6 = zext i7 %tmp_86 to i11" [./layer.h:204]   --->   Operation 42 'zext' 'zext_ln204_6' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.82ns)   --->   "%sub_ln204_1 = sub i11 %zext_ln204_5, %zext_ln204_6" [./layer.h:204]   --->   Operation 43 'sub' 'sub_ln204_1' <Predicate = (!icmp_ln202)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln203 = add i7 %sext_ln203, %zext_ln204_3" [./layer.h:204]   --->   Operation 44 'add' 'add_ln203' <Predicate = (!icmp_ln202)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i7 %add_ln203 to i5" [./layer.h:204]   --->   Operation 45 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %trunc_ln203, i4 0)" [./layer.h:204]   --->   Operation 46 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln203, i2 0)" [./layer.h:204]   --->   Operation 47 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.82ns)   --->   "%sub_ln203_4 = sub i9 %p_shl5_cast, %p_shl6_cast" [./layer.h:204]   --->   Operation 48 'sub' 'sub_ln203_4' <Predicate = (!icmp_ln202)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.13ns)   --->   "%icmp_ln204 = icmp eq i3 %j_0, -3" [./layer.h:204]   --->   Operation 49 'icmp' 'icmp_ln204' <Predicate = (!icmp_ln202)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:203]   --->   Operation 50 'br' <Predicate = (!icmp_ln202)> <Delay = 1.76>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1824, i32 %tmp)" [./layer.h:204]   --->   Operation 51 'specregionend' 'empty_95' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:201]   --->   Operation 52 'br' <Predicate = (icmp_ln202)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 0, %CACHE_UPDATE_LOOP_2_begin ], [ %k, %_ifconv ]"   --->   Operation 53 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.30ns)   --->   "%icmp_ln203 = icmp eq i4 %k_0, -4" [./layer.h:203]   --->   Operation 54 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 55 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.73ns)   --->   "%k = add i4 %k_0, 1" [./layer.h:203]   --->   Operation 56 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203, label %CACHE_UPDATE_LOOP_2_end, label %_ifconv" [./layer.h:203]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln204_7 = zext i4 %k_0 to i6" [./layer.h:204]   --->   Operation 58 'zext' 'zext_ln204_7' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln204_8 = zext i4 %k_0 to i9" [./layer.h:204]   --->   Operation 59 'zext' 'zext_ln204_8' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln204_9 = zext i4 %k_0 to i11" [./layer.h:204]   --->   Operation 60 'zext' 'zext_ln204_9' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln204_2 = add i11 %sub_ln204_1, %zext_ln204_9" [./layer.h:204]   --->   Operation 61 'add' 'add_ln204_2' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln204_10 = zext i11 %add_ln204_2 to i64" [./layer.h:204]   --->   Operation 62 'zext' 'zext_ln204_10' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%v_cache_V_addr = getelementptr [720 x i27]* @v_cache_V, i64 0, i64 %zext_ln204_10" [./layer.h:204]   --->   Operation 63 'getelementptr' 'v_cache_V_addr' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.82ns)   --->   "%add_ln203_4 = add i9 %sub_ln203_4, %zext_ln204_8" [./layer.h:204]   --->   Operation 64 'add' 'add_ln203_4' <Predicate = (!icmp_ln203)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln204_3 = add i6 %sub_ln204, %zext_ln204_7" [./layer.h:204]   --->   Operation 65 'add' 'add_ln204_3' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln204 = sext i6 %add_ln204_3 to i64" [./layer.h:204]   --->   Operation 66 'sext' 'sext_ln204' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%update_0_V_addr = getelementptr [24 x i38]* %update_0_V, i64 0, i64 %sext_ln204" [./layer.h:204]   --->   Operation 67 'getelementptr' 'update_0_V_addr' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (2.32ns)   --->   "%update_0_V_load = load i38* %update_0_V_addr, align 8" [./layer.h:204]   --->   Operation 68 'load' 'update_0_V_load' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%v_cache_V_load = load i27* %v_cache_V_addr, align 4" [./layer.h:204]   --->   Operation 69 'load' 'v_cache_V_load' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 720> <ROM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1825, i32 %tmp_s)" [./layer.h:204]   --->   Operation 70 'specregionend' 'empty_94' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:202]   --->   Operation 71 'br' <Predicate = (icmp_ln203)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.85>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1826) nounwind" [./layer.h:204]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i9 %add_ln203_4 to i64" [./layer.h:204]   --->   Operation 73 'zext' 'zext_ln203_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%cache_out_V_addr = getelementptr [144 x i38]* %cache_out_V, i64 0, i64 %zext_ln203_11" [./layer.h:204]   --->   Operation 74 'getelementptr' 'cache_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (2.32ns)   --->   "%update_0_V_load = load i38* %update_0_V_addr, align 8" [./layer.h:204]   --->   Operation 75 'load' 'update_0_V_load' <Predicate = (icmp_ln204)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%v_cache_V_load = load i27* %v_cache_V_addr, align 4" [./layer.h:204]   --->   Operation 76 'load' 'v_cache_V_load' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 27> <Depth = 720> <ROM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i27 %v_cache_V_load to i38" [./layer.h:204]   --->   Operation 77 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.34ns)   --->   "%select_ln204 = select i1 %icmp_ln204, i38 %update_0_V_load, i38 %sext_ln203_2" [./layer.h:204]   --->   Operation 78 'select' 'select_ln204' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (3.25ns)   --->   "store i38 %select_ln204, i38* %cache_out_V_addr, align 8" [./layer.h:204]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 144> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:203]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:201) [7]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:201) [7]  (0 ns)
	'sub' operation ('sub_ln204', ./layer.h:204) [27]  (1.83 ns)

 <State 3>: 3.65ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./layer.h:202) [30]  (0 ns)
	'add' operation ('add_ln203', ./layer.h:204) [46]  (1.83 ns)
	'sub' operation ('sub_ln203_4', ./layer.h:204) [50]  (1.82 ns)

 <State 4>: 4.98ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ./layer.h:203) [54]  (0 ns)
	'add' operation ('add_ln204_2', ./layer.h:204) [64]  (1.73 ns)
	'getelementptr' operation ('v_cache_V_addr', ./layer.h:204) [66]  (0 ns)
	'load' operation ('v_cache_V_load', ./layer.h:204) on array 'v_cache_V' [74]  (3.25 ns)

 <State 5>: 7.85ns
The critical path consists of the following:
	'load' operation ('v_cache_V_load', ./layer.h:204) on array 'v_cache_V' [74]  (3.25 ns)
	'select' operation ('select_ln204', ./layer.h:204) [76]  (1.35 ns)
	'store' operation ('store_ln204', ./layer.h:204) of variable 'select_ln204', ./layer.h:204 on array 'cache_out_V' [77]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
