Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.1 (lin64) Build 3080587 Fri Dec 11 14:53:26 MST 2020
| Date         : Sat Mar  6 22:54:47 2021
| Host         : I7MINT running 64-bit Linux Mint 20.1
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.460        0.000                      0                   23        0.252        0.000                      0                   23        3.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         
clk_fpga_1  {0.000 20.000}       40.000          25.000          
clk_fpga_2  {0.000 15.000}       29.999          33.334          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.460        0.000                      0                   23        0.252        0.000                      0                   23        3.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 1.920ns (79.685%)  route 0.489ns (20.315%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.730     3.038    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.494 r  design_1_i/bidi_test_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.974    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.648 r  design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.648    design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.876    design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.113    design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.447 r  design_1_i/bidi_test_0/inst/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.447    design_1_i/bidi_test_0/inst/cnt_reg[20]_i_1_n_6
    SLICE_X43Y75         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.549    10.741    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[21]/C
                         clock pessimism              0.230    10.971    
                         clock uncertainty           -0.125    10.846    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.062    10.908    design_1_i/bidi_test_0/inst/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.825ns (78.851%)  route 0.489ns (21.149%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.730     3.038    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.494 r  design_1_i/bidi_test_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.974    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.648 r  design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.648    design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.876    design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.113    design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.352 r  design_1_i/bidi_test_0/inst/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.352    design_1_i/bidi_test_0/inst/cnt_reg[20]_i_1_n_5
    SLICE_X43Y75         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.549    10.741    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[22]/C
                         clock pessimism              0.230    10.971    
                         clock uncertainty           -0.125    10.846    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.062    10.908    design_1_i/bidi_test_0/inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.809ns (78.704%)  route 0.489ns (21.296%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.730     3.038    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.494 r  design_1_i/bidi_test_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.974    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.648 r  design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.648    design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.876    design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.104 r  design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.113    design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.336 r  design_1_i/bidi_test_0/inst/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.336    design_1_i/bidi_test_0/inst/cnt_reg[20]_i_1_n_7
    SLICE_X43Y75         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.549    10.741    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[20]/C
                         clock pessimism              0.230    10.971    
                         clock uncertainty           -0.125    10.846    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.062    10.908    design_1_i/bidi_test_0/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.730     3.038    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.494 r  design_1_i/bidi_test_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.974    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.648 r  design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.648    design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.876    design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.324 r  design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.324    design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1_n_6
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.549    10.741    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[17]/C
                         clock pessimism              0.268    11.009    
                         clock uncertainty           -0.125    10.884    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.062    10.946    design_1_i/bidi_test_0/inst/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -5.324    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.730     3.038    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.494 r  design_1_i/bidi_test_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.974    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.648 r  design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.648    design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.876    design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.303 r  design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.303    design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1_n_4
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.549    10.741    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[19]/C
                         clock pessimism              0.268    11.009    
                         clock uncertainty           -0.125    10.884    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.062    10.946    design_1_i/bidi_test_0/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.730     3.038    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.494 r  design_1_i/bidi_test_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.974    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.648 r  design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.648    design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.876    design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.229 r  design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.229    design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1_n_5
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.549    10.741    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[18]/C
                         clock pessimism              0.268    11.009    
                         clock uncertainty           -0.125    10.884    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.062    10.946    design_1_i/bidi_test_0/inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.730     3.038    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.494 r  design_1_i/bidi_test_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.974    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.648 r  design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.648    design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.876    design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.990 r  design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.990    design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.213 r  design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.213    design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1_n_7
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.549    10.741    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[16]/C
                         clock pessimism              0.268    11.009    
                         clock uncertainty           -0.125    10.884    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.062    10.946    design_1_i/bidi_test_0/inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.730     3.038    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.494 r  design_1_i/bidi_test_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.974    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.648 r  design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.648    design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.876    design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.210 r  design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.210    design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1_n_6
    SLICE_X43Y73         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.551    10.743    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y73         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[13]/C
                         clock pessimism              0.268    11.011    
                         clock uncertainty           -0.125    10.886    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)        0.062    10.948    design_1_i/bidi_test_0/inst/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.730     3.038    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.494 r  design_1_i/bidi_test_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.974    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.648 r  design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.648    design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.876    design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.189 r  design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.189    design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1_n_4
    SLICE_X43Y73         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.551    10.743    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y73         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[15]/C
                         clock pessimism              0.268    11.011    
                         clock uncertainty           -0.125    10.886    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)        0.062    10.948    design_1_i/bidi_test_0/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.730     3.038    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     3.494 r  design_1_i/bidi_test_0/inst/cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     3.974    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[1]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.648 r  design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.648    design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.762    design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.876 r  design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.876    design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.115 r  design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.115    design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1_n_5
    SLICE_X43Y73         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          1.551    10.743    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y73         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[14]/C
                         clock pessimism              0.268    11.011    
                         clock uncertainty           -0.125    10.886    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)        0.062    10.948    design_1_i/bidi_test_0/inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                  5.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.577     0.918    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/bidi_test_0/inst/cnt_reg[19]/Q
                         net (fo=1, routed)           0.108     1.167    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[19]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.275 r  design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.275    design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1_n_4
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.844     1.214    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[19]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.105     1.023    design_1_i/bidi_test_0/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.580     0.921    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y72         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/bidi_test_0/inst/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.170    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[11]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.278 r  design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.278    design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1_n_4
    SLICE_X43Y72         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.847     1.217    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y72         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[11]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.105     1.026    design_1_i/bidi_test_0/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.578     0.919    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y73         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/bidi_test_0/inst/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.168    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[15]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.276 r  design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.276    design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1_n_4
    SLICE_X43Y73         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.845     1.215    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y73         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[15]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.105     1.024    design_1_i/bidi_test_0/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.581     0.922    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/bidi_test_0/inst/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.171    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[3]
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.279 r  design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.279    design_1_i/bidi_test_0/inst/cnt_reg[0]_i_1_n_4
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.849     1.219    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y70         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[3]/C
                         clock pessimism             -0.297     0.922    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.105     1.027    design_1_i/bidi_test_0/inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.580     0.921    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y71         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/bidi_test_0/inst/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.170    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[7]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.278 r  design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.278    design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1_n_4
    SLICE_X43Y71         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.848     1.218    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y71         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[7]/C
                         clock pessimism             -0.297     0.921    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     1.026    design_1_i/bidi_test_0/inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.578     0.919    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y73         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/bidi_test_0/inst/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.165    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[12]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.280 r  design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.280    design_1_i/bidi_test_0/inst/cnt_reg[12]_i_1_n_7
    SLICE_X43Y73         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.845     1.215    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y73         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[12]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.105     1.024    design_1_i/bidi_test_0/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.577     0.918    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/bidi_test_0/inst/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.164    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[16]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.279 r  design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.279    design_1_i/bidi_test_0/inst/cnt_reg[16]_i_1_n_7
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.844     1.214    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y74         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[16]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.105     1.023    design_1_i/bidi_test_0/inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.577     0.918    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/bidi_test_0/inst/cnt_reg[20]/Q
                         net (fo=1, routed)           0.105     1.164    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[20]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.279 r  design_1_i/bidi_test_0/inst/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.279    design_1_i/bidi_test_0/inst/cnt_reg[20]_i_1_n_7
    SLICE_X43Y75         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.844     1.214    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[20]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.105     1.023    design_1_i/bidi_test_0/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.580     0.921    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y71         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/bidi_test_0/inst/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.167    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[4]
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.282 r  design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.282    design_1_i/bidi_test_0/inst/cnt_reg[4]_i_1_n_7
    SLICE_X43Y71         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.848     1.218    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y71         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[4]/C
                         clock pessimism             -0.297     0.921    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.105     1.026    design_1_i/bidi_test_0/inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/bidi_test_0/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/bidi_test_0/inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.580     0.921    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y72         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/bidi_test_0/inst/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.167    design_1_i/bidi_test_0/inst/cnt_reg_n_0_[8]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.282 r  design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.282    design_1_i/bidi_test_0/inst/cnt_reg[8]_i_1_n_7
    SLICE_X43Y72         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25, routed)          0.847     1.217    design_1_i/bidi_test_0/inst/clk
    SLICE_X43Y72         FDRE                                         r  design_1_i/bidi_test_0/inst/cnt_reg[8]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.105     1.026    design_1_i/bidi_test_0/inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y70   design_1_i/bidi_test_0/inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y72   design_1_i/bidi_test_0/inst/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y72   design_1_i/bidi_test_0/inst/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y73   design_1_i/bidi_test_0/inst/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y73   design_1_i/bidi_test_0/inst/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y73   design_1_i/bidi_test_0/inst/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y73   design_1_i/bidi_test_0/inst/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y74   design_1_i/bidi_test_0/inst/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y75   design_1_i/bidi_test_0/inst/cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y70   design_1_i/bidi_test_0/inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y72   design_1_i/bidi_test_0/inst/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y72   design_1_i/bidi_test_0/inst/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y72   design_1_i/bidi_test_0/inst/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y72   design_1_i/bidi_test_0/inst/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73   design_1_i/bidi_test_0/inst/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73   design_1_i/bidi_test_0/inst/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73   design_1_i/bidi_test_0/inst/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73   design_1_i/bidi_test_0/inst/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74   design_1_i/bidi_test_0/inst/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y70   design_1_i/bidi_test_0/inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y70   design_1_i/bidi_test_0/inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y70   design_1_i/bidi_test_0/inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y70   design_1_i/bidi_test_0/inst/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y70   design_1_i/bidi_test_0/inst/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y72   design_1_i/bidi_test_0/inst/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y72   design_1_i/bidi_test_0/inst/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73   design_1_i/bidi_test_0/inst/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73   design_1_i/bidi_test_0/inst/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y73   design_1_i/bidi_test_0/inst/cnt_reg[14]/C



