// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module video_crop_bd_v_tpg_0_0_tpgPatternRainbow (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        x,
        color,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] x;
input  [7:0] color;
output  [9:0] ap_return_0;
output  [9:0] ap_return_1;
output  [9:0] ap_return_2;
output  [9:0] ap_return_3;
output  [9:0] ap_return_4;
output  [9:0] ap_return_5;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] tpgSinTableArray_9bi_address0;
reg    tpgSinTableArray_9bi_ce0;
wire   [8:0] tpgSinTableArray_9bi_q0;
wire   [10:0] tpgSinTableArray_9bi_address1;
reg    tpgSinTableArray_9bi_ce1;
wire   [8:0] tpgSinTableArray_9bi_q1;
wire   [10:0] tpgSinTableArray_9bi_address2;
reg    tpgSinTableArray_9bi_ce2;
wire   [8:0] tpgSinTableArray_9bi_q2;
wire   [10:0] tpgSinTableArray_9bi_address3;
reg    tpgSinTableArray_9bi_ce3;
wire   [8:0] tpgSinTableArray_9bi_q3;
wire   [10:0] tpgSinTableArray_9bi_address4;
reg    tpgSinTableArray_9bi_ce4;
wire   [8:0] tpgSinTableArray_9bi_q4;
wire   [10:0] tpgSinTableArray_9bi_address5;
reg    tpgSinTableArray_9bi_ce5;
wire   [8:0] tpgSinTableArray_9bi_q5;
wire   [0:0] tmp_fu_175_p2;
wire   [0:0] icmp_fu_191_p2;
wire   [0:0] tmp_89_fu_228_p1;
reg   [0:0] tmp_89_reg_1276;
reg   [0:0] tmp_89_reg_1276_pp0_iter1_reg;
wire   [9:0] p_tmp_s_fu_305_p3;
reg   [9:0] p_tmp_s_reg_1297;
wire   [9:0] g_fu_353_p3;
reg   [9:0] g_reg_1304;
wire   [9:0] b_fu_401_p3;
reg   [9:0] b_reg_1309;
wire   [17:0] tmp_206_cast_fu_409_p1;
reg   [17:0] tmp_206_cast_reg_1316;
wire  signed [17:0] tmp_220_cast_fu_1128_p2;
reg  signed [17:0] tmp_220_cast_reg_1322;
wire   [9:0] p_tmp_184_1_fu_453_p3;
reg   [9:0] p_tmp_184_1_reg_1327;
wire   [9:0] g_s_fu_501_p3;
reg   [9:0] g_s_reg_1334;
wire   [9:0] b_1_fu_549_p3;
reg   [9:0] b_1_reg_1339;
wire   [17:0] tmp_206_1_cast_fu_557_p1;
reg   [17:0] tmp_206_1_cast_reg_1346;
wire  signed [17:0] tmp_220_1_cast_fu_1134_p2;
reg  signed [17:0] tmp_220_1_cast_reg_1352;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] tmp_s_fu_201_p1;
wire   [63:0] tmp_50_fu_212_p1;
wire   [63:0] tmp_53_fu_223_p1;
wire   [63:0] tmp_182_1_fu_238_p1;
wire   [63:0] tmp_190_1_fu_249_p1;
wire   [63:0] tmp_198_1_fu_260_p1;
wire   [6:0] tmp_58_fu_181_p4;
wire   [10:0] tmp_70_fu_197_p1;
wire   [10:0] tmp_188_cast_fu_206_p2;
wire   [10:0] tmp_196_cast_fu_217_p2;
wire   [10:0] tmp_180_1_cast_fu_232_p2;
wire   [10:0] tmp_188_1_cast_fu_243_p2;
wire   [10:0] tmp_196_1_cast_fu_254_p2;
wire   [7:0] tmp_72_fu_273_p1;
wire   [10:0] tmp_48_fu_265_p3;
wire   [9:0] tmp_12_fu_277_p3;
wire   [10:0] tmp_49_fu_285_p2;
wire   [0:0] tmp_73_fu_297_p3;
wire   [9:0] tmp_56_cast_fu_291_p2;
wire   [7:0] tmp_74_fu_321_p1;
wire   [10:0] tmp_51_fu_313_p3;
wire   [9:0] tmp_13_fu_325_p3;
wire   [10:0] tmp_52_fu_333_p2;
wire   [0:0] tmp_83_fu_345_p3;
wire   [9:0] tmp_60_cast_fu_339_p2;
wire   [7:0] tmp_84_fu_369_p1;
wire   [10:0] tmp_54_fu_361_p3;
wire   [9:0] tmp_14_fu_373_p3;
wire   [10:0] tmp_55_fu_381_p2;
wire   [0:0] tmp_85_fu_393_p3;
wire   [9:0] tmp_64_cast_fu_387_p2;
wire   [7:0] tmp_90_fu_421_p1;
wire   [10:0] tmp_183_1_fu_413_p3;
wire   [9:0] tmp_35_fu_425_p3;
wire   [10:0] tmp_184_1_fu_433_p2;
wire   [0:0] tmp_91_fu_445_p3;
wire   [9:0] tmp_184_1_cast_fu_439_p2;
wire   [7:0] tmp_92_fu_469_p1;
wire   [10:0] tmp_191_1_fu_461_p3;
wire   [9:0] tmp_36_fu_473_p3;
wire   [10:0] tmp_192_1_fu_481_p2;
wire   [0:0] tmp_93_fu_493_p3;
wire   [9:0] tmp_192_1_cast_fu_487_p2;
wire   [7:0] tmp_94_fu_517_p1;
wire   [10:0] tmp_199_1_fu_509_p3;
wire   [9:0] tmp_37_fu_521_p3;
wire   [10:0] tmp_200_1_fu_529_p2;
wire   [0:0] tmp_95_fu_541_p3;
wire   [9:0] tmp_200_1_cast_fu_535_p2;
wire   [16:0] grp_fu_1140_p3;
wire   [17:0] grp_fu_1149_p3;
wire   [18:0] grp_fu_1157_p3;
wire   [16:0] tmp_63_fu_582_p3;
wire  signed [17:0] grp_fu_1168_p3;
wire   [18:0] tmp_215_cast_fu_589_p1;
wire   [18:0] tmp_217_cast_fu_593_p1;
wire   [18:0] tmp_65_fu_596_p2;
wire   [16:0] tmp_66_fu_612_p3;
wire  signed [17:0] grp_fu_1184_p3;
wire   [18:0] tmp_219_cast_fu_619_p1;
wire   [18:0] tmp17_fu_626_p2;
wire  signed [18:0] tmp29_cast_fu_623_p1;
wire   [18:0] tmp_67_fu_632_p2;
wire   [10:0] tmp_17_fu_573_p4;
wire   [0:0] tmp_86_fu_648_p3;
wire   [0:0] phitmp8_fu_655_p2;
wire   [9:0] tmp_18_fu_667_p4;
wire   [0:0] tmp_68_fu_661_p2;
wire   [9:0] tmp_19_fu_676_p3;
wire   [10:0] tmp_28_fu_602_p4;
wire   [0:0] not_phitmp9_fu_692_p2;
wire   [0:0] tmp_87_fu_706_p2;
wire   [9:0] tmp_21_cast_fu_698_p3;
wire   [9:0] tmp_23_fu_712_p4;
wire   [10:0] tmp_32_fu_638_p4;
wire   [0:0] tmp_88_fu_736_p3;
wire   [9:0] tmp_25_fu_744_p4;
wire   [9:0] tmp_20_fu_684_p3;
wire   [0:0] phitmp5_fu_730_p2;
wire   [0:0] sel_tmp1_fu_768_p2;
wire   [0:0] sel_tmp2_fu_773_p2;
wire   [9:0] tmp_27_fu_762_p3;
wire   [9:0] tmp_24_fu_722_p3;
wire   [9:0] tmp_29_fu_787_p3;
wire   [9:0] tmp_26_fu_754_p3;
wire   [9:0] tmp_31_fu_801_p3;
wire   [9:0] Scalar_val_2_V_writ_fu_807_p3;
wire   [9:0] tmp_30_fu_793_p3;
wire   [9:0] tmp_33_fu_815_p3;
wire   [16:0] grp_fu_1192_p3;
wire   [17:0] grp_fu_1201_p3;
wire   [18:0] grp_fu_1209_p3;
wire   [16:0] tmp_215_1_fu_850_p3;
wire  signed [17:0] grp_fu_1220_p3;
wire   [18:0] tmp_215_1_cast_fu_857_p1;
wire   [18:0] tmp_217_1_cast_fu_861_p1;
wire   [18:0] tmp_218_1_fu_864_p2;
wire   [16:0] tmp_219_1_fu_880_p3;
wire  signed [17:0] grp_fu_1236_p3;
wire   [18:0] tmp_219_1_cast_fu_887_p1;
wire   [18:0] tmp33_fu_894_p2;
wire  signed [18:0] tmp32_cast_fu_891_p1;
wire   [18:0] tmp_224_1_fu_900_p2;
wire   [10:0] tmp_69_fu_841_p4;
wire   [0:0] tmp_96_fu_916_p3;
wire   [0:0] phitmp8_1_fu_923_p2;
wire   [9:0] tmp_38_fu_935_p4;
wire   [0:0] tmp_226_1_fu_929_p2;
wire   [9:0] tmp_39_fu_944_p3;
wire   [10:0] tmp_71_fu_870_p4;
wire   [0:0] not_phitmp9_1_fu_960_p2;
wire   [0:0] tmp_97_fu_974_p2;
wire   [9:0] tmp_41_cast_fu_966_p3;
wire   [9:0] tmp_43_fu_980_p4;
wire   [10:0] tmp_75_fu_906_p4;
wire   [0:0] tmp_98_fu_1004_p3;
wire   [9:0] tmp_45_fu_1012_p4;
wire   [9:0] tmp_40_fu_952_p3;
wire   [0:0] phitmp5_1_fu_998_p2;
wire   [0:0] sel_tmp_fu_1036_p2;
wire   [9:0] tmp_76_fu_1030_p3;
wire   [9:0] tmp_44_fu_990_p3;
wire   [9:0] tmp_77_fu_1050_p3;
wire   [9:0] tmp_47_fu_1022_p3;
wire   [9:0] tmp_79_fu_1064_p3;
wire   [9:0] tmp_78_fu_1056_p3;
wire   [9:0] Scalar_val_5_V_writ_fu_1070_p3;
wire   [9:0] tmp_80_fu_1078_p3;
wire   [9:0] Scalar_val_0_V_writ_fu_779_p3;
wire   [9:0] Scalar_val_1_V_writ_fu_822_p3;
wire   [9:0] Scalar_val_3_V_writ_fu_1042_p3;
wire   [9:0] Scalar_val_4_V_writ_fu_1085_p3;
wire  signed [7:0] tmp_220_cast_fu_1128_p0;
wire   [9:0] tmp_220_cast_fu_1128_p1;
wire  signed [7:0] tmp_220_1_cast_fu_1134_p0;
wire   [9:0] tmp_220_1_cast_fu_1134_p1;
wire   [7:0] grp_fu_1140_p0;
wire   [9:0] grp_fu_1140_p1;
wire   [16:0] tmp_204_cast_cast1_fu_561_p1;
wire   [15:0] grp_fu_1140_p2;
wire   [8:0] grp_fu_1149_p0;
wire   [9:0] grp_fu_1149_p1;
wire   [16:0] grp_fu_1149_p2;
wire   [5:0] grp_fu_1157_p0;
wire   [9:0] grp_fu_1157_p1;
wire   [15:0] tmp_208_cast_cast_ca_fu_564_p1;
wire   [17:0] grp_fu_1157_p2;
wire  signed [6:0] grp_fu_1168_p0;
wire   [9:0] grp_fu_1168_p1;
wire  signed [17:0] grp_fu_1176_p3;
wire  signed [7:0] grp_fu_1176_p0;
wire   [9:0] grp_fu_1176_p1;
wire  signed [5:0] grp_fu_1184_p0;
wire   [9:0] grp_fu_1184_p1;
wire   [7:0] grp_fu_1192_p0;
wire   [9:0] grp_fu_1192_p1;
wire   [16:0] tmp_204_1_cast5_cast_fu_829_p1;
wire   [15:0] grp_fu_1192_p2;
wire   [8:0] grp_fu_1201_p0;
wire   [9:0] grp_fu_1201_p1;
wire   [16:0] grp_fu_1201_p2;
wire   [5:0] grp_fu_1209_p0;
wire   [9:0] grp_fu_1209_p1;
wire   [15:0] tmp_208_1_cast_cast_s_fu_832_p1;
wire   [17:0] grp_fu_1209_p2;
wire  signed [6:0] grp_fu_1220_p0;
wire   [9:0] grp_fu_1220_p1;
wire  signed [17:0] grp_fu_1228_p3;
wire  signed [7:0] grp_fu_1228_p0;
wire   [9:0] grp_fu_1228_p1;
wire  signed [5:0] grp_fu_1236_p0;
wire   [9:0] grp_fu_1236_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [17:0] grp_fu_1149_p20;
wire   [18:0] grp_fu_1157_p20;
wire   [17:0] grp_fu_1201_p20;
wire   [18:0] grp_fu_1209_p20;
wire   [17:0] tmp_220_1_cast_fu_1134_p10;
wire   [17:0] tmp_220_cast_fu_1128_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

video_crop_bd_v_tpg_0_0_tpgPatternRainbow_tpgSinTableArray_9bi #(
    .DataWidth( 9 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_9bi_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bi_address0),
    .ce0(tpgSinTableArray_9bi_ce0),
    .q0(tpgSinTableArray_9bi_q0),
    .address1(tpgSinTableArray_9bi_address1),
    .ce1(tpgSinTableArray_9bi_ce1),
    .q1(tpgSinTableArray_9bi_q1),
    .address2(tpgSinTableArray_9bi_address2),
    .ce2(tpgSinTableArray_9bi_ce2),
    .q2(tpgSinTableArray_9bi_q2),
    .address3(tpgSinTableArray_9bi_address3),
    .ce3(tpgSinTableArray_9bi_ce3),
    .q3(tpgSinTableArray_9bi_q3),
    .address4(tpgSinTableArray_9bi_address4),
    .ce4(tpgSinTableArray_9bi_ce4),
    .q4(tpgSinTableArray_9bi_q4),
    .address5(tpgSinTableArray_9bi_address5),
    .ce5(tpgSinTableArray_9bi_ce5),
    .q5(tpgSinTableArray_9bi_q5)
);

video_crop_bd_v_tpg_0_0_v_tpg_mul_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
v_tpg_mul_mul_8s_10ns_18_1_1_U38(
    .din0(tmp_220_cast_fu_1128_p0),
    .din1(tmp_220_cast_fu_1128_p1),
    .dout(tmp_220_cast_fu_1128_p2)
);

video_crop_bd_v_tpg_0_0_v_tpg_mul_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
v_tpg_mul_mul_8s_10ns_18_1_1_U39(
    .din0(tmp_220_1_cast_fu_1134_p0),
    .din1(tmp_220_1_cast_fu_1134_p1),
    .dout(tmp_220_1_cast_fu_1134_p2)
);

video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_10ns_16ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
v_tpg_mac_muladd_8ns_10ns_16ns_17_1_1_U40(
    .din0(grp_fu_1140_p0),
    .din1(grp_fu_1140_p1),
    .din2(grp_fu_1140_p2),
    .dout(grp_fu_1140_p3)
);

video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_10ns_17ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
v_tpg_mac_muladd_9ns_10ns_17ns_18_1_1_U41(
    .din0(grp_fu_1149_p0),
    .din1(grp_fu_1149_p1),
    .din2(grp_fu_1149_p2),
    .dout(grp_fu_1149_p3)
);

video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_10ns_18ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
v_tpg_mac_muladd_6ns_10ns_18ns_19_1_1_U42(
    .din0(grp_fu_1157_p0),
    .din1(grp_fu_1157_p1),
    .din2(grp_fu_1157_p2),
    .dout(grp_fu_1157_p3)
);

video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_10ns_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
v_tpg_mac_muladd_7s_10ns_18s_18_1_1_U43(
    .din0(grp_fu_1168_p0),
    .din1(grp_fu_1168_p1),
    .din2(grp_fu_1176_p3),
    .dout(grp_fu_1168_p3)
);

video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_10ns_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
v_tpg_mac_muladd_8s_10ns_18s_18_1_1_U44(
    .din0(grp_fu_1176_p0),
    .din1(grp_fu_1176_p1),
    .din2(18'd131200),
    .dout(grp_fu_1176_p3)
);

video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_10ns_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
v_tpg_mac_muladd_6s_10ns_18s_18_1_1_U45(
    .din0(grp_fu_1184_p0),
    .din1(grp_fu_1184_p1),
    .din2(tmp_220_cast_reg_1322),
    .dout(grp_fu_1184_p3)
);

video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8ns_10ns_16ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
v_tpg_mac_muladd_8ns_10ns_16ns_17_1_1_U46(
    .din0(grp_fu_1192_p0),
    .din1(grp_fu_1192_p1),
    .din2(grp_fu_1192_p2),
    .dout(grp_fu_1192_p3)
);

video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_9ns_10ns_17ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
v_tpg_mac_muladd_9ns_10ns_17ns_18_1_1_U47(
    .din0(grp_fu_1201_p0),
    .din1(grp_fu_1201_p1),
    .din2(grp_fu_1201_p2),
    .dout(grp_fu_1201_p3)
);

video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6ns_10ns_18ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
v_tpg_mac_muladd_6ns_10ns_18ns_19_1_1_U48(
    .din0(grp_fu_1209_p0),
    .din1(grp_fu_1209_p1),
    .din2(grp_fu_1209_p2),
    .dout(grp_fu_1209_p3)
);

video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_7s_10ns_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
v_tpg_mac_muladd_7s_10ns_18s_18_1_1_U49(
    .din0(grp_fu_1220_p0),
    .din1(grp_fu_1220_p1),
    .din2(grp_fu_1228_p3),
    .dout(grp_fu_1220_p3)
);

video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_8s_10ns_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
v_tpg_mac_muladd_8s_10ns_18s_18_1_1_U50(
    .din0(grp_fu_1228_p0),
    .din1(grp_fu_1228_p1),
    .din2(18'd131200),
    .dout(grp_fu_1228_p3)
);

video_crop_bd_v_tpg_0_0_v_tpg_mac_muladd_6s_10ns_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
v_tpg_mac_muladd_6s_10ns_18s_18_1_1_U51(
    .din0(grp_fu_1236_p0),
    .din1(grp_fu_1236_p1),
    .din2(tmp_220_1_cast_reg_1352),
    .dout(grp_fu_1236_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_1_reg_1339 <= b_1_fu_549_p3;
        b_reg_1309 <= b_fu_401_p3;
        g_reg_1304 <= g_fu_353_p3;
        g_s_reg_1334 <= g_s_fu_501_p3;
        p_tmp_184_1_reg_1327 <= p_tmp_184_1_fu_453_p3;
        p_tmp_s_reg_1297 <= p_tmp_s_fu_305_p3;
        tmp_206_1_cast_reg_1346[9 : 0] <= tmp_206_1_cast_fu_557_p1[9 : 0];
        tmp_206_cast_reg_1316[9 : 0] <= tmp_206_cast_fu_409_p1[9 : 0];
        tmp_220_1_cast_reg_1352 <= tmp_220_1_cast_fu_1134_p2;
        tmp_220_cast_reg_1322 <= tmp_220_cast_fu_1128_p2;
        tmp_89_reg_1276 <= tmp_89_fu_228_p1;
        tmp_89_reg_1276_pp0_iter1_reg <= tmp_89_reg_1276;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bi_ce0 = 1'b1;
    end else begin
        tpgSinTableArray_9bi_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bi_ce1 = 1'b1;
    end else begin
        tpgSinTableArray_9bi_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bi_ce2 = 1'b1;
    end else begin
        tpgSinTableArray_9bi_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bi_ce3 = 1'b1;
    end else begin
        tpgSinTableArray_9bi_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bi_ce4 = 1'b1;
    end else begin
        tpgSinTableArray_9bi_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tpgSinTableArray_9bi_ce5 = 1'b1;
    end else begin
        tpgSinTableArray_9bi_ce5 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Scalar_val_0_V_writ_fu_779_p3 = ((sel_tmp2_fu_773_p2[0:0] === 1'b1) ? tmp_20_fu_684_p3 : tmp_27_fu_762_p3);

assign Scalar_val_1_V_writ_fu_822_p3 = ((icmp_fu_191_p2[0:0] === 1'b1) ? tmp_30_fu_793_p3 : tmp_33_fu_815_p3);

assign Scalar_val_2_V_writ_fu_807_p3 = ((sel_tmp2_fu_773_p2[0:0] === 1'b1) ? 10'd0 : tmp_31_fu_801_p3);

assign Scalar_val_3_V_writ_fu_1042_p3 = ((sel_tmp_fu_1036_p2[0:0] === 1'b1) ? tmp_40_fu_952_p3 : tmp_76_fu_1030_p3);

assign Scalar_val_4_V_writ_fu_1085_p3 = ((icmp_fu_191_p2[0:0] === 1'b1) ? tmp_78_fu_1056_p3 : tmp_80_fu_1078_p3);

assign Scalar_val_5_V_writ_fu_1070_p3 = ((sel_tmp_fu_1036_p2[0:0] === 1'b1) ? 10'd0 : tmp_79_fu_1064_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = Scalar_val_0_V_writ_fu_779_p3;

assign ap_return_1 = Scalar_val_1_V_writ_fu_822_p3;

assign ap_return_2 = Scalar_val_2_V_writ_fu_807_p3;

assign ap_return_3 = Scalar_val_3_V_writ_fu_1042_p3;

assign ap_return_4 = Scalar_val_4_V_writ_fu_1085_p3;

assign ap_return_5 = Scalar_val_5_V_writ_fu_1070_p3;

assign b_1_fu_549_p3 = ((tmp_95_fu_541_p3[0:0] === 1'b1) ? 10'd1023 : tmp_200_1_cast_fu_535_p2);

assign b_fu_401_p3 = ((tmp_85_fu_393_p3[0:0] === 1'b1) ? 10'd1023 : tmp_64_cast_fu_387_p2);

assign g_fu_353_p3 = ((tmp_83_fu_345_p3[0:0] === 1'b1) ? 10'd1023 : tmp_60_cast_fu_339_p2);

assign g_s_fu_501_p3 = ((tmp_93_fu_493_p3[0:0] === 1'b1) ? 10'd1023 : tmp_192_1_cast_fu_487_p2);

assign grp_fu_1140_p0 = 17'd77;

assign grp_fu_1140_p1 = tmp_204_cast_cast1_fu_561_p1;

assign grp_fu_1140_p2 = 17'd16512;

assign grp_fu_1149_p0 = 18'd150;

assign grp_fu_1149_p1 = tmp_206_cast_reg_1316;

assign grp_fu_1149_p2 = grp_fu_1149_p20;

assign grp_fu_1149_p20 = grp_fu_1140_p3;

assign grp_fu_1157_p0 = 16'd29;

assign grp_fu_1157_p1 = tmp_208_cast_cast_ca_fu_564_p1;

assign grp_fu_1157_p2 = grp_fu_1157_p20;

assign grp_fu_1157_p20 = grp_fu_1149_p3;

assign grp_fu_1168_p0 = 17'd131029;

assign grp_fu_1168_p1 = tmp_204_cast_cast1_fu_561_p1;

assign grp_fu_1176_p0 = 18'd262059;

assign grp_fu_1176_p1 = tmp_206_cast_reg_1316;

assign grp_fu_1184_p0 = 16'd65515;

assign grp_fu_1184_p1 = tmp_208_cast_cast_ca_fu_564_p1;

assign grp_fu_1192_p0 = 17'd77;

assign grp_fu_1192_p1 = tmp_204_1_cast5_cast_fu_829_p1;

assign grp_fu_1192_p2 = 17'd16512;

assign grp_fu_1201_p0 = 18'd150;

assign grp_fu_1201_p1 = tmp_206_1_cast_reg_1346;

assign grp_fu_1201_p2 = grp_fu_1201_p20;

assign grp_fu_1201_p20 = grp_fu_1192_p3;

assign grp_fu_1209_p0 = 16'd29;

assign grp_fu_1209_p1 = tmp_208_1_cast_cast_s_fu_832_p1;

assign grp_fu_1209_p2 = grp_fu_1209_p20;

assign grp_fu_1209_p20 = grp_fu_1201_p3;

assign grp_fu_1220_p0 = 17'd131029;

assign grp_fu_1220_p1 = tmp_204_1_cast5_cast_fu_829_p1;

assign grp_fu_1228_p0 = 18'd262059;

assign grp_fu_1228_p1 = tmp_206_1_cast_reg_1346;

assign grp_fu_1236_p0 = 16'd65515;

assign grp_fu_1236_p1 = tmp_208_1_cast_cast_s_fu_832_p1;

assign icmp_fu_191_p2 = ((tmp_58_fu_181_p4 == 7'd0) ? 1'b1 : 1'b0);

assign not_phitmp9_1_fu_960_p2 = ((tmp_71_fu_870_p4 != 11'd0) ? 1'b1 : 1'b0);

assign not_phitmp9_fu_692_p2 = ((tmp_28_fu_602_p4 != 11'd0) ? 1'b1 : 1'b0);

assign p_tmp_184_1_fu_453_p3 = ((tmp_91_fu_445_p3[0:0] === 1'b1) ? 10'd1023 : tmp_184_1_cast_fu_439_p2);

assign p_tmp_s_fu_305_p3 = ((tmp_73_fu_297_p3[0:0] === 1'b1) ? 10'd1023 : tmp_56_cast_fu_291_p2);

assign phitmp5_1_fu_998_p2 = ((tmp_75_fu_906_p4 == 11'd0) ? 1'b1 : 1'b0);

assign phitmp5_fu_730_p2 = ((tmp_32_fu_638_p4 == 11'd0) ? 1'b1 : 1'b0);

assign phitmp8_1_fu_923_p2 = ((tmp_69_fu_841_p4 != 11'd0) ? 1'b1 : 1'b0);

assign phitmp8_fu_655_p2 = ((tmp_17_fu_573_p4 != 11'd0) ? 1'b1 : 1'b0);

assign sel_tmp1_fu_768_p2 = (tmp_fu_175_p2 ^ 1'd1);

assign sel_tmp2_fu_773_p2 = (sel_tmp1_fu_768_p2 & phitmp5_fu_730_p2);

assign sel_tmp_fu_1036_p2 = (sel_tmp1_fu_768_p2 & phitmp5_1_fu_998_p2);

assign tmp17_fu_626_p2 = (19'd131200 + tmp_219_cast_fu_619_p1);

assign tmp29_cast_fu_623_p1 = grp_fu_1184_p3;

assign tmp32_cast_fu_891_p1 = grp_fu_1236_p3;

assign tmp33_fu_894_p2 = (19'd131200 + tmp_219_1_cast_fu_887_p1);

assign tmp_12_fu_277_p3 = {{tmp_72_fu_273_p1}, {2'd0}};

assign tmp_13_fu_325_p3 = {{tmp_74_fu_321_p1}, {2'd0}};

assign tmp_14_fu_373_p3 = {{tmp_84_fu_369_p1}, {2'd0}};

assign tmp_17_fu_573_p4 = {{grp_fu_1157_p3[18:8]}};

assign tmp_180_1_cast_fu_232_p2 = (11'd1 + tmp_70_fu_197_p1);

assign tmp_182_1_fu_238_p1 = tmp_180_1_cast_fu_232_p2;

assign tmp_183_1_fu_413_p3 = {{tpgSinTableArray_9bi_q3}, {2'd0}};

assign tmp_184_1_cast_fu_439_p2 = (tmp_35_fu_425_p3 ^ 10'd512);

assign tmp_184_1_fu_433_p2 = (11'd512 + tmp_183_1_fu_413_p3);

assign tmp_188_1_cast_fu_243_p2 = (11'd683 + tmp_70_fu_197_p1);

assign tmp_188_cast_fu_206_p2 = (11'd682 + tmp_70_fu_197_p1);

assign tmp_18_fu_667_p4 = {{grp_fu_1157_p3[17:8]}};

assign tmp_190_1_fu_249_p1 = tmp_188_1_cast_fu_243_p2;

assign tmp_191_1_fu_461_p3 = {{tpgSinTableArray_9bi_q4}, {2'd0}};

assign tmp_192_1_cast_fu_487_p2 = (tmp_36_fu_473_p3 ^ 10'd512);

assign tmp_192_1_fu_481_p2 = (11'd512 + tmp_191_1_fu_461_p3);

assign tmp_196_1_cast_fu_254_p2 = ($signed(11'd1365) + $signed(tmp_70_fu_197_p1));

assign tmp_196_cast_fu_217_p2 = ($signed(11'd1364) + $signed(tmp_70_fu_197_p1));

assign tmp_198_1_fu_260_p1 = tmp_196_1_cast_fu_254_p2;

assign tmp_199_1_fu_509_p3 = {{tpgSinTableArray_9bi_q5}, {2'd0}};

assign tmp_19_fu_676_p3 = ((tmp_86_fu_648_p3[0:0] === 1'b1) ? 10'd1023 : tmp_18_fu_667_p4);

assign tmp_200_1_cast_fu_535_p2 = (tmp_37_fu_521_p3 ^ 10'd512);

assign tmp_200_1_fu_529_p2 = (11'd512 + tmp_199_1_fu_509_p3);

assign tmp_204_1_cast5_cast_fu_829_p1 = p_tmp_184_1_reg_1327;

assign tmp_204_cast_cast1_fu_561_p1 = p_tmp_s_reg_1297;

assign tmp_206_1_cast_fu_557_p1 = g_s_fu_501_p3;

assign tmp_206_cast_fu_409_p1 = g_fu_353_p3;

assign tmp_208_1_cast_cast_s_fu_832_p1 = b_1_reg_1339;

assign tmp_208_cast_cast_ca_fu_564_p1 = b_reg_1309;

assign tmp_20_fu_684_p3 = ((tmp_68_fu_661_p2[0:0] === 1'b1) ? tmp_19_fu_676_p3 : 10'd0);

assign tmp_215_1_cast_fu_857_p1 = tmp_215_1_fu_850_p3;

assign tmp_215_1_fu_850_p3 = {{b_1_reg_1339}, {7'd0}};

assign tmp_215_cast_fu_589_p1 = tmp_63_fu_582_p3;

assign tmp_217_1_cast_fu_861_p1 = $unsigned(grp_fu_1220_p3);

assign tmp_217_cast_fu_593_p1 = $unsigned(grp_fu_1168_p3);

assign tmp_218_1_fu_864_p2 = (tmp_215_1_cast_fu_857_p1 + tmp_217_1_cast_fu_861_p1);

assign tmp_219_1_cast_fu_887_p1 = tmp_219_1_fu_880_p3;

assign tmp_219_1_fu_880_p3 = {{p_tmp_184_1_reg_1327}, {7'd0}};

assign tmp_219_cast_fu_619_p1 = tmp_66_fu_612_p3;

assign tmp_21_cast_fu_698_p3 = ((not_phitmp9_fu_692_p2[0:0] === 1'b1) ? 10'd1023 : 10'd0);

assign tmp_220_1_cast_fu_1134_p0 = 18'd262037;

assign tmp_220_1_cast_fu_1134_p1 = tmp_220_1_cast_fu_1134_p10;

assign tmp_220_1_cast_fu_1134_p10 = g_s_fu_501_p3;

assign tmp_220_cast_fu_1128_p0 = 18'd262037;

assign tmp_220_cast_fu_1128_p1 = tmp_220_cast_fu_1128_p10;

assign tmp_220_cast_fu_1128_p10 = g_fu_353_p3;

assign tmp_224_1_fu_900_p2 = ($signed(tmp33_fu_894_p2) + $signed(tmp32_cast_fu_891_p1));

assign tmp_226_1_fu_929_p2 = (tmp_96_fu_916_p3 | phitmp8_1_fu_923_p2);

assign tmp_23_fu_712_p4 = {{tmp_65_fu_596_p2[17:8]}};

assign tmp_24_fu_722_p3 = ((tmp_87_fu_706_p2[0:0] === 1'b1) ? tmp_21_cast_fu_698_p3 : tmp_23_fu_712_p4);

assign tmp_25_fu_744_p4 = {{tmp_67_fu_632_p2[17:8]}};

assign tmp_26_fu_754_p3 = ((tmp_88_fu_736_p3[0:0] === 1'b1) ? 10'd1023 : tmp_25_fu_744_p4);

assign tmp_27_fu_762_p3 = ((tmp_fu_175_p2[0:0] === 1'b1) ? p_tmp_s_reg_1297 : tmp_20_fu_684_p3);

assign tmp_28_fu_602_p4 = {{tmp_65_fu_596_p2[18:8]}};

assign tmp_29_fu_787_p3 = ((tmp_fu_175_p2[0:0] === 1'b1) ? g_reg_1304 : tmp_24_fu_722_p3);

assign tmp_30_fu_793_p3 = ((sel_tmp2_fu_773_p2[0:0] === 1'b1) ? tmp_24_fu_722_p3 : tmp_29_fu_787_p3);

assign tmp_31_fu_801_p3 = ((tmp_fu_175_p2[0:0] === 1'b1) ? b_reg_1309 : tmp_26_fu_754_p3);

assign tmp_32_fu_638_p4 = {{tmp_67_fu_632_p2[18:8]}};

assign tmp_33_fu_815_p3 = ((tmp_89_reg_1276_pp0_iter1_reg[0:0] === 1'b1) ? Scalar_val_2_V_writ_fu_807_p3 : tmp_30_fu_793_p3);

assign tmp_35_fu_425_p3 = {{tmp_90_fu_421_p1}, {2'd0}};

assign tmp_36_fu_473_p3 = {{tmp_92_fu_469_p1}, {2'd0}};

assign tmp_37_fu_521_p3 = {{tmp_94_fu_517_p1}, {2'd0}};

assign tmp_38_fu_935_p4 = {{grp_fu_1209_p3[17:8]}};

assign tmp_39_fu_944_p3 = ((tmp_96_fu_916_p3[0:0] === 1'b1) ? 10'd1023 : tmp_38_fu_935_p4);

assign tmp_40_fu_952_p3 = ((tmp_226_1_fu_929_p2[0:0] === 1'b1) ? tmp_39_fu_944_p3 : 10'd0);

assign tmp_41_cast_fu_966_p3 = ((not_phitmp9_1_fu_960_p2[0:0] === 1'b1) ? 10'd1023 : 10'd0);

assign tmp_43_fu_980_p4 = {{tmp_218_1_fu_864_p2[17:8]}};

assign tmp_44_fu_990_p3 = ((tmp_97_fu_974_p2[0:0] === 1'b1) ? tmp_41_cast_fu_966_p3 : tmp_43_fu_980_p4);

assign tmp_45_fu_1012_p4 = {{tmp_224_1_fu_900_p2[17:8]}};

assign tmp_47_fu_1022_p3 = ((tmp_98_fu_1004_p3[0:0] === 1'b1) ? 10'd1023 : tmp_45_fu_1012_p4);

assign tmp_48_fu_265_p3 = {{tpgSinTableArray_9bi_q0}, {2'd0}};

assign tmp_49_fu_285_p2 = (11'd512 + tmp_48_fu_265_p3);

assign tmp_50_fu_212_p1 = tmp_188_cast_fu_206_p2;

assign tmp_51_fu_313_p3 = {{tpgSinTableArray_9bi_q1}, {2'd0}};

assign tmp_52_fu_333_p2 = (11'd512 + tmp_51_fu_313_p3);

assign tmp_53_fu_223_p1 = tmp_196_cast_fu_217_p2;

assign tmp_54_fu_361_p3 = {{tpgSinTableArray_9bi_q2}, {2'd0}};

assign tmp_55_fu_381_p2 = (11'd512 + tmp_54_fu_361_p3);

assign tmp_56_cast_fu_291_p2 = (tmp_12_fu_277_p3 ^ 10'd512);

assign tmp_58_fu_181_p4 = {{color[7:1]}};

assign tmp_60_cast_fu_339_p2 = (tmp_13_fu_325_p3 ^ 10'd512);

assign tmp_63_fu_582_p3 = {{b_reg_1309}, {7'd0}};

assign tmp_64_cast_fu_387_p2 = (tmp_14_fu_373_p3 ^ 10'd512);

assign tmp_65_fu_596_p2 = (tmp_215_cast_fu_589_p1 + tmp_217_cast_fu_593_p1);

assign tmp_66_fu_612_p3 = {{p_tmp_s_reg_1297}, {7'd0}};

assign tmp_67_fu_632_p2 = ($signed(tmp17_fu_626_p2) + $signed(tmp29_cast_fu_623_p1));

assign tmp_68_fu_661_p2 = (tmp_86_fu_648_p3 | phitmp8_fu_655_p2);

assign tmp_69_fu_841_p4 = {{grp_fu_1209_p3[18:8]}};

assign tmp_70_fu_197_p1 = x[10:0];

assign tmp_71_fu_870_p4 = {{tmp_218_1_fu_864_p2[18:8]}};

assign tmp_72_fu_273_p1 = tpgSinTableArray_9bi_q0[7:0];

assign tmp_73_fu_297_p3 = tmp_49_fu_285_p2[32'd10];

assign tmp_74_fu_321_p1 = tpgSinTableArray_9bi_q1[7:0];

assign tmp_75_fu_906_p4 = {{tmp_224_1_fu_900_p2[18:8]}};

assign tmp_76_fu_1030_p3 = ((tmp_fu_175_p2[0:0] === 1'b1) ? p_tmp_184_1_reg_1327 : tmp_40_fu_952_p3);

assign tmp_77_fu_1050_p3 = ((tmp_fu_175_p2[0:0] === 1'b1) ? g_s_reg_1334 : tmp_44_fu_990_p3);

assign tmp_78_fu_1056_p3 = ((sel_tmp_fu_1036_p2[0:0] === 1'b1) ? tmp_44_fu_990_p3 : tmp_77_fu_1050_p3);

assign tmp_79_fu_1064_p3 = ((tmp_fu_175_p2[0:0] === 1'b1) ? b_1_reg_1339 : tmp_47_fu_1022_p3);

assign tmp_80_fu_1078_p3 = ((tmp_89_reg_1276_pp0_iter1_reg[0:0] === 1'b1) ? tmp_78_fu_1056_p3 : Scalar_val_5_V_writ_fu_1070_p3);

assign tmp_83_fu_345_p3 = tmp_52_fu_333_p2[32'd10];

assign tmp_84_fu_369_p1 = tpgSinTableArray_9bi_q2[7:0];

assign tmp_85_fu_393_p3 = tmp_55_fu_381_p2[32'd10];

assign tmp_86_fu_648_p3 = grp_fu_1157_p3[32'd18];

assign tmp_87_fu_706_p2 = (($signed(tmp_28_fu_602_p4) < $signed(11'd1)) ? 1'b1 : 1'b0);

assign tmp_88_fu_736_p3 = tmp_67_fu_632_p2[32'd18];

assign tmp_89_fu_228_p1 = x[0:0];

assign tmp_90_fu_421_p1 = tpgSinTableArray_9bi_q3[7:0];

assign tmp_91_fu_445_p3 = tmp_184_1_fu_433_p2[32'd10];

assign tmp_92_fu_469_p1 = tpgSinTableArray_9bi_q4[7:0];

assign tmp_93_fu_493_p3 = tmp_192_1_fu_481_p2[32'd10];

assign tmp_94_fu_517_p1 = tpgSinTableArray_9bi_q5[7:0];

assign tmp_95_fu_541_p3 = tmp_200_1_fu_529_p2[32'd10];

assign tmp_96_fu_916_p3 = grp_fu_1209_p3[32'd18];

assign tmp_97_fu_974_p2 = (($signed(tmp_71_fu_870_p4) < $signed(11'd1)) ? 1'b1 : 1'b0);

assign tmp_98_fu_1004_p3 = tmp_224_1_fu_900_p2[32'd18];

assign tmp_fu_175_p2 = ((color == 8'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_201_p1 = tmp_70_fu_197_p1;

assign tpgSinTableArray_9bi_address0 = tmp_s_fu_201_p1;

assign tpgSinTableArray_9bi_address1 = tmp_50_fu_212_p1;

assign tpgSinTableArray_9bi_address2 = tmp_53_fu_223_p1;

assign tpgSinTableArray_9bi_address3 = tmp_182_1_fu_238_p1;

assign tpgSinTableArray_9bi_address4 = tmp_190_1_fu_249_p1;

assign tpgSinTableArray_9bi_address5 = tmp_198_1_fu_260_p1;

always @ (posedge ap_clk) begin
    tmp_206_cast_reg_1316[17:10] <= 8'b00000000;
    tmp_206_1_cast_reg_1346[17:10] <= 8'b00000000;
end

endmodule //video_crop_bd_v_tpg_0_0_tpgPatternRainbow
