{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465228909377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465228909377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 12:01:49 2016 " "Processing started: Mon Jun 06 12:01:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465228909377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228909377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228909377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1465228910314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myjtag.v 1 1 " "Found 1 design units, including 1 entities, in source file myjtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 myjtag " "Found entity 1: myjtag" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/myjtag.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919429 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sqrt.v(289) " "Verilog HDL information at sqrt.v(289): always construct contains both blocking and non-blocking assignments" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 289 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1465228919429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancecalc.v 1 1 " "Found 1 design units, including 1 entities, in source file distancecalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcPointsDistance3 " "Found entity 1: dCalcPointsDistance3" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/DistanceCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dCollideSpheres.v(499) " "Verilog HDL information at dCollideSpheres.v(499): always construct contains both blocking and non-blocking assignments" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1465228919444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK dCollideSpheres.v(4) " "Verilog HDL Declaration information at dCollideSpheres.v(4): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1465228919444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcollidespheres.v 1 1 " "Found 1 design units, including 1 entities, in source file dcollidespheres.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCollideSpheres " "Found entity 1: dCollideSpheres" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcalcvectorlength3.v 1 1 " "Found 1 design units, including 1 entities, in source file dcalcvectorlength3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcVectorLength3 " "Found entity 1: dCalcVectorLength3" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug " "Found entity 1: jtag_debug" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx " "Found entity 1: jtag_rxtx" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_rxtx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx_rdy.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx_rdy.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx_rdy " "Found entity 1: jtag_rxtx_rdy" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_rxtx_rdy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228919460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk0 dCollideSpheres.v(748) " "Verilog HDL Implicit Net warning at dCollideSpheres.v(748): created implicit net for \"clk0\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 748 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 dCollideSpheres.v(749) " "Verilog HDL Implicit Net warning at dCollideSpheres.v(749): created implicit net for \"clk1\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 749 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_FINAL dCollideSpheres.v(750) " "Verilog HDL Implicit Net warning at dCollideSpheres.v(750): created implicit net for \"CLK_FINAL\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 750 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_debug.v(20) " "Verilog HDL Implicit Net warning at jtag_debug.v(20): created implicit net for \"e1dr\"" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_debug.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx.v(22) " "Verilog HDL Implicit Net warning at jtag_rxtx.v(22): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_rxtx.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx_rdy.v(23) " "Verilog HDL Implicit Net warning at jtag_rxtx_rdy.v(23): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_rxtx_rdy.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919460 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpga_dcollidespheres.v(123) " "Verilog HDL information at fpga_dcollidespheres.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1465228919585 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_dcollidespheres.v 1 1 " "Using design file fpga_dcollidespheres.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_dCollideSpheres " "Found entity 1: fpga_dCollideSpheres" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228919585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1465228919585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_dCollideSpheres " "Elaborating entity \"fpga_dCollideSpheres\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1465228919585 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter fpga_dcollidespheres.v(53) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(53): object \"counter\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465228919600 "|fpga_dCollideSpheres"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset fpga_dcollidespheres.v(54) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(54): object \"reset\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465228919600 "|fpga_dCollideSpheres"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag fpga_dcollidespheres.v(123) " "Verilog HDL Always Construct warning at fpga_dcollidespheres.v(123): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228919600 "|fpga_dCollideSpheres"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_rxtx jtag_rxtx:jtag0 " "Elaborating entity \"jtag_rxtx\" for hierarchy \"jtag_rxtx:jtag0\"" {  } { { "fpga_dcollidespheres.v" "jtag0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_rxtx.v(56) " "Verilog HDL assignment warning at jtag_rxtx.v(56): truncated value with size 32 to match size of target (9)" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_rxtx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228919616 "|fpga_dCollideSpheres|jtag_rxtx:jtag0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_rxtx.v(66) " "Verilog HDL Case Statement information at jtag_rxtx.v(66): all case item expressions in this case statement are onehot" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_rxtx.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1465228919616 "|fpga_dCollideSpheres|jtag_rxtx:jtag0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myjtag jtag_rxtx:jtag0\|myjtag:myjtag_inst " "Elaborating entity \"myjtag\" for hierarchy \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\"" {  } { { "jtag_rxtx.v" "myjtag_inst" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_rxtx.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "sld_virtual_jtag_component" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/myjtag.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/myjtag.v" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228919679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228919679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228919679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228919679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228919679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228919679 ""}  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/myjtag.v" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1465228919679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919694 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228919725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228920157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jtag_rxtx:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228920219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_rxtx_rdy jtag_rxtx_rdy:jtag7 " "Elaborating entity \"jtag_rxtx_rdy\" for hierarchy \"jtag_rxtx_rdy:jtag7\"" {  } { { "fpga_dcollidespheres.v" "jtag7" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228920298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_rxtx_rdy.v(62) " "Verilog HDL assignment warning at jtag_rxtx_rdy.v(62): truncated value with size 32 to match size of target (9)" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_rxtx_rdy.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920298 "|fpga_dCollideSpheres|jtag_rxtx_rdy:jtag7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_rxtx_rdy.v(72) " "Verilog HDL Case Statement information at jtag_rxtx_rdy.v(72): all case item expressions in this case statement are onehot" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_rxtx_rdy.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1465228920298 "|fpga_dCollideSpheres|jtag_rxtx_rdy:jtag7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCollideSpheres dCollideSpheres:test0 " "Elaborating entity \"dCollideSpheres\" for hierarchy \"dCollideSpheres:test0\"" {  } { { "fpga_dcollidespheres.v" "test0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag dCollideSpheres.v(12) " "Verilog HDL or VHDL warning at dCollideSpheres.v(12): object \"flag\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_reg1 dCollideSpheres.v(33) " "Verilog HDL or VHDL warning at dCollideSpheres.v(33): object \"debug_reg1\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pt_distFlag dCollideSpheres.v(40) " "Verilog HDL or VHDL warning at dCollideSpheres.v(40): object \"pt_distFlag\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK0 dCollideSpheres.v(44) " "Verilog HDL or VHDL warning at dCollideSpheres.v(44): object \"CLK0\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK1 dCollideSpheres.v(44) " "Verilog HDL or VHDL warning at dCollideSpheres.v(44): object \"CLK1\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_a_dRecip dCollideSpheres.v(94) " "Verilog HDL or VHDL warning at dCollideSpheres.v(94): object \"input_a_dRecip\" assigned a value but never read" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dCollideSpheres.v(711) " "Verilog HDL assignment warning at dCollideSpheres.v(711): truncated value with size 32 to match size of target (8)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dCollideSpheres.v(723) " "Verilog HDL assignment warning at dCollideSpheres.v(723): truncated value with size 32 to match size of target (8)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dCollideSpheres.v(734) " "Verilog HDL assignment warning at dCollideSpheres.v(734): truncated value with size 32 to match size of target (8)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS dCollideSpheres.v(499) " "Verilog HDL Always Construct warning at dCollideSpheres.v(499): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "counter dCollideSpheres.v(499) " "Verilog HDL Always Construct warning at dCollideSpheres.v(499): inferring latch(es) for variable \"counter\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK dCollideSpheres.v(499) " "Verilog HDL Always Construct warning at dCollideSpheres.v(499): inferring latch(es) for variable \"CLK\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK2 dCollideSpheres.v(499) " "Verilog HDL Always Construct warning at dCollideSpheres.v(499): inferring latch(es) for variable \"CLK2\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK3 dCollideSpheres.v(499) " "Verilog HDL Always Construct warning at dCollideSpheres.v(499): inferring latch(es) for variable \"CLK3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK4 dCollideSpheres.v(499) " "Verilog HDL Always Construct warning at dCollideSpheres.v(499): inferring latch(es) for variable \"CLK4\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK5 dCollideSpheres.v(499) " "Verilog HDL Always Construct warning at dCollideSpheres.v(499): inferring latch(es) for variable \"CLK5\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLK6 dCollideSpheres.v(499) " "Verilog HDL Always Construct warning at dCollideSpheres.v(499): inferring latch(es) for variable \"CLK6\", which holds its previous value in one or more paths through the always construct" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "dCollideSpheres.v(807) " "Verilog HDL warning at dCollideSpheres.v(807): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 807 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1465228920329 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test dCollideSpheres.v(10) " "Output port \"test\" at dCollideSpheres.v(10) has no driver" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK6 dCollideSpheres.v(499) " "Inferred latch for \"CLK6\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK5 dCollideSpheres.v(499) " "Inferred latch for \"CLK5\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK4 dCollideSpheres.v(499) " "Inferred latch for \"CLK4\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK3 dCollideSpheres.v(499) " "Inferred latch for \"CLK3\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK2 dCollideSpheres.v(499) " "Inferred latch for \"CLK2\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK dCollideSpheres.v(499) " "Inferred latch for \"CLK\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] dCollideSpheres.v(499) " "Inferred latch for \"counter\[0\]\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] dCollideSpheres.v(499) " "Inferred latch for \"counter\[1\]\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] dCollideSpheres.v(499) " "Inferred latch for \"counter\[2\]\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] dCollideSpheres.v(499) " "Inferred latch for \"counter\[3\]\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] dCollideSpheres.v(499) " "Inferred latch for \"counter\[4\]\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] dCollideSpheres.v(499) " "Inferred latch for \"counter\[5\]\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] dCollideSpheres.v(499) " "Inferred latch for \"counter\[6\]\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] dCollideSpheres.v(499) " "Inferred latch for \"counter\[7\]\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.NONPENETRATION_DONE dCollideSpheres.v(499) " "Inferred latch for \"NS.NONPENETRATION_DONE\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.PENETRATION_DONE dCollideSpheres.v(499) " "Inferred latch for \"NS.PENETRATION_DONE\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.FALSE_COLLIDE_DONE dCollideSpheres.v(499) " "Inferred latch for \"NS.FALSE_COLLIDE_DONE\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.CALC6 dCollideSpheres.v(499) " "Inferred latch for \"NS.CALC6\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.CALC5 dCollideSpheres.v(499) " "Inferred latch for \"NS.CALC5\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.CALC4 dCollideSpheres.v(499) " "Inferred latch for \"NS.CALC4\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.CALC3 dCollideSpheres.v(499) " "Inferred latch for \"NS.CALC3\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.CALC2 dCollideSpheres.v(499) " "Inferred latch for \"NS.CALC2\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.NONPENETRATION dCollideSpheres.v(499) " "Inferred latch for \"NS.NONPENETRATION\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.PENETRATION dCollideSpheres.v(499) " "Inferred latch for \"NS.PENETRATION\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.FALSE_COLLIDE dCollideSpheres.v(499) " "Inferred latch for \"NS.FALSE_COLLIDE\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.IF1 dCollideSpheres.v(499) " "Inferred latch for \"NS.IF1\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.CALC0 dCollideSpheres.v(499) " "Inferred latch for \"NS.CALC0\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS.START dCollideSpheres.v(499) " "Inferred latch for \"NS.START\" at dCollideSpheres.v(499)" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920344 "|fpga_dCollideSpheres|dCollideSpheres:test0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCalcPointsDistance3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0 " "Elaborating entity \"dCalcPointsDistance3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\"" {  } { { "dCollideSpheres.v" "dCalcPointsDist0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228920376 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugtest1 DistanceCalc.v(117) " "Verilog HDL or VHDL warning at DistanceCalc.v(117): object \"debugtest1\" assigned a value but never read" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/DistanceCalc.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465228920376 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DistanceCalc.v(48) " "Verilog HDL assignment warning at DistanceCalc.v(48): truncated value with size 32 to match size of target (1)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/DistanceCalc.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920391 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetlen DistanceCalc.v(120) " "Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable \"resetlen\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/DistanceCalc.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920391 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy DistanceCalc.v(120) " "Verilog HDL Always Construct warning at DistanceCalc.v(120): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/DistanceCalc.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920391 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy DistanceCalc.v(120) " "Inferred latch for \"out_rdy\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920391 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetlen DistanceCalc.v(120) " "Inferred latch for \"resetlen\" at DistanceCalc.v(120)" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/DistanceCalc.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920391 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add1 " "Elaborating entity \"adder\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|adder:add1\"" {  } { { "DistanceCalc.v" "add1" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/DistanceCalc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(90) " "Verilog HDL assignment warning at adder.v(90): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(91) " "Verilog HDL assignment warning at adder.v(91): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(121) " "Verilog HDL assignment warning at adder.v(121): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(122) " "Verilog HDL assignment warning at adder.v(122): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(127) " "Verilog HDL assignment warning at adder.v(127): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(128) " "Verilog HDL assignment warning at adder.v(128): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(133) " "Verilog HDL assignment warning at adder.v(133): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 adder.v(134) " "Verilog HDL assignment warning at adder.v(134): truncated value with size 24 to match size of target (23)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(139) " "Verilog HDL assignment warning at adder.v(139): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(145) " "Verilog HDL assignment warning at adder.v(145): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(156) " "Verilog HDL assignment warning at adder.v(156): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(160) " "Verilog HDL assignment warning at adder.v(160): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(193) " "Verilog HDL assignment warning at adder.v(193): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(206) " "Verilog HDL assignment warning at adder.v(206): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(219) " "Verilog HDL assignment warning at adder.v(219): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 adder.v(232) " "Verilog HDL assignment warning at adder.v(232): truncated value with size 32 to match size of target (24)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adder.v(234) " "Verilog HDL assignment warning at adder.v(234): truncated value with size 32 to match size of target (10)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(243) " "Verilog HDL assignment warning at adder.v(243): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920407 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dCalcVectorLength3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen " "Elaborating entity \"dCalcVectorLength3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\"" {  } { { "DistanceCalc.v" "calcLen" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/DistanceCalc.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dCalcVectorLength3.v(45) " "Verilog HDL assignment warning at dCalcVectorLength3.v(45): truncated value with size 32 to match size of target (1)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetadd3 dCalcVectorLength3.v(121) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(121): inferring latch(es) for variable \"resetadd3\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetsqrt dCalcVectorLength3.v(121) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(121): inferring latch(es) for variable \"resetsqrt\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res dCalcVectorLength3.v(121) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(121): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_rdy dCalcVectorLength3.v(121) " "Verilog HDL Always Construct warning at dCalcVectorLength3.v(121): inferring latch(es) for variable \"out_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_rdy dCalcVectorLength3.v(136) " "Inferred latch for \"out_rdy\" at dCalcVectorLength3.v(136)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetsqrt dCalcVectorLength3.v(136) " "Inferred latch for \"resetsqrt\" at dCalcVectorLength3.v(136)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetadd3 dCalcVectorLength3.v(136) " "Inferred latch for \"resetadd3\" at dCalcVectorLength3.v(136)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[0\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[1\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[2\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[3\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[4\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[5\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[6\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[7\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[8\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920469 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[9\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[10\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[11\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[12\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[13\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[14\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[15\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[16\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[17\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[18\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[19\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[20\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[21\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[22\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[23\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[24\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[25\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[26\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[27\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[28\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[29\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[30\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] dCalcVectorLength3.v(131) " "Inferred latch for \"res\[31\]\" at dCalcVectorLength3.v(131)" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920485 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|jtag_debug:debug1 " "Elaborating entity \"jtag_debug\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|jtag_debug:debug1\"" {  } { { "dCalcVectorLength3.v" "debug1" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228920501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_input jtag_debug.v(5) " "Verilog HDL or VHDL warning at jtag_debug.v(5): object \"aux_input\" assigned a value but never read" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_debug.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1465228920501 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|jtag_debug:debug1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_debug.v(54) " "Verilog HDL assignment warning at jtag_debug.v(54): truncated value with size 32 to match size of target (9)" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_debug.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920501 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|jtag_debug:debug1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_debug.v(64) " "Verilog HDL Case Statement information at jtag_debug.v(64): all case item expressions in this case statement are onehot" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_debug.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1465228920501 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|jtag_debug:debug1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1 " "Elaborating entity \"multiplier\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\"" {  } { { "dCalcVectorLength3.v" "mult1" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(88) " "Verilog HDL assignment warning at multiply.v(88): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(89) " "Verilog HDL assignment warning at multiply.v(89): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(139) " "Verilog HDL assignment warning at multiply.v(139): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(145) " "Verilog HDL assignment warning at multiply.v(145): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(159) " "Verilog HDL assignment warning at multiply.v(159): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(169) " "Verilog HDL assignment warning at multiply.v(169): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(176) " "Verilog HDL assignment warning at multiply.v(176): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(193) " "Verilog HDL assignment warning at multiply.v(193): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(206) " "Verilog HDL assignment warning at multiply.v(206): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 multiply.v(219) " "Verilog HDL assignment warning at multiply.v(219): truncated value with size 32 to match size of target (24)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 multiply.v(221) " "Verilog HDL assignment warning at multiply.v(221): truncated value with size 32 to match size of target (10)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multiply.v(230) " "Verilog HDL assignment warning at multiply.v(230): truncated value with size 32 to match size of target (8)" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920579 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder " "Elaborating entity \"add3\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\"" {  } { { "dCalcVectorLength3.v" "adder" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228920641 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resetadd2 add3.v(60) " "Verilog HDL Always Construct warning at add3.v(60): inferring latch(es) for variable \"resetadd2\", which holds its previous value in one or more paths through the always construct" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/add3.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1465228920641 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire1 0 add3.v(23) " "Net \"output_z_ack_wire1\" at add3.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/add3.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465228920641 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetadd2 add3.v(64) " "Inferred latch for \"resetadd2\" at add3.v(64)" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/add3.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228920641 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1 " "Elaborating entity \"sqrt\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\"" {  } { { "dCalcVectorLength3.v" "square1" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCalcVectorLength3.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228920657 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire1 0 sqrt.v(34) " "Net \"output_z_ack_wire1\" at sqrt.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465228920673 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire2 0 sqrt.v(42) " "Net \"output_z_ack_wire2\" at sqrt.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465228920673 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire3 0 sqrt.v(50) " "Net \"output_z_ack_wire3\" at sqrt.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465228920673 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire4 0 sqrt.v(58) " "Net \"output_z_ack_wire4\" at sqrt.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465228920673 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire5 0 sqrt.v(66) " "Net \"output_z_ack_wire5\" at sqrt.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465228920673 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire6 0 sqrt.v(77) " "Net \"output_z_ack_wire6\" at sqrt.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465228920673 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire7 0 sqrt.v(85) " "Net \"output_z_ack_wire7\" at sqrt.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465228920673 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire8 0 sqrt.v(93) " "Net \"output_z_ack_wire8\" at sqrt.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465228920673 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire9 0 sqrt.v(101) " "Net \"output_z_ack_wire9\" at sqrt.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465228920673 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_z_ack_wire10 0 sqrt.v(109) " "Net \"output_z_ack_wire10\" at sqrt.v(109) has no driver or initial value, using a default initial value '0'" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 109 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1465228920673 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1 " "Elaborating entity \"divider\" for hierarchy \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\"" {  } { { "sqrt.v" "divide_by_two1" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(92) " "Verilog HDL assignment warning at divider.v(92): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(93) " "Verilog HDL assignment warning at divider.v(93): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(158) " "Verilog HDL assignment warning at divider.v(158): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(164) " "Verilog HDL assignment warning at divider.v(164): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(178) " "Verilog HDL assignment warning at divider.v(178): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(188) " "Verilog HDL assignment warning at divider.v(188): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 divider.v(222) " "Verilog HDL assignment warning at divider.v(222): truncated value with size 32 to match size of target (6)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(239) " "Verilog HDL assignment warning at divider.v(239): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(252) " "Verilog HDL assignment warning at divider.v(252): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 divider.v(265) " "Verilog HDL assignment warning at divider.v(265): truncated value with size 32 to match size of target (24)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divider.v(267) " "Verilog HDL assignment warning at divider.v(267): truncated value with size 32 to match size of target (10)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 divider.v(276) " "Verilog HDL assignment warning at divider.v(276): truncated value with size 32 to match size of target (8)" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1465228920720 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|divider:divide_by_two1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1465228921288 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1465228921288 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1465228921288 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921288 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1465228921288 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1465228921304 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1465228921304 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1465228921304 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[31\] " "Net \"outs\[7\]\[31\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[31\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[30\] " "Net \"outs\[7\]\[30\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[30\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[29\] " "Net \"outs\[7\]\[29\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[29\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[28\] " "Net \"outs\[7\]\[28\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[28\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[27\] " "Net \"outs\[7\]\[27\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[27\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[26\] " "Net \"outs\[7\]\[26\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[26\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[25\] " "Net \"outs\[7\]\[25\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[25\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[24\] " "Net \"outs\[7\]\[24\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[24\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[23\] " "Net \"outs\[7\]\[23\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[23\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[22\] " "Net \"outs\[7\]\[22\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[22\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[21\] " "Net \"outs\[7\]\[21\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[21\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[20\] " "Net \"outs\[7\]\[20\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[20\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[19\] " "Net \"outs\[7\]\[19\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[19\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[18\] " "Net \"outs\[7\]\[18\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[18\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[17\] " "Net \"outs\[7\]\[17\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[17\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[16\] " "Net \"outs\[7\]\[16\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[16\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[15\] " "Net \"outs\[7\]\[15\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[15\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[14\] " "Net \"outs\[7\]\[14\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[14\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[13\] " "Net \"outs\[7\]\[13\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[13\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[12\] " "Net \"outs\[7\]\[12\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[12\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[11\] " "Net \"outs\[7\]\[11\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[11\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[10\] " "Net \"outs\[7\]\[10\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[10\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[9\] " "Net \"outs\[7\]\[9\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[9\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[8\] " "Net \"outs\[7\]\[8\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[8\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[7\] " "Net \"outs\[7\]\[7\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[7\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[6\] " "Net \"outs\[7\]\[6\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[6\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[5\] " "Net \"outs\[7\]\[5\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[5\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[4\] " "Net \"outs\[7\]\[4\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[4\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[3\] " "Net \"outs\[7\]\[3\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[3\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[2\] " "Net \"outs\[7\]\[2\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[2\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "outs\[7\]\[1\] " "Net \"outs\[7\]\[1\]\" is missing source, defaulting to GND" {  } { { "fpga_dcollidespheres.v" "outs\[7\]\[1\]" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1465228921304 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1465228921304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c224 " "Found entity 1: altsyncram_c224" {  } { { "db/altsyncram_c224.tdf" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/altsyncram_c224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228925608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228925608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228926124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228926124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228926217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228926217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rji " "Found entity 1: cntr_rji" {  } { { "db/cntr_rji.tdf" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/cntr_rji.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228926374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228926374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228926421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228926421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228926499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228926499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228926671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228926671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228926733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228926733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228926796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228926796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228926858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228926858 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228927796 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1465228928030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.06.06.12:02:11 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl " "2016.06.06.12:02:11 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228931815 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228934158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228934502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228936396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228936443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228936521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228936615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228936615 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228936615 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1465228937349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf5630396/alt_sld_fab.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/ip/sldf5630396/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228937490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228937490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228937661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228937661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228937661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228937661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228937693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228937693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 573 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228937786 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228937786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228937786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228937833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228937833 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228960799 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_ysum_dRecip\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228960799 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_zsum_dRecip\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228960799 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228960799 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228960799 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228960799 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_nx_k\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_nx_k\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228960799 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_ny_k\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_ny_k\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228960799 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dCollideSpheres:test0\|multiplier:multiply_nz_k\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dCollideSpheres:test0\|multiplier:multiply_nz_k\|Mult0\"" {  } { { "multiply.v" "Mult0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228960799 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1465228960799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|lpm_mult:Mult0\"" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228960861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|lpm_mult:Mult0 " "Instantiated megafunction \"dCollideSpheres:test0\|multiplier:multiply_xsum_dRecip\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228960861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228960861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228960861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228960861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228960861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228960861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228960861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228960861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1465228960861 ""}  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1465228960861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465228960908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228960908 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1465228963345 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1152 " "Ignored 1152 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1152 " "Ignored 1152 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1465228963689 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1465228963689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|NS.START_1416 " "Latch dCollideSpheres:test0\|NS.START_1416 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|WideOr15 " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|WideOr15" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 507 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465228963845 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465228963845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|counter\[7\] " "Latch dCollideSpheres:test0\|counter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|WideOr15 " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|WideOr15" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 507 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465228963845 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465228963845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|counter\[6\] " "Latch dCollideSpheres:test0\|counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|WideOr15 " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|WideOr15" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 507 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465228963845 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465228963845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|counter\[5\] " "Latch dCollideSpheres:test0\|counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|WideOr15 " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|WideOr15" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 507 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465228963845 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465228963845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|counter\[4\] " "Latch dCollideSpheres:test0\|counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|WideOr15 " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|WideOr15" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 507 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465228963845 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465228963845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|counter\[3\] " "Latch dCollideSpheres:test0\|counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|WideOr15 " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|WideOr15" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 507 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465228963845 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465228963845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|counter\[2\] " "Latch dCollideSpheres:test0\|counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|WideOr15 " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|WideOr15" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 507 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465228963845 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465228963845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|counter\[1\] " "Latch dCollideSpheres:test0\|counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|WideOr15 " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|WideOr15" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 507 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465228963845 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465228963845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dCollideSpheres:test0\|counter\[0\] " "Latch dCollideSpheres:test0\|counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dCollideSpheres:test0\|WideOr15 " "Ports D and ENA on the latch are fed by the same signal dCollideSpheres:test0\|WideOr15" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 507 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1465228963845 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 499 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1465228963845 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 38 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 46 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 54 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 62 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 113 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 89 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 97 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 105 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 70 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 311 -1 0 } } { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/sqrt.v" 81 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1465228963986 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1465228963986 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dCollideSpheres:test0\|normalx\[0\] dCollideSpheres:test0\|normalx\[0\]~_emulated dCollideSpheres:test0\|normalx\[0\]~33 " "Register \"dCollideSpheres:test0\|normalx\[0\]\" is converted into an equivalent circuit using register \"dCollideSpheres:test0\|normalx\[0\]~_emulated\" and latch \"dCollideSpheres:test0\|normalx\[0\]~33\"" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 6 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1465228963986 "|fpga_dCollideSpheres|dCollideSpheres:test0|normalx[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1465228963986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228973314 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "157 " "157 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1465228984954 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~0 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~0\"" {  } { { "divider.v" "Add5~0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~2 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~2\"" {  } { { "divider.v" "Add5~2" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~4 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~4\"" {  } { { "divider.v" "Add5~4" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~6 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~6\"" {  } { { "divider.v" "Add5~6" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~8 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~8\"" {  } { { "divider.v" "Add5~8" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~10 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~10\"" {  } { { "divider.v" "Add5~10" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~12 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~12\"" {  } { { "divider.v" "Add5~12" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~14 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~14\"" {  } { { "divider.v" "Add5~14" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~16 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~16\"" {  } { { "divider.v" "Add5~16" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~18 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~18\"" {  } { { "divider.v" "Add5~18" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~20 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~20\"" {  } { { "divider.v" "Add5~20" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~22 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~22\"" {  } { { "divider.v" "Add5~22" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~24 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~24\"" {  } { { "divider.v" "Add5~24" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~26 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~26\"" {  } { { "divider.v" "Add5~26" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~28 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~28\"" {  } { { "divider.v" "Add5~28" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~30 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~30\"" {  } { { "divider.v" "Add5~30" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~32 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~32\"" {  } { { "divider.v" "Add5~32" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~34 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~34\"" {  } { { "divider.v" "Add5~34" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~36 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two1\|Add5~36\"" {  } { { "divider.v" "Add5~36" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~0 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~0\"" {  } { { "divider.v" "Add5~0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~2 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~2\"" {  } { { "divider.v" "Add5~2" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~4 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~4\"" {  } { { "divider.v" "Add5~4" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~6 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~6\"" {  } { { "divider.v" "Add5~6" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~8 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~8\"" {  } { { "divider.v" "Add5~8" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~10 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~10\"" {  } { { "divider.v" "Add5~10" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~12 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~12\"" {  } { { "divider.v" "Add5~12" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~14 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~14\"" {  } { { "divider.v" "Add5~14" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~16 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~16\"" {  } { { "divider.v" "Add5~16" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~18 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~18\"" {  } { { "divider.v" "Add5~18" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~20 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~20\"" {  } { { "divider.v" "Add5~20" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~22 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~22\"" {  } { { "divider.v" "Add5~22" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~24 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~24\"" {  } { { "divider.v" "Add5~24" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~26 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~26\"" {  } { { "divider.v" "Add5~26" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~28 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~28\"" {  } { { "divider.v" "Add5~28" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~30 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~30\"" {  } { { "divider.v" "Add5~30" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~32 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~32\"" {  } { { "divider.v" "Add5~32" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~34 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~34\"" {  } { { "divider.v" "Add5~34" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~36 " "Logic cell \"dCollideSpheres:test0\|divider:divide_drsum_2\|Add5~36\"" {  } { { "divider.v" "Add5~36" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~0 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~0\"" {  } { { "divider.v" "Add5~0" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~2 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~2\"" {  } { { "divider.v" "Add5~2" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~4 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~4\"" {  } { { "divider.v" "Add5~4" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~6 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~6\"" {  } { { "divider.v" "Add5~6" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~8 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~8\"" {  } { { "divider.v" "Add5~8" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~10 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~10\"" {  } { { "divider.v" "Add5~10" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~12 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~12\"" {  } { { "divider.v" "Add5~12" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~14 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~14\"" {  } { { "divider.v" "Add5~14" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~16 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~16\"" {  } { { "divider.v" "Add5~16" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~18 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~18\"" {  } { { "divider.v" "Add5~18" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~20 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~20\"" {  } { { "divider.v" "Add5~20" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~22 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~22\"" {  } { { "divider.v" "Add5~22" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~24 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~24\"" {  } { { "divider.v" "Add5~24" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~26 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~26\"" {  } { { "divider.v" "Add5~26" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~28 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~28\"" {  } { { "divider.v" "Add5~28" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~30 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~30\"" {  } { { "divider.v" "Add5~30" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~32 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~32\"" {  } { { "divider.v" "Add5~32" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~34 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~34\"" {  } { { "divider.v" "Add5~34" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""} { "Info" "ISCL_SCL_CELL_NAME" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~36 " "Logic cell \"dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|divider:divide_by_two2\|Add5~36\"" {  } { { "divider.v" "Add5~36" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/divider.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228985079 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1465228985079 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1465228985626 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1465228985626 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228985921 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dCollideSpheres.map.smsg " "Generated suppressed messages file C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dCollideSpheres.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228987202 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1265 1751 0 0 486 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1265 of its 1751 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 486 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1465228989612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1465228990409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465228990409 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228993398 "|fpga_dCollideSpheres|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228993398 "|fpga_dCollideSpheres|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228993398 "|fpga_dCollideSpheres|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228993398 "|fpga_dCollideSpheres|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465228993398 "|fpga_dCollideSpheres|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1465228993398 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38176 " "Implemented 38176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1465228993398 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1465228993398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37242 " "Implemented 37242 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1465228993398 ""} { "Info" "ICUT_CUT_TM_RAMS" "859 " "Implemented 859 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1465228993398 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "63 " "Implemented 63 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1465228993398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1465228993398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 380 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 380 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1191 " "Peak virtual memory: 1191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465228993570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 12:03:13 2016 " "Processing ended: Mon Jun 06 12:03:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465228993570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465228993570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465228993570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1465228993570 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1465228998335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465228998335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 12:03:17 2016 " "Processing started: Mon Jun 06 12:03:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465228998335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1465228998335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1465228998335 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1465228998507 ""}
{ "Info" "0" "" "Project  = fpga_dCollideSpheres" {  } {  } 0 0 "Project  = fpga_dCollideSpheres" 0 0 "Fitter" 0 0 1465228998507 ""}
{ "Info" "0" "" "Revision = fpga_dCollideSpheres" {  } {  } 0 0 "Revision = fpga_dCollideSpheres" 0 0 "Fitter" 0 0 1465228998507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1465228998992 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_dCollideSpheres EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fpga_dCollideSpheres\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465228999289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465228999351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465228999351 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465229000132 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1465229000148 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1465229000804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1465229000804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1465229000804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1465229000804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1465229000804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1465229000804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1465229000804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1465229000804 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1465229000804 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1465229000804 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 89518 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1465229000898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 89520 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1465229000898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 89522 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1465229000898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 89524 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1465229000898 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 89526 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1465229000898 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1465229000898 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1465229008914 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "TimeQuest Timing Analyzer is analyzing 66 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1465229013741 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465229013803 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465229013803 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1465229013803 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1465229013803 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_dCollideSpheres.SDC " "Reading SDC File: 'fpga_dCollideSpheres.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1465229014022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1465229014022 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|NS.PENETRATION_DONE_1236 KEY\[0\] " "Latch dCollideSpheres:test0\|NS.PENETRATION_DONE_1236 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229014132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465229014132 "|fpga_dCollideSpheres|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE " "Node: dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK5 dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE " "Latch dCollideSpheres:test0\|CLK5 is being clocked by dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229014132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465229014132 "|fpga_dCollideSpheres|dCollideSpheres:test0|S.FALSE_COLLIDE_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[28\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[28\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229014132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465229014132 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:add0\|s_output_z\[0\] " "Node: dCollideSpheres:test0\|adder:add0\|s_output_z\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dCollideSpheres:test0\|depth\[0\] dCollideSpheres:test0\|adder:add0\|s_output_z\[0\] " "Register dCollideSpheres:test0\|depth\[0\] is being clocked by dCollideSpheres:test0\|adder:add0\|s_output_z\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229014132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465229014132 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|s_output_z[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[22\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Register dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[22\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229014132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465229014132 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1465229014475 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1465229014475 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1465229014475 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1465229014475 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1465229014475 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1465229014475 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1465229014475 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1465229014475 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1465229014475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add0\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add0\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 11701 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_x1_nxk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 5521 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_y1_nyk\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_y1_nyk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 5094 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|adder:add_z1_nzk\|s_output_z_stb " "Destination node dCollideSpheres:test0\|adder:add_z1_nzk\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 4667 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 16561 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|S.START " "Destination node dCollideSpheres:test0\|S.START" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 456 0 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dCollideSpheres:test0\|S.START" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 767 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|S.CALC0 " "Destination node dCollideSpheres:test0\|S.CALC0" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 456 0 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dCollideSpheres:test0\|S.CALC0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 766 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|S.IF1 " "Destination node dCollideSpheres:test0\|S.IF1" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 456 0 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dCollideSpheres:test0\|S.IF1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 765 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|S.FALSE_COLLIDE " "Destination node dCollideSpheres:test0\|S.FALSE_COLLIDE" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 456 0 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dCollideSpheres:test0\|S.FALSE_COLLIDE" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 764 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|S.PENETRATION " "Destination node dCollideSpheres:test0\|S.PENETRATION" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 456 0 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dCollideSpheres:test0\|S.PENETRATION" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 763 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1465229017686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1465229017686 ""}  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 89504 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465229017686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1465229017686 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 51480 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465229017686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|CLK_FINAL  " "Automatically promoted node dCollideSpheres:test0\|CLK_FINAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[6\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[6\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 62177 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[6\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[6\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 63035 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1465229017686 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 750 0 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dCollideSpheres:test0\|CLK_FINAL" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 757 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465229017686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb~0 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb~0" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 25351 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1465229017686 ""}  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 16561 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465229017686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|Selector44~0  " "Automatically promoted node dCollideSpheres:test0\|Selector44~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1465229017686 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 507 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 24160 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465229017686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|WideOr1~0  " "Automatically promoted node dCollideSpheres:test0\|WideOr1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|Selector44~0 " "Destination node dCollideSpheres:test0\|Selector44~0" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 507 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 24160 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[36\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[36\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 62206 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[36\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[36\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 63065 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1465229017686 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 507 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 23836 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465229017686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 71364 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 54167 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1465229017686 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 62146 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465229017686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|clk0~0  " "Automatically promoted node dCollideSpheres:test0\|clk0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|CLK_FINAL " "Destination node dCollideSpheres:test0\|CLK_FINAL" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 750 0 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dCollideSpheres:test0\|CLK_FINAL" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 757 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|normalx\[0\]~34 " "Destination node dCollideSpheres:test0\|normalx\[0\]~34" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 23829 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jtag_rxtx_rdy:jtag7\|shift_dr_out~2 " "Destination node jtag_rxtx_rdy:jtag7\|shift_dr_out~2" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/jtag_rxtx_rdy.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 24132 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|normalx\[0\]~32 " "Destination node dCollideSpheres:test0\|normalx\[0\]~32" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 23827 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|normalx\[0\]~33 " "Destination node dCollideSpheres:test0\|normalx\[0\]~33" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 23828 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|clk0~0_wirecell " "Destination node dCollideSpheres:test0\|clk0~0_wirecell" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 748 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 51470 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[52\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[52\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 62222 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[52\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[52\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 63081 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1465229017686 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 748 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 23958 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465229017686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 245 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 53153 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 70956 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1465229017686 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 245 -1 0 } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 51713 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465229017686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|normalx~39  " "Automatically promoted node dCollideSpheres:test0\|normalx~39 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1465229017686 ""}  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/dCollideSpheres.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 24099 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465229017686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|resetlen  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|resetlen " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_1\|s_input_a_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_1\|s_input_a_ack" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 16219 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_1\|s_input_b_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_1\|s_input_b_ack" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 16225 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|s_input_a_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|s_input_a_ack" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 17407 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|s_input_b_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|s_input_b_ack" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 17415 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|s_input_a_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|s_input_a_ack" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 17837 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|s_input_b_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|s_input_b_ack" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 17845 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|s_input_a_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|s_input_a_ack" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 3260 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|s_input_b_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|s_input_b_ack" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 3265 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_1\|s_output_z_stb " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_1\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 16218 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|s_output_z_stb " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|s_output_z_stb" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 3261 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1465229017686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1465229017686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1465229017686 ""}  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/DistanceCalc.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 3918 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465229017686 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1465229022345 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465229022408 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465229022408 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465229022486 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465229022627 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465229022752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1465229022814 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1465229022877 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465229022877 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465229031416 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1465229031478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465229037447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465229049044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1465229049435 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1465229070741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465229070741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1465229075953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1465229098112 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1465229098112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1465229101095 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1465229101095 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1465229101095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465229101095 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 21.58 " "Total time spent on timing analysis during the Fitter is 21.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1465229102126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465229102470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465229105221 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465229105299 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465229108064 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465229114361 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 778 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1465229125358 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 779 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1465229125358 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 774 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1465229125358 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 775 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1465229125358 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 776 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1465229125358 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 777 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1465229125358 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dcollidespheres.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/" { { 0 { 0 ""} 0 773 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1465229125358 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1465229125358 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dCollideSpheres.fit.smsg " "Generated suppressed messages file C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/Backup/fpga_dCollideSpheres_final2/fpga_dCollideSpheres.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1465229128083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2187 " "Peak virtual memory: 2187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465229135378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 12:05:35 2016 " "Processing ended: Mon Jun 06 12:05:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465229135378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:18 " "Elapsed time: 00:02:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465229135378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:33 " "Total CPU time (on all processors): 00:03:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465229135378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465229135378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1465229139815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465229139815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 12:05:39 2016 " "Processing started: Mon Jun 06 12:05:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465229139815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1465229139815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1465229139815 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1465229144533 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1465229144674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465229146174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 12:05:46 2016 " "Processing ended: Mon Jun 06 12:05:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465229146174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465229146174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465229146174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1465229146174 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1465229146924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1465229150861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465229150861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 06 12:05:50 2016 " "Processing started: Mon Jun 06 12:05:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465229150861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229150861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_sta fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229150861 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1465229151049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229151971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229152033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229152033 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "TimeQuest Timing Analyzer is analyzing 66 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229153002 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465229153893 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1465229153893 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1465229153893 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229153893 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_dCollideSpheres.SDC " "Reading SDC File: 'fpga_dCollideSpheres.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229154127 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229154127 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|NS.PENETRATION_DONE_1236 KEY\[0\] " "Latch dCollideSpheres:test0\|NS.PENETRATION_DONE_1236 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229154252 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229154252 "|fpga_dCollideSpheres|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE " "Node: dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK4 dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE " "Latch dCollideSpheres:test0\|CLK4 is being clocked by dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229154252 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229154252 "|fpga_dCollideSpheres|dCollideSpheres:test0|S.FALSE_COLLIDE_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229154252 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229154252 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:add0\|s_output_z\[0\] " "Node: dCollideSpheres:test0\|adder:add0\|s_output_z\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dCollideSpheres:test0\|normalx\[6\] dCollideSpheres:test0\|adder:add0\|s_output_z\[0\] " "Register dCollideSpheres:test0\|normalx\[6\] is being clocked by dCollideSpheres:test0\|adder:add0\|s_output_z\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229154252 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229154252 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|s_output_z[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Register dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229154252 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229154252 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229154721 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1465229154721 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465229154768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.689 " "Worst-case setup slack is 7.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.689               0.000 CLOCK_50  " "    7.689               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.557               0.000 altera_reserved_tck  " "   40.557               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229155299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 CLOCK_50  " "    0.155               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229155408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.084 " "Worst-case recovery slack is 48.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.084               0.000 altera_reserved_tck  " "   48.084               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229155424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.214 " "Worst-case removal slack is 1.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.214               0.000 altera_reserved_tck  " "    1.214               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229155455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.543 " "Worst-case minimum pulse width slack is 9.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.543               0.000 CLOCK_50  " "    9.543               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.477               0.000 altera_reserved_tck  " "   49.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229155471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229155471 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 853 synchronizer chains. " "Report Metastability: Found 853 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229156049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 853 " "Number of Synchronizer Chains Found: 853" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229156049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229156049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229156049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.850 ns " "Worst Case Available Settling Time: 31.850 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229156049 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229156049 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229156049 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465229156064 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229156143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229159002 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|NS.PENETRATION_DONE_1236 KEY\[0\] " "Latch dCollideSpheres:test0\|NS.PENETRATION_DONE_1236 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229160112 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229160112 "|fpga_dCollideSpheres|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE " "Node: dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK4 dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE " "Latch dCollideSpheres:test0\|CLK4 is being clocked by dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229160112 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229160112 "|fpga_dCollideSpheres|dCollideSpheres:test0|S.FALSE_COLLIDE_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229160112 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229160112 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:add0\|s_output_z\[0\] " "Node: dCollideSpheres:test0\|adder:add0\|s_output_z\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dCollideSpheres:test0\|normalx\[6\] dCollideSpheres:test0\|adder:add0\|s_output_z\[0\] " "Register dCollideSpheres:test0\|normalx\[6\] is being clocked by dCollideSpheres:test0\|adder:add0\|s_output_z\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229160112 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229160112 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|s_output_z[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Register dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229160112 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229160112 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229160175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.748 " "Worst-case setup slack is 7.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.748               0.000 CLOCK_50  " "    7.748               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.303               0.000 altera_reserved_tck  " "   41.303               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229160503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 CLOCK_50  " "    0.126               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229160597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.359 " "Worst-case recovery slack is 48.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.359               0.000 altera_reserved_tck  " "   48.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229160612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.119 " "Worst-case removal slack is 1.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 altera_reserved_tck  " "    1.119               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229160644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.481 " "Worst-case minimum pulse width slack is 9.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.481               0.000 CLOCK_50  " "    9.481               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.394               0.000 altera_reserved_tck  " "   49.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229160659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229160659 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 853 synchronizer chains. " "Report Metastability: Found 853 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229161251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 853 " "Number of Synchronizer Chains Found: 853" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229161251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229161251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229161251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.566 ns " "Worst Case Available Settling Time: 32.566 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229161251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229161251 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229161251 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1465229161267 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|NS.PENETRATION_DONE_1236 KEY\[0\] " "Latch dCollideSpheres:test0\|NS.PENETRATION_DONE_1236 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229162001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229162001 "|fpga_dCollideSpheres|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE " "Node: dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|CLK4 dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE " "Latch dCollideSpheres:test0\|CLK4 is being clocked by dCollideSpheres:test0\|S.FALSE_COLLIDE_DONE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229162001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229162001 "|fpga_dCollideSpheres|dCollideSpheres:test0|S.FALSE_COLLIDE_DONE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[24\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229162001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229162001 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|adder:add0\|s_output_z\[0\] " "Node: dCollideSpheres:test0\|adder:add0\|s_output_z\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dCollideSpheres:test0\|normalx\[6\] dCollideSpheres:test0\|adder:add0\|s_output_z\[0\] " "Register dCollideSpheres:test0\|normalx\[6\] is being clocked by dCollideSpheres:test0\|adder:add0\|s_output_z\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229162001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229162001 "|fpga_dCollideSpheres|dCollideSpheres:test0|adder:add0|s_output_z[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Register dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[23\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1465229162001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229162001 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229162063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.500 " "Worst-case setup slack is 8.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.500               0.000 CLOCK_50  " "    8.500               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.543               0.000 altera_reserved_tck  " "   45.543               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229162188 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1465229162298 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229162298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.044 " "Worst-case hold slack is -0.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.044 CLOCK_50  " "   -0.044              -0.044 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229162313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.379 " "Worst-case recovery slack is 49.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.379               0.000 altera_reserved_tck  " "   49.379               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229162329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.568 " "Worst-case removal slack is 0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 altera_reserved_tck  " "    0.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229162360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.199 " "Worst-case minimum pulse width slack is 9.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.199               0.000 CLOCK_50  " "    9.199               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.278               0.000 altera_reserved_tck  " "   49.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1465229162376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229162376 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 853 synchronizer chains. " "Report Metastability: Found 853 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229163001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 853 " "Number of Synchronizer Chains Found: 853" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229163001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229163001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229163001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.719 ns " "Worst Case Available Settling Time: 35.719 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229163001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1465229163001 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229163001 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229163657 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229163657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1271 " "Peak virtual memory: 1271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465229163970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 06 12:06:03 2016 " "Processing ended: Mon Jun 06 12:06:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465229163970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465229163970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465229163970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229163970 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 405 s " "Quartus Prime Full Compilation was successful. 0 errors, 405 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1465229164862 ""}
