\hypertarget{group__RTEMSBSPsARMShared}{}\section{Shared}
\label{group__RTEMSBSPsARMShared}\index{Shared@{Shared}}


Shared Support for A\+RM Board Support Packages.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__arm__gic}{A\+R\+M G\+IC}}
\begin{DoxyCompactList}\small\item\em A\+R\+M\+\_\+\+G\+IC Support Package. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__CMSIS}{C\+M\+S\+IS}}
\begin{DoxyCompactList}\small\item\em Cortex Microcontroller Software Interface Standard (C\+M\+S\+IS). \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__L2C-310__cache}{Cache Support}}
\begin{DoxyCompactList}\small\item\em Cache Functions and Defitions. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__arm__linker}{Linker Support}}
\begin{DoxyCompactList}\small\item\em Linker support. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group__arm__start}{System Start}}
\begin{DoxyCompactList}\small\item\em A\+RM system low level start. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{arm-a8core-start_8h}{arm-\/a8core-\/start.\+h}}
\begin{DoxyCompactList}\small\item\em A8\+C\+O\+R\+E\+\_\+\+S\+T\+A\+RT Support. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm-a9mpcore-irq_8h}{arm-\/a9mpcore-\/irq.\+h}}
\begin{DoxyCompactList}\small\item\em A\+R\+M\+\_\+\+A9\+M\+P\+C\+O\+R\+E\+\_\+\+I\+RQ Support. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm-a9mpcore-regs_8h}{arm-\/a9mpcore-\/regs.\+h}}
\begin{DoxyCompactList}\small\item\em A\+R\+M\+\_\+\+A9\+M\+P\+C\+O\+R\+E\+\_\+\+R\+E\+GS Support. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm-a9mpcore-start_8h}{arm-\/a9mpcore-\/start.\+h}}
\begin{DoxyCompactList}\small\item\em A9\+M\+P\+C\+O\+R\+E\+\_\+\+S\+T\+A\+RT Support. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm-errata_8h}{arm-\/errata.\+h}}
\begin{DoxyCompactList}\small\item\em Create \#defines which state which erratas shall get applied. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm-pl011-regs_8h}{arm-\/pl011-\/regs.\+h}}
\begin{DoxyCompactList}\small\item\em A\+RM P\+L011 Register definitions. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm-pl011_8h}{arm-\/pl011.\+h}}
\begin{DoxyCompactList}\small\item\em A\+RM P\+L011 Support Package. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm-pl050-regs_8h}{arm-\/pl050-\/regs.\+h}}
\begin{DoxyCompactList}\small\item\em A\+RM P\+L050 Register Definitions. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm-pl050_8h}{arm-\/pl050.\+h}}
\begin{DoxyCompactList}\small\item\em A\+RM P\+L050 Support. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm-pl111-fb_8h}{arm-\/pl111-\/fb.\+h}}
\begin{DoxyCompactList}\small\item\em A\+RM P\+L111 FB Support. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm-pl111-regs_8h}{arm-\/pl111-\/regs.\+h}}
\begin{DoxyCompactList}\small\item\em A\+RM P\+L111 Register definitions. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{arm-release-id_8h}{arm-\/release-\/id.\+h}}
\begin{DoxyCompactList}\small\item\em Create \#defines for release I\+Ds. \end{DoxyCompactList}\item 
file \mbox{\hyperlink{armv7m-irq_8h}{armv7m-\/irq.\+h}}
\begin{DoxyCompactList}\small\item\em A\+R\+M\+V7M Support. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMShared_gaca3a3025c199b251e7278a8987c3aab1}{A\+R\+M\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L1\+\_\+\+C\+P\+U\+\_\+\+D\+A\+T\+A\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT}}~32
\begin{DoxyCompactList}\small\item\em Level 1 Cache definitions and functions. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Shared Support for A\+RM Board Support Packages. 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RTEMSBSPsARMShared_gaca3a3025c199b251e7278a8987c3aab1}\label{group__RTEMSBSPsARMShared_gaca3a3025c199b251e7278a8987c3aab1}} 
\index{Shared@{Shared}!ARM\_CACHE\_L1\_CPU\_DATA\_ALIGNMENT@{ARM\_CACHE\_L1\_CPU\_DATA\_ALIGNMENT}}
\index{ARM\_CACHE\_L1\_CPU\_DATA\_ALIGNMENT@{ARM\_CACHE\_L1\_CPU\_DATA\_ALIGNMENT}!Shared@{Shared}}
\subsubsection{\texorpdfstring{ARM\_CACHE\_L1\_CPU\_DATA\_ALIGNMENT}{ARM\_CACHE\_L1\_CPU\_DATA\_ALIGNMENT}}
{\footnotesize\ttfamily \#define A\+R\+M\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L1\+\_\+\+C\+P\+U\+\_\+\+D\+A\+T\+A\+\_\+\+A\+L\+I\+G\+N\+M\+E\+NT~32}



Level 1 Cache definitions and functions. 

This file implements handling for the A\+RM Level 1 cache controller 