# do {tcr_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 16:16:15 on May 09,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ctpreadout2.ip_user_files/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 16:16:15 on May 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 16:16:15 on May 09,2022
# vcom -64 -93 -work xil_defaultlib ../../../../../Trigger_class_record/buffer_fifo.vhd ../../../../../Trigger_class_record/packer.vhd ../../../../../Trigger_class_record/prsg_tcr.vhd ../../../../../Trigger_class_record/tc_statemachine.vhd ../../../../../Trigger_class_record/top_tc_statemachine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity buffer_fifo
# -- Compiling architecture Behavioral of buffer_fifo
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity prsg_tcr
# -- Compiling architecture Behavioral of prsg_tcr
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# ** Warning: ../../../../../Trigger_class_record/tc_statemachine.vhd(83): (vcom-1013) Initial value of "c_FEE_ID" depends on value of signal "sn".
# ** Error (suppressible): ../../../../../Trigger_class_record/tc_statemachine.vhd(86): (vcom-1272) Length of expected is 32; length of actual is 16.
# ** Error: ../../../../../Trigger_class_record/tc_statemachine.vhd(1103): VHDL Compiler exiting
# End time: 16:16:15 on May 09,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# child process exited abnormally
# Error in macro ./tcr_tb_compile.do line 25
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 16:16:15 on May 09,2022
# vcom -64 -93 -work xil_defaultlib ../../../../../Trigger_class_record/buffer_fifo.vhd ../../../../../Trigger_class_record/packer.vhd ../../../../../Trigger_class_record/prsg_tcr.vhd ../../../../../Trigger_class_record/tc_statemachine.vhd ../../../../../Trigger_class_record/top_tc_statemachine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity buffer_fifo
# -- Compiling architecture Behavioral of buffer_fifo
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity prsg_tcr
# -- Compiling architecture Behavioral of prsg_tcr
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# ** Warning: ../../../../../Trigger_class_record/tc_statemachine.vhd(83): (vcom-1013) Initial value of "c_FEE_ID" depends on value of signal "sn".
# ** Error (suppressible): ../../../../../Trigger_class_record/tc_statemachine.vhd(86): (vcom-1272) Length of expected is 32; length of actual is 16.
# ** Error: ../../../../../Trigger_class_record/tc_statemachine.vhd(1103): VHDL Compiler exiting
# End time: 16:16:15 on May 09,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# child process exited abnormally
#     while executing
# "exec <nul: {C:\questasim64_10.6c\win64\vcom.EXE} -64 -93 -work xil_defaultlib ../../../../../Trigger_class_record/buffer_fifo.vhd ../../../../../Trigg..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "C:\\questasim64_10.6c\\win64\\vcom -64 -93 -work xil_defaultlib  \
# "../../../../../Trigger_class_record/buffer_fifo.vhd" \
# "../../../../../Trigger_cla..."
