Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fd615c7849294327a6b889fa5a7e4c68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_tb_behav xil_defaultlib.testbench_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'INT0' is not connected on this instance [E:/ComputerOrnazation/lab4_1/CPU_test/CPU_test.srcs/sources_1/new/testbench.v:39]
WARNING: [VRFC 10-3705] select index 0 into 'register' is out of bounds [E:/ComputerOrnazation/lab4_1/CPU_test/CPU_test.srcs/sources_1/new/Regs_more_int.v:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCPU_ctrl_more_int
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.ALU_more_int
Compiling module xil_defaultlib.Regs_more_int
Compiling module xil_defaultlib.Rv_int_more
Compiling module xil_defaultlib.REG32_more
Compiling module xil_defaultlib.Datapath_more_int
Compiling module xil_defaultlib.SCPU_more_int
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.RAM_B_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.ROM_D_0
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.testbench_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_tb_behav
