Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Sat Mar 22 04:50:06 2025
| Host             : CANOPUS637 running 64-bit major release  (build 9200)
| Command          : report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
| Design           : top_module
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 49.294       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 48.012       |
| Device Static (W)        | 1.282        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 51.7         |
| Junction Temperature (C) | 73.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     4.101 |     1190 |       --- |             --- |
|   LUT as Logic |     3.878 |      665 |    230400 |            0.29 |
|   Register     |     0.222 |      325 |    460800 |            0.07 |
|   BUFG         |    <0.001 |        1 |        64 |            1.56 |
|   Others       |     0.000 |       18 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |       48 |    230400 |            0.02 |
| Signals        |     3.541 |      788 |       --- |             --- |
| I/O            |    40.370 |       98 |       360 |           27.22 |
| Static Power   |     1.282 |          |           |                 |
| Total          |    49.294 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     9.910 |       9.105 |      0.805 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     1.345 |       1.246 |      0.099 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.153 |       0.000 |      0.153 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     4.948 |       4.893 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |    16.893 |      16.893 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.100 |       0.000 |      0.100 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| top_module                           |    48.012 |
|   clk_IBUF_inst                      |     0.006 |
|   u_Array_Input                      |     5.039 |
|     gen_rows[0].gen_cols[0].LUT_inst |     0.319 |
|       SA                             |     0.111 |
|     gen_rows[0].gen_cols[1].LUT_inst |     0.317 |
|       SA                             |     0.114 |
|     gen_rows[0].gen_cols[2].LUT_inst |     0.291 |
|       SA                             |     0.111 |
|     gen_rows[0].gen_cols[3].LUT_inst |     0.294 |
|       SA                             |     0.116 |
|     gen_rows[1].gen_cols[0].LUT_inst |     0.324 |
|       SA                             |     0.116 |
|     gen_rows[1].gen_cols[1].LUT_inst |     0.331 |
|       SA                             |     0.106 |
|     gen_rows[1].gen_cols[2].LUT_inst |     0.351 |
|       SA                             |     0.116 |
|     gen_rows[1].gen_cols[3].LUT_inst |     0.363 |
|       SA                             |     0.128 |
|     gen_rows[2].gen_cols[0].LUT_inst |     0.341 |
|       SA                             |     0.145 |
|     gen_rows[2].gen_cols[1].LUT_inst |     0.318 |
|       SA                             |     0.100 |
|     gen_rows[2].gen_cols[2].LUT_inst |     0.278 |
|       SA                             |     0.102 |
|     gen_rows[2].gen_cols[3].LUT_inst |     0.334 |
|       SA                             |     0.112 |
|     gen_rows[3].gen_cols[0].LUT_inst |     0.276 |
|       SA                             |     0.102 |
|     gen_rows[3].gen_cols[1].LUT_inst |     0.283 |
|       SA                             |     0.096 |
|     gen_rows[3].gen_cols[2].LUT_inst |     0.306 |
|       SA                             |     0.099 |
|     gen_rows[3].gen_cols[3].LUT_inst |     0.312 |
|       SA                             |     0.126 |
|   u_random_matrix                    |     2.576 |
+--------------------------------------+-----------+


