set ::env(PROJECT_NAME) iir
set ::env(DESIGN_TOP) iir_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/iir/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/iir/rtl/iir_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) signal_processing
