#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Feb 16 12:20:48 2016
# Process ID: 2547
# Current directory: /home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.runs/synth_1
# Command line: vivado -log Problem4Mod.vds -mode batch -messageDb vivado.pb -notrace -source Problem4Mod.tcl
# Log file: /home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.runs/synth_1/Problem4Mod.vds
# Journal file: /home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Problem4Mod.tcl -notrace
Command: synth_design -top Problem4Mod -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1011.770 ; gain = 181.164 ; free physical = 3175 ; free virtual = 4311
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Problem4Mod' [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/Problem4Mod.v:3]
INFO: [Synth 8-638] synthesizing module 'RCA4Bit' [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/RCA4Bit.v:3]
INFO: [Synth 8-638] synthesizing module 'BitSlice' [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/BitSlice.v:3]
INFO: [Synth 8-256] done synthesizing module 'BitSlice' (1#1) [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/BitSlice.v:3]
INFO: [Synth 8-256] done synthesizing module 'RCA4Bit' (2#1) [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/RCA4Bit.v:3]
WARNING: [Synth 8-689] width (35) of port connection 'a' does not match port width (4) of module 'RCA4Bit' [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/Problem4Mod.v:42]
INFO: [Synth 8-256] done synthesizing module 'Problem4Mod' (3#1) [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/Problem4Mod.v:3]
WARNING: [Synth 8-3331] design Problem4Mod has unconnected port b[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1051.152 ; gain = 220.547 ; free physical = 3134 ; free virtual = 4271
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1051.152 ; gain = 220.547 ; free physical = 3134 ; free virtual = 4271
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/constrs_1/new/Problem4Const.xdc]
Finished Parsing XDC File [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/constrs_1/new/Problem4Const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/constrs_1/new/Problem4Const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Problem4Mod_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Problem4Mod_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.254 ; gain = 0.000 ; free physical = 2932 ; free virtual = 4106
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2558 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.258 ; gain = 501.652 ; free physical = 2926 ; free virtual = 4101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.258 ; gain = 501.652 ; free physical = 2926 ; free virtual = 4101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.258 ; gain = 501.652 ; free physical = 2926 ; free virtual = 4101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.258 ; gain = 501.652 ; free physical = 2923 ; free virtual = 4097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BitSlice 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2922 ; free virtual = 4097
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Problem4Mod has unconnected port b[3]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2925 ; free virtual = 4099
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2925 ; free virtual = 4099

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2905 ; free virtual = 4076
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2905 ; free virtual = 4076

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2855 ; free virtual = 4034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2855 ; free virtual = 4034
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2847 ; free virtual = 4026
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2847 ; free virtual = 4026

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2847 ; free virtual = 4026
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2847 ; free virtual = 4026
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2847 ; free virtual = 4026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2847 ; free virtual = 4026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2847 ; free virtual = 4026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2847 ; free virtual = 4026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2847 ; free virtual = 4026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     3|
|2     |LUT4  |     1|
|3     |LUT6  |     7|
|4     |MUXF7 |     2|
|5     |IBUF  |     7|
|6     |OBUF  |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    28|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2847 ; free virtual = 4026
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1332.262 ; gain = 82.391 ; free physical = 2847 ; free virtual = 4026
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1332.262 ; gain = 501.656 ; free physical = 2847 ; free virtual = 4026
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1332.262 ; gain = 430.320 ; free physical = 2849 ; free virtual = 4025
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1364.273 ; gain = 0.000 ; free physical = 2848 ; free virtual = 4025
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 12:21:25 2016...
