Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Admins\Downloads\vscode_project\c_lenet5\c_hls\test-fpga.prj\verification\tb.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Admins\Downloads\vscode_project\c_lenet5\c_hls\test-fpga.prj\verification\tb\simulation --family="Cyclone V" --part=5CGXFC7C7F23C8
Progress: Loading verification/tb.qsys
Progress: Reading input file
Progress: Adding avgpooling1_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module avgpooling1_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding avgpooling1_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module avgpooling1_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding avgpooling1_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module avgpooling1_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding avgpooling1_inst [avgpooling1 1.0]
Progress: Parameterizing module avgpooling1_inst
Progress: Adding avgpooling2_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module avgpooling2_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding avgpooling2_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module avgpooling2_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding avgpooling2_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module avgpooling2_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding avgpooling2_inst [avgpooling2 1.0]
Progress: Parameterizing module avgpooling2_inst
Progress: Adding clock_reset_inst [hls_sim_clock_reset 1.0]
Progress: Parameterizing module clock_reset_inst
Progress: Adding component_dpi_controller_avgpooling1_inst [hls_sim_component_dpi_controller 1.0]
Progress: Parameterizing module component_dpi_controller_avgpooling1_inst
Progress: Adding component_dpi_controller_avgpooling2_inst [hls_sim_component_dpi_controller 1.0]
Progress: Parameterizing module component_dpi_controller_avgpooling2_inst
Progress: Adding component_dpi_controller_conv1_inst [hls_sim_component_dpi_controller 1.0]
Progress: Parameterizing module component_dpi_controller_conv1_inst
Progress: Adding component_dpi_controller_conv2_inst [hls_sim_component_dpi_controller 1.0]
Progress: Parameterizing module component_dpi_controller_conv2_inst
Progress: Adding component_dpi_controller_fc1_inst [hls_sim_component_dpi_controller 1.0]
Progress: Parameterizing module component_dpi_controller_fc1_inst
Progress: Adding component_dpi_controller_fc3_inst [hls_sim_component_dpi_controller 1.0]
Progress: Parameterizing module component_dpi_controller_fc3_inst
Progress: Adding component_dpi_controller_relu1_inst [hls_sim_component_dpi_controller 1.0]
Progress: Parameterizing module component_dpi_controller_relu1_inst
Progress: Adding component_dpi_controller_relu2_inst [hls_sim_component_dpi_controller 1.0]
Progress: Parameterizing module component_dpi_controller_relu2_inst
Progress: Adding component_dpi_controller_relu3_inst [hls_sim_component_dpi_controller 1.0]
Progress: Parameterizing module component_dpi_controller_relu3_inst
Progress: Adding component_dpi_controller_relu4_inst [hls_sim_component_dpi_controller 1.0]
Progress: Parameterizing module component_dpi_controller_relu4_inst
Progress: Adding component_dpi_controller_softmax_inst [hls_sim_component_dpi_controller 1.0]
Progress: Parameterizing module component_dpi_controller_softmax_inst
Progress: Adding concatenate_component_done_inst [avalon_concatenate_singlebit_conduits 1.0]
Progress: Parameterizing module concatenate_component_done_inst
Progress: Adding concatenate_component_wait_for_stream_writes_inst [avalon_concatenate_singlebit_conduits 1.0]
Progress: Parameterizing module concatenate_component_wait_for_stream_writes_inst
Progress: Adding conv1_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module conv1_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding conv1_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module conv1_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding conv1_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module conv1_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding conv1_inst [conv1 1.0]
Progress: Parameterizing module conv1_inst
Progress: Adding conv2_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module conv2_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding conv2_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module conv2_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding conv2_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module conv2_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding conv2_inst [conv2 1.0]
Progress: Parameterizing module conv2_inst
Progress: Adding fc1_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module fc1_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding fc1_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module fc1_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding fc1_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module fc1_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding fc1_inst [fc1 1.0]
Progress: Parameterizing module fc1_inst
Progress: Adding fc3_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module fc3_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding fc3_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module fc3_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding fc3_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module fc3_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding fc3_inst [fc3 1.0]
Progress: Parameterizing module fc3_inst
Progress: Adding main_dpi_controller_inst [hls_sim_main_dpi_controller 1.0]
Progress: Parameterizing module main_dpi_controller_inst
Progress: Adding mm_agent_dpi_bfm_avgpooling1_avmm_0_rw_inst [hls_sim_mm_agent_dpi_bfm 1.0]
Progress: Parameterizing module mm_agent_dpi_bfm_avgpooling1_avmm_0_rw_inst
Progress: Adding mm_agent_dpi_bfm_avgpooling2_avmm_0_rw_inst [hls_sim_mm_agent_dpi_bfm 1.0]
Progress: Parameterizing module mm_agent_dpi_bfm_avgpooling2_avmm_0_rw_inst
Progress: Adding mm_agent_dpi_bfm_conv1_avmm_0_rw_inst [hls_sim_mm_agent_dpi_bfm 1.0]
Progress: Parameterizing module mm_agent_dpi_bfm_conv1_avmm_0_rw_inst
Progress: Adding mm_agent_dpi_bfm_conv2_avmm_0_rw_inst [hls_sim_mm_agent_dpi_bfm 1.0]
Progress: Parameterizing module mm_agent_dpi_bfm_conv2_avmm_0_rw_inst
Progress: Adding mm_agent_dpi_bfm_fc1_avmm_0_rw_inst [hls_sim_mm_agent_dpi_bfm 1.0]
Progress: Parameterizing module mm_agent_dpi_bfm_fc1_avmm_0_rw_inst
Progress: Adding mm_agent_dpi_bfm_fc3_avmm_0_rw_inst [hls_sim_mm_agent_dpi_bfm 1.0]
Progress: Parameterizing module mm_agent_dpi_bfm_fc3_avmm_0_rw_inst
Progress: Adding mm_agent_dpi_bfm_relu1_avmm_0_rw_inst [hls_sim_mm_agent_dpi_bfm 1.0]
Progress: Parameterizing module mm_agent_dpi_bfm_relu1_avmm_0_rw_inst
Progress: Adding mm_agent_dpi_bfm_relu2_avmm_0_rw_inst [hls_sim_mm_agent_dpi_bfm 1.0]
Progress: Parameterizing module mm_agent_dpi_bfm_relu2_avmm_0_rw_inst
Progress: Adding mm_agent_dpi_bfm_relu3_avmm_0_rw_inst [hls_sim_mm_agent_dpi_bfm 1.0]
Progress: Parameterizing module mm_agent_dpi_bfm_relu3_avmm_0_rw_inst
Progress: Adding mm_agent_dpi_bfm_relu4_avmm_0_rw_inst [hls_sim_mm_agent_dpi_bfm 1.0]
Progress: Parameterizing module mm_agent_dpi_bfm_relu4_avmm_0_rw_inst
Progress: Adding mm_agent_dpi_bfm_softmax_avmm_0_rw_inst [hls_sim_mm_agent_dpi_bfm 1.0]
Progress: Parameterizing module mm_agent_dpi_bfm_softmax_avmm_0_rw_inst
Progress: Adding relu1_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module relu1_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding relu1_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module relu1_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding relu1_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module relu1_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding relu1_inst [relu1 1.0]
Progress: Parameterizing module relu1_inst
Progress: Adding relu2_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module relu2_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding relu2_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module relu2_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding relu2_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module relu2_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding relu2_inst [relu2 1.0]
Progress: Parameterizing module relu2_inst
Progress: Adding relu3_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module relu3_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding relu3_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module relu3_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding relu3_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module relu3_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding relu3_inst [relu3 1.0]
Progress: Parameterizing module relu3_inst
Progress: Adding relu4_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module relu4_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding relu4_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module relu4_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding relu4_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module relu4_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding relu4_inst [relu4 1.0]
Progress: Parameterizing module relu4_inst
Progress: Adding softmax_component_dpi_controller_bind_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module softmax_component_dpi_controller_bind_conduit_fanout_inst
Progress: Adding softmax_component_dpi_controller_enable_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module softmax_component_dpi_controller_enable_conduit_fanout_inst
Progress: Adding softmax_component_dpi_controller_implicit_ready_conduit_fanout_inst [avalon_conduit_fanout 1.0]
Progress: Parameterizing module softmax_component_dpi_controller_implicit_ready_conduit_fanout_inst
Progress: Adding softmax_inst [softmax 1.0]
Progress: Parameterizing module softmax_inst
Progress: Adding split_component_start_inst [avalon_split_multibit_conduit 1.0]
Progress: Parameterizing module split_component_start_inst
Progress: Adding stream_source_dpi_bfm_avgpooling1_in0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_avgpooling1_in0_inst
Progress: Adding stream_source_dpi_bfm_avgpooling1_out0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_avgpooling1_out0_inst
Progress: Adding stream_source_dpi_bfm_avgpooling2_in0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_avgpooling2_in0_inst
Progress: Adding stream_source_dpi_bfm_avgpooling2_out0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_avgpooling2_out0_inst
Progress: Adding stream_source_dpi_bfm_conv1_bias_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_conv1_bias_inst
Progress: Adding stream_source_dpi_bfm_conv1_in0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_conv1_in0_inst
Progress: Adding stream_source_dpi_bfm_conv1_kernel_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_conv1_kernel_inst
Progress: Adding stream_source_dpi_bfm_conv1_out0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_conv1_out0_inst
Progress: Adding stream_source_dpi_bfm_conv2_bias_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_conv2_bias_inst
Progress: Adding stream_source_dpi_bfm_conv2_in0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_conv2_in0_inst
Progress: Adding stream_source_dpi_bfm_conv2_kernel_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_conv2_kernel_inst
Progress: Adding stream_source_dpi_bfm_conv2_out0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_conv2_out0_inst
Progress: Adding stream_source_dpi_bfm_fc1_bias_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_fc1_bias_inst
Progress: Adding stream_source_dpi_bfm_fc1_in0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_fc1_in0_inst
Progress: Adding stream_source_dpi_bfm_fc1_out0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_fc1_out0_inst
Progress: Adding stream_source_dpi_bfm_fc1_weights_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_fc1_weights_inst
Progress: Adding stream_source_dpi_bfm_fc3_bias_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_fc3_bias_inst
Progress: Adding stream_source_dpi_bfm_fc3_in0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_fc3_in0_inst
Progress: Adding stream_source_dpi_bfm_fc3_out0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_fc3_out0_inst
Progress: Adding stream_source_dpi_bfm_fc3_weights_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_fc3_weights_inst
Progress: Adding stream_source_dpi_bfm_relu1_in0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_relu1_in0_inst
Progress: Adding stream_source_dpi_bfm_relu1_out0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_relu1_out0_inst
Progress: Adding stream_source_dpi_bfm_relu2_in0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_relu2_in0_inst
Progress: Adding stream_source_dpi_bfm_relu2_out0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_relu2_out0_inst
Progress: Adding stream_source_dpi_bfm_relu3_in0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_relu3_in0_inst
Progress: Adding stream_source_dpi_bfm_relu3_out0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_relu3_out0_inst
Progress: Adding stream_source_dpi_bfm_relu4_in0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_relu4_in0_inst
Progress: Adding stream_source_dpi_bfm_relu4_out0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_relu4_out0_inst
Progress: Adding stream_source_dpi_bfm_softmax_in0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_softmax_in0_inst
Progress: Adding stream_source_dpi_bfm_softmax_out0_inst [hls_sim_stream_source_dpi_bfm 1.0]
Progress: Parameterizing module stream_source_dpi_bfm_softmax_out0_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: tb.component_dpi_controller_avgpooling1_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_avgpooling1_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_avgpooling1_inst.dpi_control_stream_writes_active: Interface has no signals
Warning: tb.component_dpi_controller_avgpooling2_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_avgpooling2_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_avgpooling2_inst.dpi_control_stream_writes_active: Interface has no signals
Warning: tb.component_dpi_controller_conv1_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_conv1_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_conv1_inst.dpi_control_stream_writes_active: Interface has no signals
Warning: tb.component_dpi_controller_conv2_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_conv2_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_conv2_inst.dpi_control_stream_writes_active: Interface has no signals
Warning: tb.component_dpi_controller_fc1_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_fc1_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_fc1_inst.dpi_control_stream_writes_active: Interface has no signals
Warning: tb.component_dpi_controller_fc3_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_fc3_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_fc3_inst.dpi_control_stream_writes_active: Interface has no signals
Warning: tb.component_dpi_controller_relu1_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_relu1_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_relu1_inst.dpi_control_stream_writes_active: Interface has no signals
Warning: tb.component_dpi_controller_relu2_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_relu2_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_relu2_inst.dpi_control_stream_writes_active: Interface has no signals
Warning: tb.component_dpi_controller_relu3_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_relu3_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_relu3_inst.dpi_control_stream_writes_active: Interface has no signals
Warning: tb.component_dpi_controller_relu4_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_relu4_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_relu4_inst.dpi_control_stream_writes_active: Interface has no signals
Warning: tb.component_dpi_controller_softmax_inst.dpi_control_agents_ready: Interface has no signals
Warning: tb.component_dpi_controller_softmax_inst.dpi_control_agents_done: Interface has no signals
Warning: tb.component_dpi_controller_softmax_inst.dpi_control_stream_writes_active: Interface has no signals
Warning: tb.component_dpi_controller_avgpooling1_inst: component_dpi_controller_avgpooling1_inst.dpi_control_agents_ready must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_avgpooling1_inst: component_dpi_controller_avgpooling1_inst.dpi_control_agents_done must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_avgpooling1_inst: component_dpi_controller_avgpooling1_inst.dpi_control_stream_writes_active must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_avgpooling1_inst: component_dpi_controller_avgpooling1_inst.agent_busy must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_avgpooling1_inst: component_dpi_controller_avgpooling1_inst.readback_from_agents must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_avgpooling1_inst: component_dpi_controller_avgpooling1_inst.returndata must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_avgpooling2_inst: component_dpi_controller_avgpooling2_inst.dpi_control_agents_ready must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_avgpooling2_inst: component_dpi_controller_avgpooling2_inst.dpi_control_agents_done must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_avgpooling2_inst: component_dpi_controller_avgpooling2_inst.dpi_control_stream_writes_active must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_avgpooling2_inst: component_dpi_controller_avgpooling2_inst.agent_busy must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_avgpooling2_inst: component_dpi_controller_avgpooling2_inst.readback_from_agents must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_avgpooling2_inst: component_dpi_controller_avgpooling2_inst.returndata must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_conv1_inst: component_dpi_controller_conv1_inst.dpi_control_agents_ready must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_conv1_inst: component_dpi_controller_conv1_inst.dpi_control_agents_done must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_conv1_inst: component_dpi_controller_conv1_inst.dpi_control_stream_writes_active must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_conv1_inst: component_dpi_controller_conv1_inst.agent_busy must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_conv1_inst: component_dpi_controller_conv1_inst.readback_from_agents must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_conv1_inst: component_dpi_controller_conv1_inst.returndata must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_conv2_inst: component_dpi_controller_conv2_inst.dpi_control_agents_ready must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_conv2_inst: component_dpi_controller_conv2_inst.dpi_control_agents_done must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_conv2_inst: component_dpi_controller_conv2_inst.dpi_control_stream_writes_active must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_conv2_inst: component_dpi_controller_conv2_inst.agent_busy must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_conv2_inst: component_dpi_controller_conv2_inst.readback_from_agents must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_conv2_inst: component_dpi_controller_conv2_inst.returndata must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_fc1_inst: component_dpi_controller_fc1_inst.dpi_control_agents_ready must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_fc1_inst: component_dpi_controller_fc1_inst.dpi_control_agents_done must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_fc1_inst: component_dpi_controller_fc1_inst.dpi_control_stream_writes_active must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_fc1_inst: component_dpi_controller_fc1_inst.agent_busy must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_fc1_inst: component_dpi_controller_fc1_inst.readback_from_agents must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_fc1_inst: component_dpi_controller_fc1_inst.returndata must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_fc3_inst: component_dpi_controller_fc3_inst.dpi_control_agents_ready must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_fc3_inst: component_dpi_controller_fc3_inst.dpi_control_agents_done must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_fc3_inst: component_dpi_controller_fc3_inst.dpi_control_stream_writes_active must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_fc3_inst: component_dpi_controller_fc3_inst.agent_busy must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_fc3_inst: component_dpi_controller_fc3_inst.readback_from_agents must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_fc3_inst: component_dpi_controller_fc3_inst.returndata must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu1_inst: component_dpi_controller_relu1_inst.dpi_control_agents_ready must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu1_inst: component_dpi_controller_relu1_inst.dpi_control_agents_done must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu1_inst: component_dpi_controller_relu1_inst.dpi_control_stream_writes_active must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu1_inst: component_dpi_controller_relu1_inst.agent_busy must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu1_inst: component_dpi_controller_relu1_inst.readback_from_agents must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu1_inst: component_dpi_controller_relu1_inst.returndata must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu2_inst: component_dpi_controller_relu2_inst.dpi_control_agents_ready must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu2_inst: component_dpi_controller_relu2_inst.dpi_control_agents_done must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu2_inst: component_dpi_controller_relu2_inst.dpi_control_stream_writes_active must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu2_inst: component_dpi_controller_relu2_inst.agent_busy must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu2_inst: component_dpi_controller_relu2_inst.readback_from_agents must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu2_inst: component_dpi_controller_relu2_inst.returndata must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu3_inst: component_dpi_controller_relu3_inst.dpi_control_agents_ready must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu3_inst: component_dpi_controller_relu3_inst.dpi_control_agents_done must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu3_inst: component_dpi_controller_relu3_inst.dpi_control_stream_writes_active must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu3_inst: component_dpi_controller_relu3_inst.agent_busy must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu3_inst: component_dpi_controller_relu3_inst.readback_from_agents must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu3_inst: component_dpi_controller_relu3_inst.returndata must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu4_inst: component_dpi_controller_relu4_inst.dpi_control_agents_ready must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu4_inst: component_dpi_controller_relu4_inst.dpi_control_agents_done must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu4_inst: component_dpi_controller_relu4_inst.dpi_control_stream_writes_active must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu4_inst: component_dpi_controller_relu4_inst.agent_busy must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu4_inst: component_dpi_controller_relu4_inst.readback_from_agents must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_relu4_inst: component_dpi_controller_relu4_inst.returndata must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_softmax_inst: component_dpi_controller_softmax_inst.dpi_control_agents_ready must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_softmax_inst: component_dpi_controller_softmax_inst.dpi_control_agents_done must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_softmax_inst: component_dpi_controller_softmax_inst.dpi_control_stream_writes_active must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_softmax_inst: component_dpi_controller_softmax_inst.agent_busy must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_softmax_inst: component_dpi_controller_softmax_inst.readback_from_agents must be exported, or connected to a matching conduit.
Warning: tb.component_dpi_controller_softmax_inst: component_dpi_controller_softmax_inst.returndata must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_avgpooling1_in0_inst: stream_source_dpi_bfm_avgpooling1_in0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_avgpooling1_out0_inst: stream_source_dpi_bfm_avgpooling1_out0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_avgpooling2_in0_inst: stream_source_dpi_bfm_avgpooling2_in0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_avgpooling2_out0_inst: stream_source_dpi_bfm_avgpooling2_out0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_conv1_bias_inst: stream_source_dpi_bfm_conv1_bias_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_conv1_in0_inst: stream_source_dpi_bfm_conv1_in0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_conv1_kernel_inst: stream_source_dpi_bfm_conv1_kernel_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_conv1_out0_inst: stream_source_dpi_bfm_conv1_out0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_conv2_bias_inst: stream_source_dpi_bfm_conv2_bias_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_conv2_in0_inst: stream_source_dpi_bfm_conv2_in0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_conv2_kernel_inst: stream_source_dpi_bfm_conv2_kernel_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_conv2_out0_inst: stream_source_dpi_bfm_conv2_out0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_fc1_bias_inst: stream_source_dpi_bfm_fc1_bias_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_fc1_in0_inst: stream_source_dpi_bfm_fc1_in0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_fc1_out0_inst: stream_source_dpi_bfm_fc1_out0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_fc1_weights_inst: stream_source_dpi_bfm_fc1_weights_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_fc3_bias_inst: stream_source_dpi_bfm_fc3_bias_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_fc3_in0_inst: stream_source_dpi_bfm_fc3_in0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_fc3_out0_inst: stream_source_dpi_bfm_fc3_out0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_fc3_weights_inst: stream_source_dpi_bfm_fc3_weights_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_relu1_in0_inst: stream_source_dpi_bfm_relu1_in0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_relu1_out0_inst: stream_source_dpi_bfm_relu1_out0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_relu2_in0_inst: stream_source_dpi_bfm_relu2_in0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_relu2_out0_inst: stream_source_dpi_bfm_relu2_out0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_relu3_in0_inst: stream_source_dpi_bfm_relu3_in0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_relu3_out0_inst: stream_source_dpi_bfm_relu3_out0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_relu4_in0_inst: stream_source_dpi_bfm_relu4_in0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_relu4_out0_inst: stream_source_dpi_bfm_relu4_out0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_softmax_in0_inst: stream_source_dpi_bfm_softmax_in0_inst.source must be exported, or connected to a matching conduit.
Warning: tb.stream_source_dpi_bfm_softmax_out0_inst: stream_source_dpi_bfm_softmax_out0_inst.source must be exported, or connected to a matching conduit.
Info: tb: Generating tb "tb" for SIM_VERILOG
Info: avgpooling1_component_dpi_controller_bind_conduit_fanout_inst: "tb" instantiated avalon_conduit_fanout "avgpooling1_component_dpi_controller_bind_conduit_fanout_inst"
Info: avgpooling1_component_dpi_controller_implicit_ready_conduit_fanout_inst: "tb" instantiated avalon_conduit_fanout "avgpooling1_component_dpi_controller_implicit_ready_conduit_fanout_inst"
Info: avgpooling1_inst: "tb" instantiated avgpooling1 "avgpooling1_inst"
Info: avgpooling2_inst: "tb" instantiated avgpooling2 "avgpooling2_inst"
Info: clock_reset_inst: "tb" instantiated hls_sim_clock_reset "clock_reset_inst"
Info: component_dpi_controller_avgpooling1_inst: "tb" instantiated hls_sim_component_dpi_controller "component_dpi_controller_avgpooling1_inst"
Info: concatenate_component_done_inst: "tb" instantiated avalon_concatenate_singlebit_conduits "concatenate_component_done_inst"
Info: conv1_component_dpi_controller_bind_conduit_fanout_inst: "tb" instantiated avalon_conduit_fanout "conv1_component_dpi_controller_bind_conduit_fanout_inst"
Info: conv1_component_dpi_controller_implicit_ready_conduit_fanout_inst: "tb" instantiated avalon_conduit_fanout "conv1_component_dpi_controller_implicit_ready_conduit_fanout_inst"
Info: conv1_inst: "tb" instantiated conv1 "conv1_inst"
Info: conv2_inst: "tb" instantiated conv2 "conv2_inst"
Info: fc1_inst: "tb" instantiated fc1 "fc1_inst"
Info: fc3_inst: "tb" instantiated fc3 "fc3_inst"
Info: main_dpi_controller_inst: "tb" instantiated hls_sim_main_dpi_controller "main_dpi_controller_inst"
Info: mm_agent_dpi_bfm_avgpooling1_avmm_0_rw_inst: "tb" instantiated hls_sim_mm_agent_dpi_bfm "mm_agent_dpi_bfm_avgpooling1_avmm_0_rw_inst"
Info: relu1_inst: "tb" instantiated relu1 "relu1_inst"
Info: relu2_inst: "tb" instantiated relu2 "relu2_inst"
Info: relu3_inst: "tb" instantiated relu3 "relu3_inst"
Info: relu4_inst: "tb" instantiated relu4 "relu4_inst"
Info: softmax_inst: "tb" instantiated softmax "softmax_inst"
Info: split_component_start_inst: "tb" instantiated avalon_split_multibit_conduit "split_component_start_inst"
Info: stream_source_dpi_bfm_avgpooling1_in0_inst: "tb" instantiated hls_sim_stream_source_dpi_bfm "stream_source_dpi_bfm_avgpooling1_in0_inst"
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hls_sim_stream_source_dpi_bfm.sv
Info: irq_mapper: "tb" instantiated altera_irq_mapper "irq_mapper"
Info: avgpooling1_internal_inst: "avgpooling1_inst" instantiated avgpooling1_internal "avgpooling1_internal_inst"
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv
Info: avgpooling2_internal_inst: "avgpooling2_inst" instantiated avgpooling2_internal "avgpooling2_internal_inst"
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/dspba_library_ver.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_data_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_altera_syncram_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_scfifo_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_decoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_encoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_ram_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_staging_reg.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mid_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_one_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_zero_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo_zero_width.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_high_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_low_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_zero_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fanout_pipeline.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_std_synchronizer_nocut.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_threshold.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_handler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_lfsr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mlab_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_parameter_assert.svh
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pop.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_push.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_token_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pipeline.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_buffer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_enable_sink.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_memory_depth_quantization_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_shift_register_no_reset.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwdsrc.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_full_detector.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_decr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwddst.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_top.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_permute_address.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_pipelined.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_enabled.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_basic_coalescer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_simple.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_host.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_bursting_load_stores.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_non_aligned_write.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_read_cache.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_atomic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_prefetch_block.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_wide_wrapper.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming_prefetch.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_aligned_burst_coalesced_lsu.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_toggle_detect.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_debug_mem.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_write.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_read.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo_stall_valid_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_global_load_store.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_burst_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_coalescer_dynamic_timeout.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_data_aligner.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_cache.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_unaligned_controller.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_word_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_kernel_downstream.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_loop_profiler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_loop_limiter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_wire.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_avm_to_ic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_host_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_rrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_wrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb2.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_to_avm.v
Info: conv1_internal_inst: "conv1_inst" instantiated conv1_internal "conv1_internal_inst"
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/dspba_library_ver.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_data_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_altera_syncram_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_scfifo_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_decoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_encoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_ram_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_staging_reg.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mid_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_one_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_zero_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo_zero_width.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_high_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_low_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_zero_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fanout_pipeline.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_std_synchronizer_nocut.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_threshold.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_handler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_lfsr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mlab_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_parameter_assert.svh
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pop.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_push.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_token_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pipeline.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_buffer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_enable_sink.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_memory_depth_quantization_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_shift_register_no_reset.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwdsrc.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_full_detector.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_decr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwddst.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_top.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_permute_address.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_pipelined.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_enabled.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_basic_coalescer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_simple.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_host.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_bursting_load_stores.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_non_aligned_write.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_read_cache.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_atomic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_prefetch_block.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_wide_wrapper.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming_prefetch.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_aligned_burst_coalesced_lsu.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_toggle_detect.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_debug_mem.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_write.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_read.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo_stall_valid_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_global_load_store.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_burst_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_coalescer_dynamic_timeout.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_data_aligner.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_cache.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_unaligned_controller.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_word_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_kernel_downstream.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_loop_profiler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_loop_limiter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_wire.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_avm_to_ic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_host_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_rrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_wrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb2.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_to_avm.v
Info: conv2_internal_inst: "conv2_inst" instantiated conv2_internal "conv2_internal_inst"
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/dspba_library_ver.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_data_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_altera_syncram_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_scfifo_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_decoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_encoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_ram_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_staging_reg.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mid_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_one_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_zero_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo_zero_width.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_high_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_low_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_zero_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fanout_pipeline.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_std_synchronizer_nocut.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_threshold.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_handler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_lfsr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mlab_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_parameter_assert.svh
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pop.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_push.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_token_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pipeline.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_buffer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_enable_sink.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_memory_depth_quantization_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_shift_register_no_reset.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwdsrc.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_full_detector.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_decr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwddst.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_top.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_permute_address.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_pipelined.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_enabled.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_basic_coalescer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_simple.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_host.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_bursting_load_stores.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_non_aligned_write.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_read_cache.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_atomic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_prefetch_block.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_wide_wrapper.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming_prefetch.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_aligned_burst_coalesced_lsu.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_toggle_detect.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_debug_mem.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_write.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_read.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo_stall_valid_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_global_load_store.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_burst_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_coalescer_dynamic_timeout.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_data_aligner.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_cache.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_unaligned_controller.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_word_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_kernel_downstream.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_loop_profiler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_loop_limiter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_wire.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_avm_to_ic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_host_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_rrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_wrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb2.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_to_avm.v
Info: fc1_internal_inst: "fc1_inst" instantiated fc1_internal "fc1_internal_inst"
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/dspba_library_ver.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_data_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_altera_syncram_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_scfifo_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_decoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_encoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_ram_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_staging_reg.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mid_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_one_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_zero_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo_zero_width.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_high_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_low_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_zero_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fanout_pipeline.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_std_synchronizer_nocut.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_threshold.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_handler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_lfsr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mlab_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_parameter_assert.svh
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pop.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_push.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_token_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pipeline.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_buffer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_enable_sink.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_memory_depth_quantization_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_shift_register_no_reset.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwdsrc.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_full_detector.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_decr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwddst.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_top.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_permute_address.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_pipelined.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_enabled.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_basic_coalescer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_simple.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_host.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_bursting_load_stores.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_non_aligned_write.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_read_cache.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_atomic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_prefetch_block.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_wide_wrapper.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming_prefetch.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_aligned_burst_coalesced_lsu.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_toggle_detect.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_debug_mem.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_write.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_read.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo_stall_valid_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_global_load_store.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_burst_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_coalescer_dynamic_timeout.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_data_aligner.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_cache.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_unaligned_controller.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_word_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_kernel_downstream.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_loop_profiler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_loop_limiter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_wire.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_avm_to_ic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_host_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_rrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_wrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb2.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_to_avm.v
Info: fc3_internal_inst: "fc3_inst" instantiated fc3_internal "fc3_internal_inst"
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/dspba_library_ver.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_data_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_altera_syncram_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_scfifo_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_decoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_encoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_ram_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_staging_reg.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mid_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_one_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_zero_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo_zero_width.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_high_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_low_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_zero_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fanout_pipeline.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_std_synchronizer_nocut.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_threshold.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_handler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_lfsr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mlab_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_parameter_assert.svh
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pop.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_push.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_token_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pipeline.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_buffer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_enable_sink.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_memory_depth_quantization_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_shift_register_no_reset.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwdsrc.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_full_detector.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_decr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwddst.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_top.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_permute_address.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_pipelined.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_enabled.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_basic_coalescer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_simple.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_host.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_bursting_load_stores.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_non_aligned_write.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_read_cache.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_atomic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_prefetch_block.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_wide_wrapper.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming_prefetch.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_aligned_burst_coalesced_lsu.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_toggle_detect.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_debug_mem.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_write.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_read.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo_stall_valid_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_global_load_store.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_burst_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_coalescer_dynamic_timeout.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_data_aligner.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_cache.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_unaligned_controller.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_word_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_kernel_downstream.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_loop_profiler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_loop_limiter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_wire.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_avm_to_ic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_host_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_rrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_wrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb2.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_to_avm.v
Info: relu1_internal_inst: "relu1_inst" instantiated relu1_internal "relu1_internal_inst"
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/dspba_library_ver.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_data_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_altera_syncram_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_scfifo_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_decoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_encoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_ram_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_staging_reg.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mid_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_one_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_zero_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo_zero_width.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_high_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_low_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_zero_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fanout_pipeline.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_std_synchronizer_nocut.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_threshold.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_handler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_lfsr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mlab_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_parameter_assert.svh
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pop.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_push.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_token_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pipeline.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_buffer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_enable_sink.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_memory_depth_quantization_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_shift_register_no_reset.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwdsrc.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_full_detector.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_decr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwddst.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_top.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_permute_address.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_pipelined.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_enabled.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_basic_coalescer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_simple.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_host.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_bursting_load_stores.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_non_aligned_write.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_read_cache.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_atomic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_prefetch_block.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_wide_wrapper.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming_prefetch.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_aligned_burst_coalesced_lsu.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_toggle_detect.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_debug_mem.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_write.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_read.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo_stall_valid_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_global_load_store.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_burst_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_coalescer_dynamic_timeout.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_data_aligner.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_cache.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_unaligned_controller.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_word_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_kernel_downstream.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_loop_profiler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_loop_limiter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_wire.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_avm_to_ic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_host_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_rrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_wrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb2.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_to_avm.v
Info: relu2_internal_inst: "relu2_inst" instantiated relu2_internal "relu2_internal_inst"
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/dspba_library_ver.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_data_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_altera_syncram_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_scfifo_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_decoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_encoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_ram_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_staging_reg.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mid_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_one_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_zero_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo_zero_width.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_high_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_low_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_zero_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fanout_pipeline.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_std_synchronizer_nocut.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_threshold.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_handler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_lfsr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mlab_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_parameter_assert.svh
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pop.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_push.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_token_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pipeline.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_buffer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_enable_sink.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_memory_depth_quantization_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_shift_register_no_reset.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwdsrc.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_full_detector.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_decr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwddst.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_top.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_permute_address.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_pipelined.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_enabled.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_basic_coalescer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_simple.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_host.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_bursting_load_stores.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_non_aligned_write.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_read_cache.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_atomic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_prefetch_block.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_wide_wrapper.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming_prefetch.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_aligned_burst_coalesced_lsu.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_toggle_detect.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_debug_mem.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_write.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_read.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo_stall_valid_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_global_load_store.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_burst_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_coalescer_dynamic_timeout.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_data_aligner.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_cache.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_unaligned_controller.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_word_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_kernel_downstream.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_loop_profiler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_loop_limiter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_wire.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_avm_to_ic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_host_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_rrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_wrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb2.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_to_avm.v
Info: relu3_internal_inst: "relu3_inst" instantiated relu3_internal "relu3_internal_inst"
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/dspba_library_ver.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_data_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_altera_syncram_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_scfifo_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_decoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_encoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_ram_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_staging_reg.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mid_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_one_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_zero_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo_zero_width.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_high_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_low_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_zero_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fanout_pipeline.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_std_synchronizer_nocut.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_threshold.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_handler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_lfsr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mlab_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_parameter_assert.svh
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pop.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_push.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_token_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pipeline.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_buffer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_enable_sink.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_memory_depth_quantization_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_shift_register_no_reset.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwdsrc.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwddst.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_top.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_permute_address.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_pipelined.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_enabled.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_basic_coalescer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_simple.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_host.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_bursting_load_stores.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_non_aligned_write.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_read_cache.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_atomic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_prefetch_block.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_wide_wrapper.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming_prefetch.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_aligned_burst_coalesced_lsu.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_toggle_detect.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_debug_mem.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_write.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_read.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo_stall_valid_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_global_load_store.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_burst_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_coalescer_dynamic_timeout.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_data_aligner.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_cache.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_unaligned_controller.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_word_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_kernel_downstream.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_full_detector.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_decr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_loop_profiler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_loop_limiter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_wire.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_avm_to_ic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_host_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_rrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_wrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb2.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_to_avm.v
Info: relu4_internal_inst: "relu4_inst" instantiated relu4_internal "relu4_internal_inst"
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/dspba_library_ver.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_data_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_altera_syncram_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_scfifo_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_decoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_encoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_ram_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_staging_reg.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mid_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_one_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_zero_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo_zero_width.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_high_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_low_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_zero_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fanout_pipeline.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_std_synchronizer_nocut.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_threshold.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_handler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_lfsr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mlab_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_parameter_assert.svh
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pop.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_push.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_token_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pipeline.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_buffer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_enable_sink.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_memory_depth_quantization_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_shift_register_no_reset.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwdsrc.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwddst.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_top.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_permute_address.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_pipelined.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_enabled.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_basic_coalescer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_simple.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_host.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_bursting_load_stores.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_non_aligned_write.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_read_cache.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_atomic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_prefetch_block.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_wide_wrapper.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming_prefetch.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_aligned_burst_coalesced_lsu.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_toggle_detect.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_debug_mem.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_write.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_read.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo_stall_valid_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_global_load_store.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_burst_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_coalescer_dynamic_timeout.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_data_aligner.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_cache.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_unaligned_controller.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_word_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_kernel_downstream.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_full_detector.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_decr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_loop_profiler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_loop_limiter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_wire.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_avm_to_ic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_host_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_rrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_wrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb2.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_to_avm.v
Info: softmax_internal_inst: "softmax_inst" instantiated softmax_internal "softmax_internal_inst"
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/dspba_library_ver.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_data_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_altera_syncram_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_scfifo_wrapped.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_decoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ecc_encoder.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ll_ram_fifo.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_valid_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_staging_reg.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mid_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_one_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_latency_zero_ram_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_fifo_zero_width.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_high_speed_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_low_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_zero_latency_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fanout_pipeline.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_std_synchronizer_nocut.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_threshold.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_handler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_lfsr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_mlab_fifo.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_parameter_assert.svh
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pop.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_push.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_token_fifo_counter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_pipeline.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_dspba_buffer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_enable_sink.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_memory_depth_quantization_pkg.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iord_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_shift_register_no_reset.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwdsrc.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ffwddst.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_top.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_permute_address.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_pipelined.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_enabled.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_basic_coalescer.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_simple.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_host.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_bursting_load_stores.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_non_aligned_write.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_read_cache.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_atomic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_prefetch_block.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_wide_wrapper.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_streaming_prefetch.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_aligned_burst_coalesced_lsu.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_toggle_detect.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_debug_mem.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_write.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/lsu_burst_coalesced_pipelined_read.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_fifo_stall_valid_lookahead.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_global_load_store.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_burst_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_coalescer_dynamic_timeout.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_data_aligner.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_cache.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_read_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_unaligned_controller.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_word_coalescer.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_data_alignment.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_lsu_write_kernel_downstream.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_full_detector.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_tessellated_incr_decr_decr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_latency.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_iowr_stall_valid.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_loop_profiler.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/hld_sim_latency_tracker.sv
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_loop_limiter.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_reset_wire.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_avm_to_ic.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_host_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_intf.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_endpoint.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_rrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_agent_wrp.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_arb2.v
Info: Reusing file C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/submodules/acl_ic_to_avm.v
Info: tb: Done "tb" with 35 modules, 2023 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\Admins\Downloads\vscode_project\c_lenet5\c_hls\test-fpga.prj\verification\tb\tb.spd --output-directory=C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Admins\Downloads\vscode_project\c_lenet5\c_hls\test-fpga.prj\verification\tb\tb.spd --output-directory=C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	35 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Admins/Downloads/vscode_project/c_lenet5/c_hls/test-fpga.prj/verification/tb/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
