{"hierarchy":{"top_level":5,"1":{"insts":{"m_mn14":2,"m_mp2":3,"m_mn11":2,"m_mp3":3,"m_mp9":3,"m_mp14":3,"m_mn4":2,"m_mn10":2,"m_mp7":3,"m_mn3":2,"m_mn1":2,"m_mp5":3,"m_mn9":2,"m_mn12":2,"m_mp12":3,"m_mn8":2,"m_mn2":2,"m_mp6":3,"m_mp8":3,"m_mn13":2,"m_mp4":3,"m_mp10":3,"m_mp1":3,"m_mn5":2,"m_mp13":3,"m_mp11":3,"m_mn7":2,"m_mn6":2}},"7":{"insts":{"m_i_24_0":3,"m_i_24":3,"m_i_0_14":2,"m_i_42":3,"m_i_0_14_47":2,"m_i_24_1":3,"m_i_0":2,"m_i_24_0_64":3,"m_i_24_1_48":3,"m_i_0_15_63":2,"m_i_0_15":2,"m_i_17":2}},"5":{"insts":{"xi1":7,"xi0":1,"xi2":7}},"4":{"insts":{"m_i_24":3,"m_i_24_0":3,"m_i_24_3_19":3,"m_i_0_14":2,"m_i_42":3,"m_i_0_14_47":2,"m_i_0_6":2,"m_i_24_1":3,"m_i_24_8":3,"m_i_0":2,"m_i_0_13":2,"m_i_24_0_64":3,"m_i_24_1_48":3,"m_i_24_3":3,"m_i_0_15":2,"m_i_0_15_63":2,"m_i_0_6_6":2,"m_i_17":2}},"6":{"insts":{"m_i_24":3,"m_i_24_0":3,"m_i_0_14":2,"m_i_42":3,"m_i_0_14_47":2,"m_i_0_6":2,"m_i_24_1":3,"m_i_0":2,"m_i_24_0_64":3,"m_i_24_1_48":3,"m_i_24_3":3,"m_i_0_15":2,"m_i_0_15_63":2,"m_i_17":2}}},"modelMap":{"PMOS_VTL":[3],"TBUF_X1":[7],"DFF_X1":[1],"NMOS_VTL":[2],"TBUF_X4":[4],"TBUF_X2":[6]},"cellviews":[["cad5","DFF_X1","schematic"],["analogLib","nmos4","hspiceD"],["analogLib","pmos4","hspiceD"],["cad5","TBUF_X4","schematic"],["cad5","TDFF_X1_2","schematic"],["cad5","TBUF_X2","schematic"],["cad5","TBUF_X1","schematic"]]}
