{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 12:53:07 2007 " "Info: Processing started: Tue Nov 27 12:53:07 2007" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off ha_add -c ha_add " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off ha_add -c ha_add" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha_add.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ha_add.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ha_add " "Info: Found entity 1: ha_add" {  } { { "ha_add.bdf" "" { Schematic "D:/061300423/add/ha_add.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_add.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fa_add.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fa_add " "Info: Found entity 1: fa_add" {  } { { "fa_add.bdf" "" { Schematic "D:/061300423/add/fa_add.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file add2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Info: Found entity 1: add2" {  } { { "add2.bdf" "" { Schematic "D:/061300423/add/add2.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exhange.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exhange.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exhange " "Info: Found entity 1: exhange" {  } { { "exhange.bdf" "" { Schematic "D:/061300423/add/exhange.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "14 " "Info: Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "5 " "Info: Implemented 5 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 12:53:07 2007 " "Info: Processing ended: Tue Nov 27 12:53:07 2007" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
