[16:32:14.777] <TB3>     INFO: *** Welcome to pxar ***
[16:32:14.777] <TB3>     INFO: *** Today: 2016/04/14
[16:32:14.784] <TB3>     INFO: *** Version: b2a7-dirty
[16:32:14.784] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C15.dat
[16:32:14.785] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:32:14.785] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//defaultMaskFile.dat
[16:32:14.785] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters_C15.dat
[16:32:14.862] <TB3>     INFO:         clk: 4
[16:32:14.862] <TB3>     INFO:         ctr: 4
[16:32:14.862] <TB3>     INFO:         sda: 19
[16:32:14.862] <TB3>     INFO:         tin: 9
[16:32:14.862] <TB3>     INFO:         level: 15
[16:32:14.862] <TB3>     INFO:         triggerdelay: 0
[16:32:14.862] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:32:14.862] <TB3>     INFO: Log level: DEBUG
[16:32:14.873] <TB3>     INFO: Found DTB DTB_WRE7QJ
[16:32:14.892] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[16:32:14.896] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[16:32:14.898] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[16:32:16.458] <TB3>     INFO: DUT info: 
[16:32:16.458] <TB3>     INFO: The DUT currently contains the following objects:
[16:32:16.458] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:32:16.458] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[16:32:16.458] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[16:32:16.458] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:32:16.458] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:16.458] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:32:16.459] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:32:16.460] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:32:16.461] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:32:16.466] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32980992
[16:32:16.466] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1894f20
[16:32:16.466] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x180b770
[16:32:16.466] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0889d94010
[16:32:16.466] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f088ffff510
[16:32:16.466] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33046528 fPxarMemory = 0x7f0889d94010
[16:32:16.467] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[16:32:16.468] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[16:32:16.468] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[16:32:16.468] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:32:16.868] <TB3>     INFO: enter 'restricted' command line mode
[16:32:16.868] <TB3>     INFO: enter test to run
[16:32:16.869] <TB3>     INFO:   test: FPIXTest no parameter change
[16:32:16.869] <TB3>     INFO:   running: fpixtest
[16:32:16.869] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:32:16.871] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:32:16.871] <TB3>     INFO: ######################################################################
[16:32:16.871] <TB3>     INFO: PixTestFPIXTest::doTest()
[16:32:16.871] <TB3>     INFO: ######################################################################
[16:32:16.875] <TB3>     INFO: ######################################################################
[16:32:16.875] <TB3>     INFO: PixTestPretest::doTest()
[16:32:16.875] <TB3>     INFO: ######################################################################
[16:32:16.877] <TB3>     INFO:    ----------------------------------------------------------------------
[16:32:16.877] <TB3>     INFO:    PixTestPretest::programROC() 
[16:32:16.877] <TB3>     INFO:    ----------------------------------------------------------------------
[16:32:34.893] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:32:34.893] <TB3>     INFO: IA differences per ROC:  16.9 19.3 19.3 17.7 19.3 16.9 16.9 16.1 19.3 16.9 16.1 18.5 18.5 17.7 17.7 20.1
[16:32:34.965] <TB3>     INFO:    ----------------------------------------------------------------------
[16:32:34.965] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:32:34.965] <TB3>     INFO:    ----------------------------------------------------------------------
[16:32:35.067] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[16:32:35.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.1688 mA
[16:32:35.270] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 24.5687 mA
[16:32:35.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 24.5687 mA
[16:32:35.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  85 Ia 23.7688 mA
[16:32:35.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  86 Ia 24.5687 mA
[16:32:35.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  84 Ia 23.7688 mA
[16:32:35.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  85 Ia 24.5687 mA
[16:32:35.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  83 Ia 23.7688 mA
[16:32:35.977] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  84 Ia 23.7688 mA
[16:32:36.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 23.7688 mA
[16:32:36.178] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  86 Ia 24.5687 mA
[16:32:36.279] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  84 Ia 23.7688 mA
[16:32:36.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.5687 mA
[16:32:36.481] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  76 Ia 24.5687 mA
[16:32:36.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  74 Ia 23.7688 mA
[16:32:36.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  75 Ia 23.7688 mA
[16:32:36.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  76 Ia 24.5687 mA
[16:32:36.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  74 Ia 23.7688 mA
[16:32:36.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  75 Ia 23.7688 mA
[16:32:37.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  76 Ia 24.5687 mA
[16:32:37.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  74 Ia 23.7688 mA
[16:32:37.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  75 Ia 23.7688 mA
[16:32:37.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  76 Ia 23.7688 mA
[16:32:37.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  77 Ia 24.5687 mA
[16:32:37.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.5687 mA
[16:32:37.691] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  76 Ia 24.5687 mA
[16:32:37.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  74 Ia 23.7688 mA
[16:32:37.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  75 Ia 23.7688 mA
[16:32:37.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  76 Ia 23.7688 mA
[16:32:38.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  77 Ia 24.5687 mA
[16:32:38.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  75 Ia 23.7688 mA
[16:32:38.297] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  76 Ia 23.7688 mA
[16:32:38.398] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  77 Ia 24.5687 mA
[16:32:38.499] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  75 Ia 23.7688 mA
[16:32:38.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  76 Ia 23.7688 mA
[16:32:38.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  77 Ia 24.5687 mA
[16:32:38.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9688 mA
[16:32:38.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.5687 mA
[16:32:38.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  82 Ia 24.5687 mA
[16:32:39.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  80 Ia 24.5687 mA
[16:32:39.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  78 Ia 22.9688 mA
[16:32:39.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 24.5687 mA
[16:32:39.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  82 Ia 24.5687 mA
[16:32:39.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  80 Ia 23.7688 mA
[16:32:39.608] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  81 Ia 24.5687 mA
[16:32:39.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  79 Ia 23.7688 mA
[16:32:39.810] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  80 Ia 24.5687 mA
[16:32:39.911] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  78 Ia 22.9688 mA
[16:32:40.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.5687 mA
[16:32:40.113] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  76 Ia 24.5687 mA
[16:32:40.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  74 Ia 23.7688 mA
[16:32:40.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  75 Ia 23.7688 mA
[16:32:40.415] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  76 Ia 23.7688 mA
[16:32:40.516] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  77 Ia 24.5687 mA
[16:32:40.617] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  75 Ia 23.7688 mA
[16:32:40.718] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  76 Ia 23.7688 mA
[16:32:40.819] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  77 Ia 24.5687 mA
[16:32:40.920] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  75 Ia 23.7688 mA
[16:32:41.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  76 Ia 23.7688 mA
[16:32:41.121] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  77 Ia 24.5687 mA
[16:32:41.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.1688 mA
[16:32:41.324] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 24.5687 mA
[16:32:41.425] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  87 Ia 24.5687 mA
[16:32:41.526] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  85 Ia 24.5687 mA
[16:32:41.626] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 23.7688 mA
[16:32:41.727] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  84 Ia 23.7688 mA
[16:32:41.828] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  85 Ia 24.5687 mA
[16:32:41.929] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  83 Ia 23.7688 mA
[16:32:42.030] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  84 Ia 24.5687 mA
[16:32:42.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  82 Ia 23.7688 mA
[16:32:42.232] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 23.7688 mA
[16:32:42.332] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  84 Ia 23.7688 mA
[16:32:42.434] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.9688 mA
[16:32:42.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 24.5687 mA
[16:32:42.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  82 Ia 23.7688 mA
[16:32:42.736] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  83 Ia 24.5687 mA
[16:32:42.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  81 Ia 23.7688 mA
[16:32:42.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  82 Ia 23.7688 mA
[16:32:43.038] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  83 Ia 24.5687 mA
[16:32:43.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  81 Ia 23.7688 mA
[16:32:43.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  82 Ia 23.7688 mA
[16:32:43.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  83 Ia 23.7688 mA
[16:32:43.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  84 Ia 24.5687 mA
[16:32:43.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  82 Ia 23.7688 mA
[16:32:43.644] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.3688 mA
[16:32:43.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  94 Ia 25.3687 mA
[16:32:43.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 24.5687 mA
[16:32:43.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 23.7688 mA
[16:32:44.047] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  86 Ia 23.7688 mA
[16:32:44.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  87 Ia 24.5687 mA
[16:32:44.249] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  85 Ia 23.7688 mA
[16:32:44.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  86 Ia 23.7688 mA
[16:32:44.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  87 Ia 24.5687 mA
[16:32:44.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 23.7688 mA
[16:32:44.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  86 Ia 23.7688 mA
[16:32:44.753] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  87 Ia 24.5687 mA
[16:32:44.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.5687 mA
[16:32:44.955] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  76 Ia 24.5687 mA
[16:32:45.056] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  74 Ia 23.7688 mA
[16:32:45.157] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  75 Ia 23.7688 mA
[16:32:45.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  76 Ia 23.7688 mA
[16:32:45.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  77 Ia 24.5687 mA
[16:32:45.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  75 Ia 23.7688 mA
[16:32:45.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  76 Ia 23.7688 mA
[16:32:45.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  77 Ia 24.5687 mA
[16:32:45.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 23.7688 mA
[16:32:45.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  76 Ia 23.7688 mA
[16:32:45.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  77 Ia 24.5687 mA
[16:32:46.065] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.1688 mA
[16:32:46.166] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  89 Ia 24.5687 mA
[16:32:46.266] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  87 Ia 24.5687 mA
[16:32:46.367] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 24.5687 mA
[16:32:46.469] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 23.7688 mA
[16:32:46.569] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  84 Ia 23.7688 mA
[16:32:46.670] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  85 Ia 24.5687 mA
[16:32:46.771] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  83 Ia 24.5687 mA
[16:32:46.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  81 Ia 22.9688 mA
[16:32:46.973] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  87 Ia 24.5687 mA
[16:32:47.074] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  85 Ia 23.7688 mA
[16:32:47.175] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  86 Ia 24.5687 mA
[16:32:47.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.3688 mA
[16:32:47.377] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  94 Ia 24.5687 mA
[16:32:47.478] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  92 Ia 24.5687 mA
[16:32:47.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  90 Ia 24.5687 mA
[16:32:47.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  88 Ia 23.7688 mA
[16:32:47.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  89 Ia 23.7688 mA
[16:32:47.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  90 Ia 23.7688 mA
[16:32:47.983] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  91 Ia 23.7688 mA
[16:32:48.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  92 Ia 24.5687 mA
[16:32:48.185] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  90 Ia 23.7688 mA
[16:32:48.286] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  91 Ia 23.7688 mA
[16:32:48.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  92 Ia 24.5687 mA
[16:32:48.489] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.7688 mA
[16:32:48.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.7688 mA
[16:32:48.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 24.5687 mA
[16:32:48.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  78 Ia 23.7688 mA
[16:32:48.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 23.7688 mA
[16:32:48.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 24.5687 mA
[16:32:49.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 23.7688 mA
[16:32:49.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  79 Ia 23.7688 mA
[16:32:49.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  80 Ia 24.5687 mA
[16:32:49.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  78 Ia 23.7688 mA
[16:32:49.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  79 Ia 23.7688 mA
[16:32:49.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  80 Ia 24.5687 mA
[16:32:49.698] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.9688 mA
[16:32:49.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 25.3687 mA
[16:32:49.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  77 Ia 22.9688 mA
[16:32:49.001] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  83 Ia 24.5687 mA
[16:32:50.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  81 Ia 24.5687 mA
[16:32:50.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  79 Ia 23.7688 mA
[16:32:50.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  80 Ia 24.5687 mA
[16:32:50.403] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  78 Ia 23.7688 mA
[16:32:50.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  79 Ia 24.5687 mA
[16:32:50.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  77 Ia 22.9688 mA
[16:32:50.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  83 Ia 24.5687 mA
[16:32:50.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  81 Ia 24.5687 mA
[16:32:50.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.1688 mA
[16:32:51.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 24.5687 mA
[16:32:51.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  87 Ia 24.5687 mA
[16:32:51.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 24.5687 mA
[16:32:51.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  83 Ia 23.7688 mA
[16:32:51.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  84 Ia 23.7688 mA
[16:32:51.513] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  85 Ia 24.5687 mA
[16:32:51.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  83 Ia 23.7688 mA
[16:32:51.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  84 Ia 24.5687 mA
[16:32:51.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  82 Ia 23.7688 mA
[16:32:51.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  83 Ia 24.5687 mA
[16:32:52.017] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  81 Ia 23.7688 mA
[16:32:52.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.9688 mA
[16:32:52.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 24.5687 mA
[16:32:52.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  82 Ia 24.5687 mA
[16:32:52.422] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  80 Ia 24.5687 mA
[16:32:52.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 22.9688 mA
[16:32:52.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  84 Ia 24.5687 mA
[16:32:52.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  82 Ia 24.5687 mA
[16:32:52.824] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  80 Ia 23.7688 mA
[16:32:52.925] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  81 Ia 24.5687 mA
[16:32:53.026] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  79 Ia 23.7688 mA
[16:32:53.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  80 Ia 24.5687 mA
[16:32:53.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  78 Ia 22.9688 mA
[16:32:53.328] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 26.1688 mA
[16:32:53.429] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  66 Ia 22.9688 mA
[16:32:53.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  72 Ia 24.5687 mA
[16:32:53.631] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  70 Ia 24.5687 mA
[16:32:53.731] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  68 Ia 23.7688 mA
[16:32:53.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  69 Ia 23.7688 mA
[16:32:53.933] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  70 Ia 24.5687 mA
[16:32:54.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  68 Ia 23.7688 mA
[16:32:54.135] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  69 Ia 24.5687 mA
[16:32:54.236] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  67 Ia 22.9688 mA
[16:32:54.337] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  73 Ia 24.5687 mA
[16:32:54.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  71 Ia 24.5687 mA
[16:32:54.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  84
[16:32:54.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  77
[16:32:54.462] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  77
[16:32:54.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[16:32:54.464] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  77
[16:32:54.464] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  84
[16:32:54.464] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  82
[16:32:54.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  87
[16:32:54.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  77
[16:32:54.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  86
[16:32:54.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  92
[16:32:54.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[16:32:54.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  81
[16:32:54.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  81
[16:32:54.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[16:32:54.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  71
[16:32:56.292] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[16:32:56.292] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5  18.5  19.3
[16:32:56.324] <TB3>     INFO:    ----------------------------------------------------------------------
[16:32:56.324] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[16:32:56.324] <TB3>     INFO:    ----------------------------------------------------------------------
[16:32:56.460] <TB3>     INFO: Expecting 231680 events.
[16:33:04.731] <TB3>     INFO: 231680 events read in total (7554ms).
[16:33:04.886] <TB3>     INFO: Test took 8559ms.
[16:33:05.088] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 104 and Delta(CalDel) = 64
[16:33:05.093] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 93 and Delta(CalDel) = 63
[16:33:05.096] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 88 and Delta(CalDel) = 61
[16:33:05.100] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 83 and Delta(CalDel) = 62
[16:33:05.104] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 104 and Delta(CalDel) = 63
[16:33:05.108] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 64
[16:33:05.111] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 75 and Delta(CalDel) = 58
[16:33:05.114] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 93 and Delta(CalDel) = 60
[16:33:05.118] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 99 and Delta(CalDel) = 61
[16:33:05.121] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 114 and Delta(CalDel) = 61
[16:33:05.125] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 107 and Delta(CalDel) = 62
[16:33:05.129] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 58
[16:33:05.132] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 61
[16:33:05.136] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 92 and Delta(CalDel) = 61
[16:33:05.139] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 60
[16:33:05.143] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 62
[16:33:05.184] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:33:05.222] <TB3>     INFO:    ----------------------------------------------------------------------
[16:33:05.222] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:33:05.222] <TB3>     INFO:    ----------------------------------------------------------------------
[16:33:05.358] <TB3>     INFO: Expecting 231680 events.
[16:33:13.603] <TB3>     INFO: 231680 events read in total (7529ms).
[16:33:13.608] <TB3>     INFO: Test took 8382ms.
[16:33:13.631] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 159 +/- 33
[16:33:13.946] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31
[16:33:13.950] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[16:33:13.953] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[16:33:13.957] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 32
[16:33:13.960] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 163 +/- 32
[16:33:13.963] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[16:33:13.967] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[16:33:13.970] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[16:33:13.974] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30.5
[16:33:13.977] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[16:33:13.981] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29
[16:33:13.984] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[16:33:13.988] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 31.5
[16:33:13.991] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[16:33:13.995] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[16:33:14.028] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:33:14.029] <TB3>     INFO: CalDel:      159   149   142   140   138   163   132   125   132   123   137   124   143   134   145   143
[16:33:14.029] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:33:14.034] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C0.dat
[16:33:14.034] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C1.dat
[16:33:14.035] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C2.dat
[16:33:14.035] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C3.dat
[16:33:14.035] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C4.dat
[16:33:14.035] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C5.dat
[16:33:14.036] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C6.dat
[16:33:14.036] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C7.dat
[16:33:14.036] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C8.dat
[16:33:14.036] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C9.dat
[16:33:14.036] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C10.dat
[16:33:14.037] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C11.dat
[16:33:14.037] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C12.dat
[16:33:14.037] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C13.dat
[16:33:14.037] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C14.dat
[16:33:14.037] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C15.dat
[16:33:14.037] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:33:14.037] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:33:14.038] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[16:33:14.038] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:33:14.126] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:33:14.126] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:33:14.126] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:33:14.127] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:33:14.129] <TB3>     INFO: ######################################################################
[16:33:14.129] <TB3>     INFO: PixTestTiming::doTest()
[16:33:14.129] <TB3>     INFO: ######################################################################
[16:33:14.129] <TB3>     INFO:    ----------------------------------------------------------------------
[16:33:14.129] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[16:33:14.129] <TB3>     INFO:    ----------------------------------------------------------------------
[16:33:14.130] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:33:16.027] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:33:18.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:33:20.574] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:33:22.847] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:33:25.120] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:33:27.393] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:33:29.667] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:33:31.940] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:33:33.460] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:33:34.979] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:33:36.498] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:33:38.018] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:33:39.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:33:41.057] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:33:42.577] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:33:44.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:33:45.616] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:33:47.136] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:33:48.655] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:33:50.175] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:33:51.696] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:33:53.216] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:33:54.735] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:33:56.255] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:33:57.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:33:59.298] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:34:00.820] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:34:02.340] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:34:03.861] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:34:05.383] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:34:06.905] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:34:08.427] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:34:09.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:34:11.469] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:34:12.991] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:34:14.513] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:34:16.034] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:34:17.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:34:19.078] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:34:20.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:34:22.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:34:24.392] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:34:25.912] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:34:27.432] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:34:28.952] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:34:30.472] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:34:31.991] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:34:33.511] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:34:35.784] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:34:38.057] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:34:40.330] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:34:42.604] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:34:44.878] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:34:47.151] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:34:49.424] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:34:51.698] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:34:53.971] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:34:56.245] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:34:58.518] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:35:00.791] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:35:03.064] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:35:05.337] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:35:07.611] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:35:10.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:35:12.909] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:35:15.182] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:35:17.455] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:35:19.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:35:21.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:35:24.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:35:26.550] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:35:28.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:35:31.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:35:33.369] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:35:35.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:35:37.914] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:35:40.187] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:35:42.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:35:44.734] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:35:47.008] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:35:48.526] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:35:50.045] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:35:51.564] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:35:53.084] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:35:54.604] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:35:56.123] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:35:57.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:35:59.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:36:00.683] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:36:05.587] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:36:10.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:36:15.396] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:36:20.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:36:25.204] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:36:30.108] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:36:34.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:36:36.345] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:36:37.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:36:39.385] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:36:40.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:36:42.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:36:43.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:36:45.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:36:46.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:36:49.260] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:36:50.783] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:36:52.305] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:36:53.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:36:55.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:36:56.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:36:58.389] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:36:59.910] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:37:02.183] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:37:04.456] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:37:06.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:37:08.003] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:37:11.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:37:13.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:37:15.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:37:18.097] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:37:20.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:37:22.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:37:24.917] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:37:27.191] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:37:29.465] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:37:31.738] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:37:34.011] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:37:36.484] <TB3>     INFO: TBM Phase Settings: 236
[16:37:36.484] <TB3>     INFO: 400MHz Phase: 3
[16:37:36.484] <TB3>     INFO: 160MHz Phase: 7
[16:37:36.484] <TB3>     INFO: Functional Phase Area: 3
[16:37:36.488] <TB3>     INFO: Test took 262359 ms.
[16:37:36.488] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:37:36.488] <TB3>     INFO:    ----------------------------------------------------------------------
[16:37:36.488] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[16:37:36.488] <TB3>     INFO:    ----------------------------------------------------------------------
[16:37:36.488] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:37:40.073] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:37:42.533] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:37:46.309] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:37:50.085] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:37:53.862] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:37:57.638] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:38:01.414] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:38:08.574] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:38:12.726] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:38:14.245] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:38:15.765] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:38:17.285] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:38:18.805] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:38:20.325] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:38:21.845] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:38:26.749] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:38:31.276] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:38:32.796] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:38:34.315] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:38:35.835] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:38:37.355] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:38:38.874] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:38:40.394] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:38:45.297] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:38:49.260] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:38:50.781] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:38:53.056] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:38:55.329] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:38:57.602] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:38:59.876] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:39:02.150] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:39:07.053] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:39:11.016] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:39:12.536] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:39:14.809] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:39:17.082] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:39:19.356] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:39:21.629] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:39:23.902] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:39:28.805] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:39:32.769] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:39:34.289] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:39:36.562] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:39:38.836] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:39:41.109] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:39:43.382] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:39:45.655] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:39:50.558] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:39:54.333] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:39:55.855] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:39:57.374] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:39:58.894] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:40:00.413] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:40:01.934] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:40:03.454] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:40:08.357] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:40:12.133] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:40:13.652] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:40:15.172] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:40:16.693] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:40:18.213] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:40:19.734] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:40:21.254] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:40:26.540] <TB3>     INFO: ROC Delay Settings: 228
[16:40:26.540] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[16:40:26.540] <TB3>     INFO: ROC Port 0 Delay: 4
[16:40:26.540] <TB3>     INFO: ROC Port 1 Delay: 4
[16:40:26.540] <TB3>     INFO: Functional ROC Area: 3
[16:40:26.543] <TB3>     INFO: Test took 170055 ms.
[16:40:26.543] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[16:40:26.543] <TB3>     INFO:    ----------------------------------------------------------------------
[16:40:26.543] <TB3>     INFO:    PixTestTiming::TimingTest()
[16:40:26.543] <TB3>     INFO:    ----------------------------------------------------------------------
[16:40:27.682] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4088 4088 4088 4088 4088 4088 4088 4088 e062 c000 a101 80b1 4088 4088 4088 4088 4088 4088 4088 4088 e062 c000 
[16:40:27.682] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4088 4088 4088 4089 4089 4088 4089 4089 e022 c000 a102 80c0 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 
[16:40:27.682] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4089 4089 4089 408b 408b 4089 408b 408b e022 c000 a103 8000 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 
[16:40:27.682] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:40:41.675] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:41.675] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:40:55.632] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:55.632] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:41:09.643] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:09.643] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:41:23.646] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:23.646] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:41:37.701] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:37.701] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:41:51.694] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:51.694] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:42:05.974] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:42:05.974] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:42:20.008] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:42:20.008] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:42:34.163] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:42:34.163] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:42:48.369] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:42:48.751] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:42:48.763] <TB3>     INFO: Decoding statistics:
[16:42:48.763] <TB3>     INFO:   General information:
[16:42:48.764] <TB3>     INFO: 	 16bit words read:         240000000
[16:42:48.764] <TB3>     INFO: 	 valid events total:       20000000
[16:42:48.764] <TB3>     INFO: 	 empty events:             20000000
[16:42:48.764] <TB3>     INFO: 	 valid events with pixels: 0
[16:42:48.764] <TB3>     INFO: 	 valid pixel hits:         0
[16:42:48.764] <TB3>     INFO:   Event errors: 	           0
[16:42:48.764] <TB3>     INFO: 	 start marker:             0
[16:42:48.764] <TB3>     INFO: 	 stop marker:              0
[16:42:48.764] <TB3>     INFO: 	 overflow:                 0
[16:42:48.764] <TB3>     INFO: 	 invalid 5bit words:       0
[16:42:48.764] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[16:42:48.764] <TB3>     INFO:   TBM errors: 		           0
[16:42:48.764] <TB3>     INFO: 	 flawed TBM headers:       0
[16:42:48.764] <TB3>     INFO: 	 flawed TBM trailers:      0
[16:42:48.764] <TB3>     INFO: 	 event ID mismatches:      0
[16:42:48.764] <TB3>     INFO:   ROC errors: 		           0
[16:42:48.764] <TB3>     INFO: 	 missing ROC header(s):    0
[16:42:48.764] <TB3>     INFO: 	 misplaced readback start: 0
[16:42:48.764] <TB3>     INFO:   Pixel decoding errors:	   0
[16:42:48.764] <TB3>     INFO: 	 pixel data incomplete:    0
[16:42:48.764] <TB3>     INFO: 	 pixel address:            0
[16:42:48.764] <TB3>     INFO: 	 pulse height fill bit:    0
[16:42:48.764] <TB3>     INFO: 	 buffer corruption:        0
[16:42:48.764] <TB3>     INFO:    ----------------------------------------------------------------------
[16:42:48.764] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:42:48.764] <TB3>     INFO:    ----------------------------------------------------------------------
[16:42:48.764] <TB3>     INFO:    ----------------------------------------------------------------------
[16:42:48.764] <TB3>     INFO:    Read back bit status: 1
[16:42:48.764] <TB3>     INFO:    ----------------------------------------------------------------------
[16:42:48.764] <TB3>     INFO:    ----------------------------------------------------------------------
[16:42:48.764] <TB3>     INFO:    Timings are good!
[16:42:48.764] <TB3>     INFO:    ----------------------------------------------------------------------
[16:42:48.764] <TB3>     INFO: Test took 142221 ms.
[16:42:48.764] <TB3>     INFO: PixTestTiming::TimingTest() done.
[16:42:48.764] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:42:48.764] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:42:48.765] <TB3>     INFO: PixTestTiming::doTest took 574638 ms.
[16:42:48.765] <TB3>     INFO: PixTestTiming::doTest() done
[16:42:48.765] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:42:48.765] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[16:42:48.765] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[16:42:48.765] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[16:42:48.765] <TB3>     INFO: Write out ROCDelayScan3_V0
[16:42:48.766] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[16:42:48.766] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:42:49.117] <TB3>     INFO: ######################################################################
[16:42:49.117] <TB3>     INFO: PixTestAlive::doTest()
[16:42:49.117] <TB3>     INFO: ######################################################################
[16:42:49.120] <TB3>     INFO:    ----------------------------------------------------------------------
[16:42:49.120] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:42:49.120] <TB3>     INFO:    ----------------------------------------------------------------------
[16:42:49.122] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:42:49.465] <TB3>     INFO: Expecting 41600 events.
[16:42:53.551] <TB3>     INFO: 41600 events read in total (3371ms).
[16:42:53.552] <TB3>     INFO: Test took 4430ms.
[16:42:53.560] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:42:53.560] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66550
[16:42:53.560] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:42:53.935] <TB3>     INFO: PixTestAlive::aliveTest() done
[16:42:53.936] <TB3>     INFO: number of dead pixels (per ROC):     0    0    1    0    1    0    4    0    3    0    0    1    0    0    0    0
[16:42:53.936] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    1    0    1    0    4    0    3    0    0    1    0    0    0    0
[16:42:53.939] <TB3>     INFO:    ----------------------------------------------------------------------
[16:42:53.939] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:42:53.939] <TB3>     INFO:    ----------------------------------------------------------------------
[16:42:53.940] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:42:54.283] <TB3>     INFO: Expecting 41600 events.
[16:42:57.255] <TB3>     INFO: 41600 events read in total (2257ms).
[16:42:57.255] <TB3>     INFO: Test took 3315ms.
[16:42:57.255] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:42:57.255] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:42:57.255] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:42:57.256] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:42:57.663] <TB3>     INFO: PixTestAlive::maskTest() done
[16:42:57.663] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:42:57.667] <TB3>     INFO:    ----------------------------------------------------------------------
[16:42:57.667] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:42:57.667] <TB3>     INFO:    ----------------------------------------------------------------------
[16:42:57.668] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:42:58.014] <TB3>     INFO: Expecting 41600 events.
[16:43:02.085] <TB3>     INFO: 41600 events read in total (3356ms).
[16:43:02.086] <TB3>     INFO: Test took 4418ms.
[16:43:02.093] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:43:02.093] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66550
[16:43:02.093] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:43:02.467] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[16:43:02.468] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:43:02.468] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:43:02.468] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:43:02.476] <TB3>     INFO: ######################################################################
[16:43:02.476] <TB3>     INFO: PixTestTrim::doTest()
[16:43:02.476] <TB3>     INFO: ######################################################################
[16:43:02.479] <TB3>     INFO:    ----------------------------------------------------------------------
[16:43:02.479] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:43:02.479] <TB3>     INFO:    ----------------------------------------------------------------------
[16:43:02.556] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:43:02.556] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:43:02.570] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:43:02.570] <TB3>     INFO:     run 1 of 1
[16:43:02.570] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:43:02.913] <TB3>     INFO: Expecting 5025280 events.
[16:43:48.217] <TB3>     INFO: 1397264 events read in total (44589ms).
[16:44:32.914] <TB3>     INFO: 2778512 events read in total (89286ms).
[16:45:17.020] <TB3>     INFO: 4167520 events read in total (133392ms).
[16:45:44.408] <TB3>     INFO: 5025280 events read in total (160780ms).
[16:45:44.447] <TB3>     INFO: Test took 161877ms.
[16:45:44.506] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:44.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:45:45.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:45:47.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:45:48.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:45:50.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:45:51.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:45:52.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:45:54.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:45:55.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:45:57.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:45:58.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:46:00.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:46:01.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:46:02.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:46:04.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:46:05.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:46:07.069] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232636416
[16:46:07.073] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4232 minThrLimit = 96.3868 minThrNLimit = 118.046 -> result = 96.4232 -> 96
[16:46:07.073] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5846 minThrLimit = 95.5692 minThrNLimit = 118.638 -> result = 95.5846 -> 95
[16:46:07.074] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3592 minThrLimit = 98.3372 minThrNLimit = 121.083 -> result = 98.3592 -> 98
[16:46:07.074] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.2665 minThrLimit = 85.266 minThrNLimit = 108.403 -> result = 85.2665 -> 85
[16:46:07.077] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.605 minThrLimit = 102.6 minThrNLimit = 130.357 -> result = 102.605 -> 102
[16:46:07.077] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1292 minThrLimit = 92.097 minThrNLimit = 116.22 -> result = 92.1292 -> 92
[16:46:07.078] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.5371 minThrLimit = 84.5218 minThrNLimit = 107.68 -> result = 84.5371 -> 84
[16:46:07.078] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6296 minThrLimit = 95.594 minThrNLimit = 121.379 -> result = 95.6296 -> 95
[16:46:07.078] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.815 minThrLimit = 100.803 minThrNLimit = 123.813 -> result = 100.815 -> 100
[16:46:07.079] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.144 minThrLimit = 107.097 minThrNLimit = 135.502 -> result = 107.144 -> 107
[16:46:07.079] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.782 minThrLimit = 101.773 minThrNLimit = 127.224 -> result = 101.782 -> 101
[16:46:07.080] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.733 minThrLimit = 100.723 minThrNLimit = 126.817 -> result = 100.733 -> 100
[16:46:07.080] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5342 minThrLimit = 95.5275 minThrNLimit = 121.846 -> result = 95.5342 -> 95
[16:46:07.081] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.8128 minThrLimit = 96.8031 minThrNLimit = 119.58 -> result = 96.8128 -> 96
[16:46:07.081] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4356 minThrLimit = 93.4181 minThrNLimit = 117.652 -> result = 93.4356 -> 93
[16:46:07.081] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0989 minThrLimit = 96.0942 minThrNLimit = 120.647 -> result = 96.0989 -> 96
[16:46:07.081] <TB3>     INFO: ROC 0 VthrComp = 96
[16:46:07.082] <TB3>     INFO: ROC 1 VthrComp = 95
[16:46:07.082] <TB3>     INFO: ROC 2 VthrComp = 98
[16:46:07.082] <TB3>     INFO: ROC 3 VthrComp = 85
[16:46:07.082] <TB3>     INFO: ROC 4 VthrComp = 102
[16:46:07.082] <TB3>     INFO: ROC 5 VthrComp = 92
[16:46:07.082] <TB3>     INFO: ROC 6 VthrComp = 84
[16:46:07.082] <TB3>     INFO: ROC 7 VthrComp = 95
[16:46:07.082] <TB3>     INFO: ROC 8 VthrComp = 100
[16:46:07.082] <TB3>     INFO: ROC 9 VthrComp = 107
[16:46:07.082] <TB3>     INFO: ROC 10 VthrComp = 101
[16:46:07.083] <TB3>     INFO: ROC 11 VthrComp = 100
[16:46:07.083] <TB3>     INFO: ROC 12 VthrComp = 95
[16:46:07.083] <TB3>     INFO: ROC 13 VthrComp = 96
[16:46:07.084] <TB3>     INFO: ROC 14 VthrComp = 93
[16:46:07.084] <TB3>     INFO: ROC 15 VthrComp = 96
[16:46:07.085] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:46:07.085] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:46:07.100] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:46:07.100] <TB3>     INFO:     run 1 of 1
[16:46:07.100] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:46:07.448] <TB3>     INFO: Expecting 5025280 events.
[16:46:43.760] <TB3>     INFO: 889888 events read in total (35596ms).
[16:47:19.513] <TB3>     INFO: 1776456 events read in total (71349ms).
[16:47:55.231] <TB3>     INFO: 2660696 events read in total (107067ms).
[16:48:32.548] <TB3>     INFO: 3534576 events read in total (144384ms).
[16:49:06.956] <TB3>     INFO: 4403808 events read in total (178792ms).
[16:49:32.217] <TB3>     INFO: 5025280 events read in total (204053ms).
[16:49:32.296] <TB3>     INFO: Test took 205196ms.
[16:49:32.476] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:32.815] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:49:34.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:49:36.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:49:37.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:49:39.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:49:40.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:49:42.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:49:44.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:49:45.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:49:47.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:49:48.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:49:50.406] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:49:51.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:49:53.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:49:55.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:49:56.808] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:49:58.393] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241786880
[16:49:58.396] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.3234 for pixel 15/2 mean/min/max = 46.0759/31.5003/60.6515
[16:49:58.396] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.3181 for pixel 0/16 mean/min/max = 46.1324/32.709/59.5559
[16:49:58.396] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.2443 for pixel 15/6 mean/min/max = 44.5118/31.6636/57.3599
[16:49:58.397] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.4348 for pixel 24/76 mean/min/max = 43.7625/32.3373/55.1878
[16:49:58.397] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.4787 for pixel 46/16 mean/min/max = 44.2882/32.6793/55.8971
[16:49:58.398] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 61.5255 for pixel 3/9 mean/min/max = 46.8419/32.0029/61.681
[16:49:58.398] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.8075 for pixel 0/29 mean/min/max = 44.2719/32.569/55.9747
[16:49:58.398] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.479 for pixel 11/79 mean/min/max = 45.2129/31.8439/58.5819
[16:49:58.399] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.4503 for pixel 11/5 mean/min/max = 43.8355/32.0815/55.5894
[16:49:58.399] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.2695 for pixel 18/10 mean/min/max = 45.5822/33.8905/57.2739
[16:49:58.399] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 63.553 for pixel 10/4 mean/min/max = 47.7443/31.9003/63.5882
[16:49:58.400] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.9452 for pixel 21/9 mean/min/max = 44.821/32.5258/57.1163
[16:49:58.400] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.3819 for pixel 7/79 mean/min/max = 45.8937/32.3343/59.453
[16:49:58.400] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.723 for pixel 0/35 mean/min/max = 46.5955/32.43/60.761
[16:49:58.400] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.279 for pixel 10/6 mean/min/max = 45.0692/32.4898/57.6485
[16:49:58.401] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.7743 for pixel 25/2 mean/min/max = 44.0077/32.1844/55.8311
[16:49:58.401] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:49:58.534] <TB3>     INFO: Expecting 411648 events.
[16:50:06.236] <TB3>     INFO: 411648 events read in total (6987ms).
[16:50:06.242] <TB3>     INFO: Expecting 411648 events.
[16:50:13.845] <TB3>     INFO: 411648 events read in total (6934ms).
[16:50:13.853] <TB3>     INFO: Expecting 411648 events.
[16:50:21.547] <TB3>     INFO: 411648 events read in total (7025ms).
[16:50:21.559] <TB3>     INFO: Expecting 411648 events.
[16:50:29.169] <TB3>     INFO: 411648 events read in total (6954ms).
[16:50:29.183] <TB3>     INFO: Expecting 411648 events.
[16:50:36.871] <TB3>     INFO: 411648 events read in total (7028ms).
[16:50:36.888] <TB3>     INFO: Expecting 411648 events.
[16:50:44.495] <TB3>     INFO: 411648 events read in total (6961ms).
[16:50:44.514] <TB3>     INFO: Expecting 411648 events.
[16:50:52.105] <TB3>     INFO: 411648 events read in total (6945ms).
[16:50:52.126] <TB3>     INFO: Expecting 411648 events.
[16:50:59.707] <TB3>     INFO: 411648 events read in total (6924ms).
[16:50:59.730] <TB3>     INFO: Expecting 411648 events.
[16:51:07.297] <TB3>     INFO: 411648 events read in total (6925ms).
[16:51:07.323] <TB3>     INFO: Expecting 411648 events.
[16:51:14.899] <TB3>     INFO: 411648 events read in total (6928ms).
[16:51:14.926] <TB3>     INFO: Expecting 411648 events.
[16:51:22.590] <TB3>     INFO: 411648 events read in total (7022ms).
[16:51:22.622] <TB3>     INFO: Expecting 411648 events.
[16:51:30.256] <TB3>     INFO: 411648 events read in total (6995ms).
[16:51:30.288] <TB3>     INFO: Expecting 411648 events.
[16:51:37.937] <TB3>     INFO: 411648 events read in total (7018ms).
[16:51:37.973] <TB3>     INFO: Expecting 411648 events.
[16:51:45.474] <TB3>     INFO: 411648 events read in total (6868ms).
[16:51:45.511] <TB3>     INFO: Expecting 411648 events.
[16:51:53.119] <TB3>     INFO: 411648 events read in total (6971ms).
[16:51:53.160] <TB3>     INFO: Expecting 411648 events.
[16:52:00.787] <TB3>     INFO: 411648 events read in total (6995ms).
[16:52:00.832] <TB3>     INFO: Test took 122431ms.
[16:52:01.319] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0668 < 35 for itrim = 96; old thr = 34.4521 ... break
[16:52:01.345] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1811 < 35 for itrim = 90; old thr = 34.1854 ... break
[16:52:01.387] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0476 < 35 for itrim+1 = 111; old thr = 34.9576 ... break
[16:52:01.421] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1639 < 35 for itrim = 88; old thr = 34.3003 ... break
[16:52:01.466] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0356 < 35 for itrim = 100; old thr = 34.419 ... break
[16:52:01.501] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3313 < 35 for itrim = 112; old thr = 33.4542 ... break
[16:52:01.527] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3551 < 35 for itrim+1 = 88; old thr = 34.2285 ... break
[16:52:01.562] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7828 < 35 for itrim = 104; old thr = 34.035 ... break
[16:52:01.600] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2375 < 35 for itrim = 90; old thr = 34.73 ... break
[16:52:01.647] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6033 < 35 for itrim+1 = 106; old thr = 34.5059 ... break
[16:52:01.684] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0363 < 35 for itrim = 120; old thr = 34.4593 ... break
[16:52:01.730] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0814 < 35 for itrim+1 = 111; old thr = 34.8784 ... break
[16:52:01.763] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1271 < 35 for itrim = 110; old thr = 34.3877 ... break
[16:52:01.789] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8548 < 35 for itrim+1 = 97; old thr = 34.6829 ... break
[16:52:01.825] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1522 < 35 for itrim = 103; old thr = 34.2789 ... break
[16:52:01.873] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3184 < 35 for itrim = 105; old thr = 34.3974 ... break
[16:52:01.949] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:52:01.960] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:52:01.960] <TB3>     INFO:     run 1 of 1
[16:52:01.960] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:52:02.303] <TB3>     INFO: Expecting 5025280 events.
[16:52:38.178] <TB3>     INFO: 873728 events read in total (35161ms).
[16:53:13.351] <TB3>     INFO: 1744768 events read in total (70334ms).
[16:53:48.496] <TB3>     INFO: 2614376 events read in total (105479ms).
[16:54:24.800] <TB3>     INFO: 3472872 events read in total (141783ms).
[16:54:58.432] <TB3>     INFO: 4326912 events read in total (175415ms).
[16:55:27.201] <TB3>     INFO: 5025280 events read in total (204184ms).
[16:55:27.269] <TB3>     INFO: Test took 205309ms.
[16:55:27.443] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:55:27.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:55:29.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:55:30.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:55:32.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:55:34.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:55:35.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:55:37.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:55:38.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:55:40.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:55:41.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:55:43.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:55:44.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:55:46.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:55:48.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:55:50.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:55:51.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:55:53.554] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404570112
[16:55:53.559] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.192855 .. 68.192345
[16:55:53.639] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 78 (-1/-1) hits flags = 528 (plus default)
[16:55:53.650] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:55:53.650] <TB3>     INFO:     run 1 of 1
[16:55:53.650] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:55:54.030] <TB3>     INFO: Expecting 2329600 events.
[16:56:31.276] <TB3>     INFO: 982480 events read in total (36521ms).
[16:57:08.619] <TB3>     INFO: 1957064 events read in total (73865ms).
[16:57:23.680] <TB3>     INFO: 2329600 events read in total (88925ms).
[16:57:23.710] <TB3>     INFO: Test took 90060ms.
[16:57:23.779] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:57:23.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:57:25.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:57:26.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:57:27.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:57:28.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:57:29.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:57:30.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:57:32.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:57:33.213] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:57:34.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:57:35.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:57:36.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:57:37.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:57:39.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:57:40.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:57:41.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:57:42.548] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415272960
[16:57:42.629] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.341625 .. 50.695398
[16:57:42.707] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 60 (-1/-1) hits flags = 528 (plus default)
[16:57:42.717] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:57:42.717] <TB3>     INFO:     run 1 of 1
[16:57:42.717] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:57:43.066] <TB3>     INFO: Expecting 1763840 events.
[16:58:24.175] <TB3>     INFO: 1089216 events read in total (40394ms).
[16:58:47.734] <TB3>     INFO: 1763840 events read in total (63953ms).
[16:58:47.755] <TB3>     INFO: Test took 65039ms.
[16:58:47.799] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:58:47.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:58:48.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:58:49.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:58:50.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:58:51.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:58:52.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:58:54.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:58:55.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:58:56.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:58:57.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:58:58.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:58:59.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:59:00.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:59:01.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:59:02.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:59:03.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:59:04.253] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415358976
[16:59:04.333] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.266047 .. 44.306994
[16:59:04.408] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 54 (-1/-1) hits flags = 528 (plus default)
[16:59:04.418] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:59:04.418] <TB3>     INFO:     run 1 of 1
[16:59:04.419] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:59:04.762] <TB3>     INFO: Expecting 1397760 events.
[16:59:44.371] <TB3>     INFO: 1107456 events read in total (38895ms).
[16:59:55.135] <TB3>     INFO: 1397760 events read in total (49659ms).
[16:59:55.146] <TB3>     INFO: Test took 50727ms.
[16:59:55.178] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:59:55.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:59:56.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:59:57.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:59:58.305] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:59:59.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:00:00.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:00:01.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:00:02.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:00:03.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:00:04.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:00:05.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:00:06.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:00:07.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:00:08.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:00:09.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:00:10.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:00:11.506] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415358976
[17:00:11.595] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.314420 .. 44.229468
[17:00:11.676] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 54 (-1/-1) hits flags = 528 (plus default)
[17:00:11.690] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:00:11.690] <TB3>     INFO:     run 1 of 1
[17:00:11.690] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:00:12.040] <TB3>     INFO: Expecting 1331200 events.
[17:00:51.016] <TB3>     INFO: 1088608 events read in total (38261ms).
[17:00:59.953] <TB3>     INFO: 1331200 events read in total (47198ms).
[17:00:59.968] <TB3>     INFO: Test took 48279ms.
[17:01:00.007] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:01:00.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:01:01.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:01:02.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:01:02.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:01:03.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:01:04.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:01:05.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:01:06.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:01:07.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:01:08.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:01:09.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:01:10.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:01:11.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:01:12.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:01:13.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:01:14.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:01:15.659] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421302272
[17:01:15.743] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[17:01:15.743] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[17:01:15.752] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:01:15.752] <TB3>     INFO:     run 1 of 1
[17:01:15.753] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:01:16.095] <TB3>     INFO: Expecting 1364480 events.
[17:01:56.082] <TB3>     INFO: 1075624 events read in total (39272ms).
[17:02:06.982] <TB3>     INFO: 1364480 events read in total (50172ms).
[17:02:06.001] <TB3>     INFO: Test took 51248ms.
[17:02:07.036] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:02:07.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:02:08.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:02:09.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:02:10.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:02:11.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:02:12.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:02:12.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:02:13.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:02:14.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:02:15.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:02:16.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:02:17.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:02:18.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:02:19.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:02:20.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:02:21.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:02:22.789] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421412864
[17:02:22.827] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C0.dat
[17:02:22.827] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C1.dat
[17:02:22.827] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C2.dat
[17:02:22.827] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C3.dat
[17:02:22.827] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C4.dat
[17:02:22.827] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C5.dat
[17:02:22.827] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C6.dat
[17:02:22.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C7.dat
[17:02:22.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C8.dat
[17:02:22.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C9.dat
[17:02:22.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C10.dat
[17:02:22.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C11.dat
[17:02:22.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C12.dat
[17:02:22.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C13.dat
[17:02:22.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C14.dat
[17:02:22.828] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C15.dat
[17:02:22.828] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C0.dat
[17:02:22.836] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C1.dat
[17:02:22.844] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C2.dat
[17:02:22.851] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C3.dat
[17:02:22.858] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C4.dat
[17:02:22.864] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C5.dat
[17:02:22.871] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C6.dat
[17:02:22.878] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C7.dat
[17:02:22.885] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C8.dat
[17:02:22.893] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C9.dat
[17:02:22.900] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C10.dat
[17:02:22.907] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C11.dat
[17:02:22.913] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C12.dat
[17:02:22.920] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C13.dat
[17:02:22.927] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C14.dat
[17:02:22.934] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C15.dat
[17:02:22.941] <TB3>     INFO: PixTestTrim::trimTest() done
[17:02:22.941] <TB3>     INFO: vtrim:      96  90 111  88 100 112  88 104  90 106 120 111 110  97 103 105 
[17:02:22.941] <TB3>     INFO: vthrcomp:   96  95  98  85 102  92  84  95 100 107 101 100  95  96  93  96 
[17:02:22.941] <TB3>     INFO: vcal mean:  34.95  34.94  34.97  34.99  34.96  35.01  34.95  34.98  34.90  34.99  34.99  34.96  34.97  34.98  34.98  34.96 
[17:02:22.941] <TB3>     INFO: vcal RMS:    0.92   0.84   0.90   0.80   0.94   0.86   1.32   0.81   1.24   0.82   0.93   0.99   0.81   0.83   0.81   0.81 
[17:02:22.941] <TB3>     INFO: bits mean:   9.75   8.78  10.02  10.15   9.58   9.26   9.02   9.63   9.93   9.45   9.45   9.56   9.00   8.73   9.41   9.97 
[17:02:22.941] <TB3>     INFO: bits RMS:    2.67   2.92   2.58   2.50   2.72   2.71   2.95   2.68   2.59   2.48   2.54   2.67   2.87   2.90   2.71   2.58 
[17:02:22.951] <TB3>     INFO:    ----------------------------------------------------------------------
[17:02:22.951] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:02:22.951] <TB3>     INFO:    ----------------------------------------------------------------------
[17:02:22.954] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:02:22.954] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:02:22.965] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:02:22.965] <TB3>     INFO:     run 1 of 1
[17:02:22.965] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:02:23.310] <TB3>     INFO: Expecting 4160000 events.
[17:03:09.886] <TB3>     INFO: 1150100 events read in total (45861ms).
[17:03:58.158] <TB3>     INFO: 2283980 events read in total (94133ms).
[17:04:43.383] <TB3>     INFO: 3400720 events read in total (139358ms).
[17:05:14.311] <TB3>     INFO: 4160000 events read in total (170286ms).
[17:05:14.361] <TB3>     INFO: Test took 171396ms.
[17:05:14.481] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:05:14.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:05:16.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:05:18.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:05:20.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:05:22.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:05:24.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:05:26.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:05:28.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:05:30.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:05:32.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:05:34.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:05:36.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:05:37.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:05:39.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:05:41.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:05:43.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:05:45.476] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421421056
[17:05:45.477] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:05:45.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:05:45.552] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[17:05:45.563] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:05:45.563] <TB3>     INFO:     run 1 of 1
[17:05:45.564] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:05:45.907] <TB3>     INFO: Expecting 3577600 events.
[17:06:34.174] <TB3>     INFO: 1190080 events read in total (47552ms).
[17:07:20.289] <TB3>     INFO: 2357175 events read in total (93667ms).
[17:08:06.424] <TB3>     INFO: 3509400 events read in total (139802ms).
[17:08:09.492] <TB3>     INFO: 3577600 events read in total (142870ms).
[17:08:09.531] <TB3>     INFO: Test took 143967ms.
[17:08:09.626] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:08:09.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:08:11.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:08:13.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:08:14.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:08:16.765] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:08:18.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:08:20.227] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:08:22.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:08:23.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:08:25.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:08:27.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:08:28.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:08:30.627] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:08:32.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:08:34.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:08:35.877] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:08:37.647] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421421056
[17:08:37.648] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:08:37.722] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:08:37.722] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[17:08:37.732] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:08:37.732] <TB3>     INFO:     run 1 of 1
[17:08:37.732] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:08:38.076] <TB3>     INFO: Expecting 3328000 events.
[17:09:27.150] <TB3>     INFO: 1241625 events read in total (48359ms).
[17:10:14.790] <TB3>     INFO: 2453350 events read in total (95999ms).
[17:10:49.388] <TB3>     INFO: 3328000 events read in total (130597ms).
[17:10:49.422] <TB3>     INFO: Test took 131690ms.
[17:10:49.500] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:10:49.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:10:51.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:10:52.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:10:54.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:10:56.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:10:57.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:10:59.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:11:01.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:11:02.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:11:04.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:11:06.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:11:07.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:11:09.573] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:11:11.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:11:12.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:11:14.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:11:16.389] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421421056
[17:11:16.390] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:11:16.464] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:11:16.464] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[17:11:16.474] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:11:16.474] <TB3>     INFO:     run 1 of 1
[17:11:16.475] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:11:16.823] <TB3>     INFO: Expecting 3307200 events.
[17:12:07.409] <TB3>     INFO: 1244960 events read in total (49870ms).
[17:12:55.432] <TB3>     INFO: 2459950 events read in total (97893ms).
[17:13:29.250] <TB3>     INFO: 3307200 events read in total (131711ms).
[17:13:29.285] <TB3>     INFO: Test took 132810ms.
[17:13:29.365] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:13:29.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:13:31.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:13:32.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:13:34.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:13:36.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:13:37.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:13:39.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:13:41.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:13:42.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:13:44.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:13:46.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:13:47.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:13:49.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:13:51.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:13:52.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:13:54.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:13:55.969] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421421056
[17:13:55.970] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:13:56.043] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:13:56.044] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[17:13:56.054] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:13:56.055] <TB3>     INFO:     run 1 of 1
[17:13:56.055] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:13:56.402] <TB3>     INFO: Expecting 3328000 events.
[17:14:48.584] <TB3>     INFO: 1240005 events read in total (51467ms).
[17:15:36.635] <TB3>     INFO: 2450115 events read in total (99518ms).
[17:16:11.595] <TB3>     INFO: 3328000 events read in total (134478ms).
[17:16:11.633] <TB3>     INFO: Test took 135578ms.
[17:16:11.716] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:16:11.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:16:13.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:16:15.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:16:17.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:16:18.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:16:20.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:16:22.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:16:24.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:16:25.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:16:27.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:16:29.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:16:30.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:16:32.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:16:34.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:16:36.189] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:16:37.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:16:39.731] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 421421056
[17:16:39.732] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.6429, thr difference RMS: 1.67262
[17:16:39.733] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.43776, thr difference RMS: 1.84073
[17:16:39.733] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.20081, thr difference RMS: 1.82452
[17:16:39.733] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.78082, thr difference RMS: 1.26868
[17:16:39.733] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.65819, thr difference RMS: 1.76453
[17:16:39.734] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.24657, thr difference RMS: 1.38201
[17:16:39.734] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.74659, thr difference RMS: 1.19814
[17:16:39.734] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.15861, thr difference RMS: 1.4761
[17:16:39.734] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.86072, thr difference RMS: 1.68806
[17:16:39.734] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.3046, thr difference RMS: 1.40626
[17:16:39.735] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.7345, thr difference RMS: 1.60575
[17:16:39.735] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.33611, thr difference RMS: 1.81033
[17:16:39.735] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.26402, thr difference RMS: 1.66017
[17:16:39.735] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.78353, thr difference RMS: 1.76381
[17:16:39.736] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.38854, thr difference RMS: 1.54892
[17:16:39.736] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.96494, thr difference RMS: 1.55467
[17:16:39.736] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.3224, thr difference RMS: 1.65939
[17:16:39.736] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.6059, thr difference RMS: 1.86036
[17:16:39.736] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.20294, thr difference RMS: 1.82187
[17:16:39.737] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.83084, thr difference RMS: 1.24926
[17:16:39.737] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.60691, thr difference RMS: 1.74645
[17:16:39.737] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.2576, thr difference RMS: 1.39805
[17:16:39.737] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.71865, thr difference RMS: 1.20106
[17:16:39.738] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.15837, thr difference RMS: 1.48254
[17:16:39.738] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.90354, thr difference RMS: 1.65574
[17:16:39.738] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.3607, thr difference RMS: 1.41849
[17:16:39.738] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.8555, thr difference RMS: 1.61278
[17:16:39.739] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.26054, thr difference RMS: 1.79777
[17:16:39.739] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.26027, thr difference RMS: 1.64355
[17:16:39.739] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.82029, thr difference RMS: 1.7675
[17:16:39.739] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.35055, thr difference RMS: 1.54268
[17:16:39.739] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.94896, thr difference RMS: 1.53715
[17:16:39.740] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.481, thr difference RMS: 1.69926
[17:16:39.740] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.89347, thr difference RMS: 1.92176
[17:16:39.740] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.31849, thr difference RMS: 1.82204
[17:16:39.740] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.96491, thr difference RMS: 1.24469
[17:16:39.740] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.69938, thr difference RMS: 1.73926
[17:16:39.741] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.33969, thr difference RMS: 1.36188
[17:16:39.741] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.83848, thr difference RMS: 1.20231
[17:16:39.741] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.31597, thr difference RMS: 1.4655
[17:16:39.741] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.01043, thr difference RMS: 1.67808
[17:16:39.741] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.5809, thr difference RMS: 1.41111
[17:16:39.742] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.0303, thr difference RMS: 1.6361
[17:16:39.742] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.30696, thr difference RMS: 1.81841
[17:16:39.742] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.35578, thr difference RMS: 1.64975
[17:16:39.742] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.94243, thr difference RMS: 1.78239
[17:16:39.743] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.4445, thr difference RMS: 1.52943
[17:16:39.743] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.9966, thr difference RMS: 1.52966
[17:16:39.743] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.4541, thr difference RMS: 1.64305
[17:16:39.743] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.87938, thr difference RMS: 1.82254
[17:16:39.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.34669, thr difference RMS: 1.80452
[17:16:39.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.0971, thr difference RMS: 1.2356
[17:16:39.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.863, thr difference RMS: 1.74629
[17:16:39.744] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.49167, thr difference RMS: 1.36231
[17:16:39.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.95607, thr difference RMS: 1.18743
[17:16:39.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.47782, thr difference RMS: 1.46618
[17:16:39.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.20293, thr difference RMS: 1.66076
[17:16:39.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.7591, thr difference RMS: 1.38981
[17:16:39.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.1744, thr difference RMS: 1.63593
[17:16:39.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.42116, thr difference RMS: 1.7946
[17:16:39.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.44216, thr difference RMS: 1.65461
[17:16:39.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.0372, thr difference RMS: 1.80248
[17:16:39.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.60694, thr difference RMS: 1.53114
[17:16:39.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.02479, thr difference RMS: 1.52996
[17:16:39.850] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[17:16:39.853] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2017 seconds
[17:16:39.853] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:16:40.589] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:16:40.589] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:16:40.592] <TB3>     INFO: ######################################################################
[17:16:40.592] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[17:16:40.592] <TB3>     INFO: ######################################################################
[17:16:40.593] <TB3>     INFO:    ----------------------------------------------------------------------
[17:16:40.593] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:16:40.593] <TB3>     INFO:    ----------------------------------------------------------------------
[17:16:40.593] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:16:40.603] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:16:40.603] <TB3>     INFO:     run 1 of 1
[17:16:40.603] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:16:40.946] <TB3>     INFO: Expecting 59072000 events.
[17:17:10.289] <TB3>     INFO: 1074800 events read in total (28629ms).
[17:17:38.912] <TB3>     INFO: 2143800 events read in total (57252ms).
[17:18:07.454] <TB3>     INFO: 3216200 events read in total (85794ms).
[17:18:36.159] <TB3>     INFO: 4284800 events read in total (114499ms).
[17:19:04.696] <TB3>     INFO: 5353200 events read in total (143036ms).
[17:19:33.338] <TB3>     INFO: 6426000 events read in total (171678ms).
[17:20:01.937] <TB3>     INFO: 7494400 events read in total (200277ms).
[17:20:30.538] <TB3>     INFO: 8563400 events read in total (228878ms).
[17:20:59.046] <TB3>     INFO: 9635400 events read in total (257386ms).
[17:21:27.682] <TB3>     INFO: 10704000 events read in total (286022ms).
[17:21:56.247] <TB3>     INFO: 11772800 events read in total (314587ms).
[17:22:24.930] <TB3>     INFO: 12845000 events read in total (343270ms).
[17:22:53.517] <TB3>     INFO: 13913600 events read in total (371857ms).
[17:23:22.130] <TB3>     INFO: 14983800 events read in total (400470ms).
[17:23:50.836] <TB3>     INFO: 16055200 events read in total (429176ms).
[17:24:19.503] <TB3>     INFO: 17124000 events read in total (457843ms).
[17:24:48.255] <TB3>     INFO: 18195200 events read in total (486595ms).
[17:25:16.817] <TB3>     INFO: 19264600 events read in total (515157ms).
[17:25:45.474] <TB3>     INFO: 20333400 events read in total (543814ms).
[17:26:14.148] <TB3>     INFO: 21404800 events read in total (572488ms).
[17:26:42.786] <TB3>     INFO: 22474000 events read in total (601126ms).
[17:27:11.417] <TB3>     INFO: 23542400 events read in total (629757ms).
[17:27:40.247] <TB3>     INFO: 24613800 events read in total (658587ms).
[17:28:08.905] <TB3>     INFO: 25683600 events read in total (687245ms).
[17:28:37.574] <TB3>     INFO: 26751800 events read in total (715914ms).
[17:29:06.247] <TB3>     INFO: 27823800 events read in total (744587ms).
[17:29:34.935] <TB3>     INFO: 28892800 events read in total (773275ms).
[17:30:03.484] <TB3>     INFO: 29961000 events read in total (801824ms).
[17:30:32.126] <TB3>     INFO: 31032600 events read in total (830466ms).
[17:31:00.781] <TB3>     INFO: 32101800 events read in total (859121ms).
[17:31:29.498] <TB3>     INFO: 33170200 events read in total (887838ms).
[17:31:58.221] <TB3>     INFO: 34241400 events read in total (916561ms).
[17:32:26.960] <TB3>     INFO: 35310800 events read in total (945300ms).
[17:32:55.610] <TB3>     INFO: 36379200 events read in total (973950ms).
[17:33:24.393] <TB3>     INFO: 37450000 events read in total (1002733ms).
[17:33:53.254] <TB3>     INFO: 38519600 events read in total (1031594ms).
[17:34:21.962] <TB3>     INFO: 39587600 events read in total (1060302ms).
[17:34:50.717] <TB3>     INFO: 40657200 events read in total (1089057ms).
[17:35:19.522] <TB3>     INFO: 41727800 events read in total (1117862ms).
[17:35:48.262] <TB3>     INFO: 42795400 events read in total (1146602ms).
[17:36:17.139] <TB3>     INFO: 43863000 events read in total (1175479ms).
[17:36:45.796] <TB3>     INFO: 44933000 events read in total (1204136ms).
[17:37:14.485] <TB3>     INFO: 46003200 events read in total (1232825ms).
[17:37:43.304] <TB3>     INFO: 47070800 events read in total (1261644ms).
[17:38:12.130] <TB3>     INFO: 48138200 events read in total (1290470ms).
[17:38:40.961] <TB3>     INFO: 49210000 events read in total (1319301ms).
[17:39:09.599] <TB3>     INFO: 50277400 events read in total (1347939ms).
[17:39:38.286] <TB3>     INFO: 51345400 events read in total (1376626ms).
[17:40:07.016] <TB3>     INFO: 52414600 events read in total (1405356ms).
[17:40:35.958] <TB3>     INFO: 53485400 events read in total (1434298ms).
[17:41:04.207] <TB3>     INFO: 54553200 events read in total (1462547ms).
[17:41:33.410] <TB3>     INFO: 55621200 events read in total (1491750ms).
[17:42:02.322] <TB3>     INFO: 56690600 events read in total (1520662ms).
[17:42:30.000] <TB3>     INFO: 57760000 events read in total (1549340ms).
[17:42:59.521] <TB3>     INFO: 58828400 events read in total (1577861ms).
[17:43:06.334] <TB3>     INFO: 59072000 events read in total (1584674ms).
[17:43:06.354] <TB3>     INFO: Test took 1585751ms.
[17:43:06.411] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:43:06.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:43:06.532] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:07.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:43:07.718] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:08.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:43:08.912] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:10.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:43:10.097] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:11.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:43:11.279] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:12.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:43:12.439] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:13.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:43:13.616] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:14.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:43:14.812] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:16.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:43:16.005] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:17.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:43:17.188] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:18.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:43:18.367] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:19.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:43:19.564] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:20.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:43:20.762] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:21.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:43:21.951] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:23.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:43:23.154] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:24.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:43:24.330] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:43:25.494] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499499008
[17:43:25.524] <TB3>     INFO: PixTestScurves::scurves() done 
[17:43:25.524] <TB3>     INFO: Vcal mean:  35.10  35.08  35.12  35.06  35.04  35.10  35.05  35.09  35.05  35.12  35.13  35.03  35.05  35.05  35.04  35.08 
[17:43:25.524] <TB3>     INFO: Vcal RMS:    0.79   0.72   0.77   0.68   0.84   0.72   1.26   0.69   1.17   0.69   0.81   0.90   0.67   0.70   0.66   0.68 
[17:43:25.524] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:43:25.604] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:43:25.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:43:25.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:43:25.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:43:25.604] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:43:25.604] <TB3>     INFO: ######################################################################
[17:43:25.604] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:43:25.604] <TB3>     INFO: ######################################################################
[17:43:25.608] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:43:25.953] <TB3>     INFO: Expecting 41600 events.
[17:43:30.020] <TB3>     INFO: 41600 events read in total (3341ms).
[17:43:30.021] <TB3>     INFO: Test took 4413ms.
[17:43:30.028] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:43:30.028] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66551
[17:43:30.028] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 32, 79] has eff 0/10
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 32, 79]
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 0, 30] has eff 0/10
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 0, 30]
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 0, 31] has eff 0/10
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 0, 31]
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 0, 32] has eff 0/10
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 0, 32]
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 0, 34] has eff 0/10
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 0, 34]
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 0] has eff 0/10
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 0]
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 1] has eff 0/10
[17:43:30.033] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 1]
[17:43:30.034] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 6] has eff 0/10
[17:43:30.034] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 6]
[17:43:30.034] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 0, 79] has eff 0/10
[17:43:30.034] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 0, 79]
[17:43:30.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 9
[17:43:30.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:43:30.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:43:30.038] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:43:30.376] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:43:30.723] <TB3>     INFO: Expecting 41600 events.
[17:43:34.842] <TB3>     INFO: 41600 events read in total (3404ms).
[17:43:34.843] <TB3>     INFO: Test took 4467ms.
[17:43:34.850] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:43:34.850] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66551
[17:43:34.850] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:43:34.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.839
[17:43:34.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 167
[17:43:34.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.71
[17:43:34.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 172
[17:43:34.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.26
[17:43:34.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[17:43:34.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.808
[17:43:34.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[17:43:34.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.216
[17:43:34.855] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 168
[17:43:34.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.077
[17:43:34.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 172
[17:43:34.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.794
[17:43:34.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 183
[17:43:34.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.312
[17:43:34.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[17:43:34.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.47
[17:43:34.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,13] phvalue 177
[17:43:34.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.651
[17:43:34.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[17:43:34.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.711
[17:43:34.856] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 173
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 158.835
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 159
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.22
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.349
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 161
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.707
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.255
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:43:34.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:43:34.947] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:43:35.298] <TB3>     INFO: Expecting 41600 events.
[17:43:39.453] <TB3>     INFO: 41600 events read in total (3440ms).
[17:43:39.454] <TB3>     INFO: Test took 4507ms.
[17:43:39.462] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:43:39.462] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66551
[17:43:39.462] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:43:39.465] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:43:39.466] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 13
[17:43:39.466] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.7263
[17:43:39.466] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,50] phvalue 61
[17:43:39.466] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5546
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 69
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.4247
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,49] phvalue 79
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5241
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 63
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.9497
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 64
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.7686
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 71
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8507
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 84
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.6747
[17:43:39.467] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 58
[17:43:39.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4891
[17:43:39.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 67
[17:43:39.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.943
[17:43:39.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,62] phvalue 54
[17:43:39.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.9099
[17:43:39.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 65
[17:43:39.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.9383
[17:43:39.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 49
[17:43:39.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0081
[17:43:39.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 72
[17:43:39.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.3476
[17:43:39.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 53
[17:43:39.469] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1869
[17:43:39.469] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 75
[17:43:39.469] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4385
[17:43:39.469] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,67] phvalue 72
[17:43:39.473] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 50, 0 0
[17:43:39.879] <TB3>     INFO: Expecting 2560 events.
[17:43:40.837] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:40.838] <TB3>     INFO: Test took 1365ms.
[17:43:40.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:40.838] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 1 1
[17:43:41.346] <TB3>     INFO: Expecting 2560 events.
[17:43:42.302] <TB3>     INFO: 2560 events read in total (242ms).
[17:43:42.303] <TB3>     INFO: Test took 1465ms.
[17:43:42.303] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:42.303] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 49, 2 2
[17:43:42.810] <TB3>     INFO: Expecting 2560 events.
[17:43:43.768] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:43.769] <TB3>     INFO: Test took 1466ms.
[17:43:43.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:43.769] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 3 3
[17:43:44.276] <TB3>     INFO: Expecting 2560 events.
[17:43:45.234] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:45.235] <TB3>     INFO: Test took 1466ms.
[17:43:45.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:45.235] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[17:43:45.742] <TB3>     INFO: Expecting 2560 events.
[17:43:46.702] <TB3>     INFO: 2560 events read in total (245ms).
[17:43:46.703] <TB3>     INFO: Test took 1468ms.
[17:43:46.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:46.703] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 5 5
[17:43:47.210] <TB3>     INFO: Expecting 2560 events.
[17:43:48.168] <TB3>     INFO: 2560 events read in total (245ms).
[17:43:48.169] <TB3>     INFO: Test took 1466ms.
[17:43:48.169] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:48.169] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 6 6
[17:43:48.678] <TB3>     INFO: Expecting 2560 events.
[17:43:49.635] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:49.636] <TB3>     INFO: Test took 1467ms.
[17:43:49.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:49.636] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 7 7
[17:43:50.144] <TB3>     INFO: Expecting 2560 events.
[17:43:51.102] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:51.103] <TB3>     INFO: Test took 1467ms.
[17:43:51.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:51.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[17:43:51.610] <TB3>     INFO: Expecting 2560 events.
[17:43:52.568] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:52.568] <TB3>     INFO: Test took 1464ms.
[17:43:52.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:52.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 62, 9 9
[17:43:53.076] <TB3>     INFO: Expecting 2560 events.
[17:43:54.034] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:54.034] <TB3>     INFO: Test took 1465ms.
[17:43:54.034] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:54.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 10 10
[17:43:54.542] <TB3>     INFO: Expecting 2560 events.
[17:43:55.500] <TB3>     INFO: 2560 events read in total (243ms).
[17:43:55.500] <TB3>     INFO: Test took 1465ms.
[17:43:55.500] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:55.501] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[17:43:56.008] <TB3>     INFO: Expecting 2560 events.
[17:43:56.966] <TB3>     INFO: 2560 events read in total (244ms).
[17:43:56.966] <TB3>     INFO: Test took 1465ms.
[17:43:56.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:56.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 12 12
[17:43:57.473] <TB3>     INFO: Expecting 2560 events.
[17:43:58.432] <TB3>     INFO: 2560 events read in total (244ms).
[17:43:58.433] <TB3>     INFO: Test took 1467ms.
[17:43:58.433] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:58.433] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[17:43:58.940] <TB3>     INFO: Expecting 2560 events.
[17:43:59.900] <TB3>     INFO: 2560 events read in total (245ms).
[17:43:59.900] <TB3>     INFO: Test took 1467ms.
[17:43:59.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:43:59.901] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[17:44:00.408] <TB3>     INFO: Expecting 2560 events.
[17:44:01.366] <TB3>     INFO: 2560 events read in total (243ms).
[17:44:01.366] <TB3>     INFO: Test took 1465ms.
[17:44:01.367] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:44:01.367] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 67, 15 15
[17:44:01.874] <TB3>     INFO: Expecting 2560 events.
[17:44:02.833] <TB3>     INFO: 2560 events read in total (244ms).
[17:44:02.833] <TB3>     INFO: Test took 1466ms.
[17:44:02.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:44:02.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[17:44:02.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[17:44:02.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:44:02.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[17:44:02.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[17:44:02.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[17:44:02.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:44:02.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[17:44:02.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[17:44:02.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:44:02.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[17:44:02.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC11
[17:44:02.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[17:44:02.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[17:44:02.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC14
[17:44:02.834] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[17:44:02.836] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:44:03.342] <TB3>     INFO: Expecting 655360 events.
[17:44:15.234] <TB3>     INFO: 655360 events read in total (11177ms).
[17:44:15.244] <TB3>     INFO: Expecting 655360 events.
[17:44:26.965] <TB3>     INFO: 655360 events read in total (11153ms).
[17:44:26.981] <TB3>     INFO: Expecting 655360 events.
[17:44:38.701] <TB3>     INFO: 655360 events read in total (11156ms).
[17:44:38.722] <TB3>     INFO: Expecting 655360 events.
[17:44:50.455] <TB3>     INFO: 655360 events read in total (11174ms).
[17:44:50.478] <TB3>     INFO: Expecting 655360 events.
[17:45:02.221] <TB3>     INFO: 655360 events read in total (11188ms).
[17:45:02.249] <TB3>     INFO: Expecting 655360 events.
[17:45:13.966] <TB3>     INFO: 655360 events read in total (11163ms).
[17:45:13.998] <TB3>     INFO: Expecting 655360 events.
[17:45:25.733] <TB3>     INFO: 655360 events read in total (11187ms).
[17:45:25.770] <TB3>     INFO: Expecting 655360 events.
[17:45:37.472] <TB3>     INFO: 655360 events read in total (11160ms).
[17:45:37.512] <TB3>     INFO: Expecting 655360 events.
[17:45:49.251] <TB3>     INFO: 655360 events read in total (11205ms).
[17:45:49.295] <TB3>     INFO: Expecting 655360 events.
[17:46:01.035] <TB3>     INFO: 655360 events read in total (11207ms).
[17:46:01.084] <TB3>     INFO: Expecting 655360 events.
[17:46:12.812] <TB3>     INFO: 655360 events read in total (11198ms).
[17:46:12.864] <TB3>     INFO: Expecting 655360 events.
[17:46:24.594] <TB3>     INFO: 655360 events read in total (11203ms).
[17:46:24.655] <TB3>     INFO: Expecting 655360 events.
[17:46:36.369] <TB3>     INFO: 655360 events read in total (11187ms).
[17:46:36.434] <TB3>     INFO: Expecting 655360 events.
[17:46:48.149] <TB3>     INFO: 655360 events read in total (11189ms).
[17:46:48.216] <TB3>     INFO: Expecting 655360 events.
[17:46:59.943] <TB3>     INFO: 655360 events read in total (11201ms).
[17:47:00.012] <TB3>     INFO: Expecting 655360 events.
[17:47:11.713] <TB3>     INFO: 655360 events read in total (11174ms).
[17:47:11.795] <TB3>     INFO: Test took 188959ms.
[17:47:11.890] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:47:12.195] <TB3>     INFO: Expecting 655360 events.
[17:47:23.997] <TB3>     INFO: 655360 events read in total (11087ms).
[17:47:24.008] <TB3>     INFO: Expecting 655360 events.
[17:47:35.646] <TB3>     INFO: 655360 events read in total (11069ms).
[17:47:35.660] <TB3>     INFO: Expecting 655360 events.
[17:47:47.303] <TB3>     INFO: 655360 events read in total (11074ms).
[17:47:47.322] <TB3>     INFO: Expecting 655360 events.
[17:47:59.011] <TB3>     INFO: 655360 events read in total (11131ms).
[17:47:59.034] <TB3>     INFO: Expecting 655360 events.
[17:48:10.758] <TB3>     INFO: 655360 events read in total (11170ms).
[17:48:10.786] <TB3>     INFO: Expecting 655360 events.
[17:48:22.480] <TB3>     INFO: 655360 events read in total (11148ms).
[17:48:22.514] <TB3>     INFO: Expecting 655360 events.
[17:48:34.244] <TB3>     INFO: 655360 events read in total (11184ms).
[17:48:34.281] <TB3>     INFO: Expecting 655360 events.
[17:48:46.082] <TB3>     INFO: 655360 events read in total (11265ms).
[17:48:46.123] <TB3>     INFO: Expecting 655360 events.
[17:48:57.962] <TB3>     INFO: 655360 events read in total (11305ms).
[17:48:58.007] <TB3>     INFO: Expecting 655360 events.
[17:49:09.801] <TB3>     INFO: 655360 events read in total (11262ms).
[17:49:09.851] <TB3>     INFO: Expecting 655360 events.
[17:49:21.650] <TB3>     INFO: 655360 events read in total (11273ms).
[17:49:21.702] <TB3>     INFO: Expecting 655360 events.
[17:49:33.442] <TB3>     INFO: 655360 events read in total (11214ms).
[17:49:33.505] <TB3>     INFO: Expecting 655360 events.
[17:49:45.242] <TB3>     INFO: 655360 events read in total (11211ms).
[17:49:45.308] <TB3>     INFO: Expecting 655360 events.
[17:49:57.069] <TB3>     INFO: 655360 events read in total (11234ms).
[17:49:57.134] <TB3>     INFO: Expecting 655360 events.
[17:50:08.810] <TB3>     INFO: 655360 events read in total (11149ms).
[17:50:08.880] <TB3>     INFO: Expecting 655360 events.
[17:50:20.633] <TB3>     INFO: 655360 events read in total (11227ms).
[17:50:20.714] <TB3>     INFO: Test took 188824ms.
[17:50:20.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.884] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:50:20.884] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.884] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:50:20.884] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.884] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:50:20.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:50:20.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:50:20.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:50:20.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:50:20.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:50:20.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:50:20.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:50:20.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:50:20.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:50:20.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:50:20.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:50:20.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:50:20.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:50:20.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:50:20.889] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.896] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.903] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.910] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.916] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.923] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.930] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.937] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.943] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.950] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.957] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.963] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.970] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.977] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.984] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.990] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:50:20.997] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:50:20.004] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:50:21.011] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:50:21.039] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C0.dat
[17:50:21.040] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C1.dat
[17:50:21.040] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C2.dat
[17:50:21.040] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C3.dat
[17:50:21.040] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C4.dat
[17:50:21.040] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C5.dat
[17:50:21.040] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C6.dat
[17:50:21.041] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C7.dat
[17:50:21.041] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C8.dat
[17:50:21.041] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C9.dat
[17:50:21.041] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C10.dat
[17:50:21.041] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C11.dat
[17:50:21.041] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C12.dat
[17:50:21.042] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C13.dat
[17:50:21.042] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C14.dat
[17:50:21.042] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C15.dat
[17:50:21.392] <TB3>     INFO: Expecting 41600 events.
[17:50:25.246] <TB3>     INFO: 41600 events read in total (3139ms).
[17:50:25.247] <TB3>     INFO: Test took 4201ms.
[17:50:25.900] <TB3>     INFO: Expecting 41600 events.
[17:50:29.753] <TB3>     INFO: 41600 events read in total (3138ms).
[17:50:29.754] <TB3>     INFO: Test took 4199ms.
[17:50:30.405] <TB3>     INFO: Expecting 41600 events.
[17:50:34.257] <TB3>     INFO: 41600 events read in total (3137ms).
[17:50:34.257] <TB3>     INFO: Test took 4196ms.
[17:50:34.567] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:34.699] <TB3>     INFO: Expecting 2560 events.
[17:50:35.658] <TB3>     INFO: 2560 events read in total (244ms).
[17:50:35.658] <TB3>     INFO: Test took 1091ms.
[17:50:35.661] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:36.167] <TB3>     INFO: Expecting 2560 events.
[17:50:37.126] <TB3>     INFO: 2560 events read in total (242ms).
[17:50:37.126] <TB3>     INFO: Test took 1465ms.
[17:50:37.129] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:37.635] <TB3>     INFO: Expecting 2560 events.
[17:50:38.595] <TB3>     INFO: 2560 events read in total (245ms).
[17:50:38.596] <TB3>     INFO: Test took 1467ms.
[17:50:38.598] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:39.104] <TB3>     INFO: Expecting 2560 events.
[17:50:40.064] <TB3>     INFO: 2560 events read in total (245ms).
[17:50:40.064] <TB3>     INFO: Test took 1466ms.
[17:50:40.067] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:40.573] <TB3>     INFO: Expecting 2560 events.
[17:50:41.529] <TB3>     INFO: 2560 events read in total (241ms).
[17:50:41.530] <TB3>     INFO: Test took 1463ms.
[17:50:41.531] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:42.039] <TB3>     INFO: Expecting 2560 events.
[17:50:42.998] <TB3>     INFO: 2560 events read in total (244ms).
[17:50:42.998] <TB3>     INFO: Test took 1467ms.
[17:50:42.001] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:43.507] <TB3>     INFO: Expecting 2560 events.
[17:50:44.467] <TB3>     INFO: 2560 events read in total (245ms).
[17:50:44.467] <TB3>     INFO: Test took 1467ms.
[17:50:44.470] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:44.976] <TB3>     INFO: Expecting 2560 events.
[17:50:45.933] <TB3>     INFO: 2560 events read in total (242ms).
[17:50:45.933] <TB3>     INFO: Test took 1463ms.
[17:50:45.935] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:46.441] <TB3>     INFO: Expecting 2560 events.
[17:50:47.401] <TB3>     INFO: 2560 events read in total (245ms).
[17:50:47.401] <TB3>     INFO: Test took 1466ms.
[17:50:47.403] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:47.910] <TB3>     INFO: Expecting 2560 events.
[17:50:48.870] <TB3>     INFO: 2560 events read in total (245ms).
[17:50:48.871] <TB3>     INFO: Test took 1468ms.
[17:50:48.874] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:49.380] <TB3>     INFO: Expecting 2560 events.
[17:50:50.337] <TB3>     INFO: 2560 events read in total (242ms).
[17:50:50.338] <TB3>     INFO: Test took 1464ms.
[17:50:50.340] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:50.846] <TB3>     INFO: Expecting 2560 events.
[17:50:51.805] <TB3>     INFO: 2560 events read in total (244ms).
[17:50:51.805] <TB3>     INFO: Test took 1465ms.
[17:50:51.808] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:52.314] <TB3>     INFO: Expecting 2560 events.
[17:50:53.274] <TB3>     INFO: 2560 events read in total (245ms).
[17:50:53.275] <TB3>     INFO: Test took 1467ms.
[17:50:53.277] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:53.783] <TB3>     INFO: Expecting 2560 events.
[17:50:54.742] <TB3>     INFO: 2560 events read in total (244ms).
[17:50:54.742] <TB3>     INFO: Test took 1465ms.
[17:50:54.745] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:55.252] <TB3>     INFO: Expecting 2560 events.
[17:50:56.212] <TB3>     INFO: 2560 events read in total (245ms).
[17:50:56.212] <TB3>     INFO: Test took 1467ms.
[17:50:56.215] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:56.721] <TB3>     INFO: Expecting 2560 events.
[17:50:57.678] <TB3>     INFO: 2560 events read in total (242ms).
[17:50:57.678] <TB3>     INFO: Test took 1463ms.
[17:50:57.681] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:58.188] <TB3>     INFO: Expecting 2560 events.
[17:50:59.147] <TB3>     INFO: 2560 events read in total (244ms).
[17:50:59.148] <TB3>     INFO: Test took 1467ms.
[17:50:59.150] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:50:59.656] <TB3>     INFO: Expecting 2560 events.
[17:51:00.613] <TB3>     INFO: 2560 events read in total (242ms).
[17:51:00.613] <TB3>     INFO: Test took 1463ms.
[17:51:00.616] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:01.122] <TB3>     INFO: Expecting 2560 events.
[17:51:02.082] <TB3>     INFO: 2560 events read in total (245ms).
[17:51:02.083] <TB3>     INFO: Test took 1467ms.
[17:51:02.085] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:02.591] <TB3>     INFO: Expecting 2560 events.
[17:51:03.550] <TB3>     INFO: 2560 events read in total (245ms).
[17:51:03.551] <TB3>     INFO: Test took 1466ms.
[17:51:03.553] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:04.059] <TB3>     INFO: Expecting 2560 events.
[17:51:05.018] <TB3>     INFO: 2560 events read in total (244ms).
[17:51:05.018] <TB3>     INFO: Test took 1465ms.
[17:51:05.020] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:05.527] <TB3>     INFO: Expecting 2560 events.
[17:51:06.488] <TB3>     INFO: 2560 events read in total (246ms).
[17:51:06.488] <TB3>     INFO: Test took 1468ms.
[17:51:06.490] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:06.997] <TB3>     INFO: Expecting 2560 events.
[17:51:07.957] <TB3>     INFO: 2560 events read in total (245ms).
[17:51:07.957] <TB3>     INFO: Test took 1467ms.
[17:51:07.961] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:08.466] <TB3>     INFO: Expecting 2560 events.
[17:51:09.425] <TB3>     INFO: 2560 events read in total (244ms).
[17:51:09.426] <TB3>     INFO: Test took 1466ms.
[17:51:09.427] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:09.934] <TB3>     INFO: Expecting 2560 events.
[17:51:10.891] <TB3>     INFO: 2560 events read in total (242ms).
[17:51:10.891] <TB3>     INFO: Test took 1464ms.
[17:51:10.893] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:11.400] <TB3>     INFO: Expecting 2560 events.
[17:51:12.357] <TB3>     INFO: 2560 events read in total (243ms).
[17:51:12.357] <TB3>     INFO: Test took 1464ms.
[17:51:12.359] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:12.866] <TB3>     INFO: Expecting 2560 events.
[17:51:13.824] <TB3>     INFO: 2560 events read in total (244ms).
[17:51:13.824] <TB3>     INFO: Test took 1465ms.
[17:51:13.826] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:14.332] <TB3>     INFO: Expecting 2560 events.
[17:51:15.289] <TB3>     INFO: 2560 events read in total (242ms).
[17:51:15.290] <TB3>     INFO: Test took 1464ms.
[17:51:15.292] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:15.799] <TB3>     INFO: Expecting 2560 events.
[17:51:16.756] <TB3>     INFO: 2560 events read in total (242ms).
[17:51:16.756] <TB3>     INFO: Test took 1465ms.
[17:51:16.757] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:17.264] <TB3>     INFO: Expecting 2560 events.
[17:51:18.223] <TB3>     INFO: 2560 events read in total (243ms).
[17:51:18.224] <TB3>     INFO: Test took 1467ms.
[17:51:18.226] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:18.737] <TB3>     INFO: Expecting 2560 events.
[17:51:19.693] <TB3>     INFO: 2560 events read in total (241ms).
[17:51:19.694] <TB3>     INFO: Test took 1468ms.
[17:51:19.695] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:20.202] <TB3>     INFO: Expecting 2560 events.
[17:51:21.160] <TB3>     INFO: 2560 events read in total (243ms).
[17:51:21.161] <TB3>     INFO: Test took 1466ms.
[17:51:22.164] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[17:51:22.164] <TB3>     INFO: PH scale (per ROC):    70  74  79  82  78  77  80  76  79  78  75  75  81  75  79  78
[17:51:22.164] <TB3>     INFO: PH offset (per ROC):  191 179 171 179 183 176 163 190 178 192 181 195 174 195 175 176
[17:51:22.347] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:51:22.350] <TB3>     INFO: ######################################################################
[17:51:22.350] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:51:22.350] <TB3>     INFO: ######################################################################
[17:51:22.350] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:51:22.361] <TB3>     INFO: scanning low vcal = 10
[17:51:22.713] <TB3>     INFO: Expecting 41600 events.
[17:51:26.417] <TB3>     INFO: 41600 events read in total (2990ms).
[17:51:26.417] <TB3>     INFO: Test took 4055ms.
[17:51:26.418] <TB3>     INFO: scanning low vcal = 20
[17:51:26.926] <TB3>     INFO: Expecting 41600 events.
[17:51:30.627] <TB3>     INFO: 41600 events read in total (2986ms).
[17:51:30.628] <TB3>     INFO: Test took 4209ms.
[17:51:30.630] <TB3>     INFO: scanning low vcal = 30
[17:51:31.136] <TB3>     INFO: Expecting 41600 events.
[17:51:34.843] <TB3>     INFO: 41600 events read in total (2992ms).
[17:51:34.844] <TB3>     INFO: Test took 4214ms.
[17:51:34.845] <TB3>     INFO: scanning low vcal = 40
[17:51:35.348] <TB3>     INFO: Expecting 41600 events.
[17:51:39.550] <TB3>     INFO: 41600 events read in total (3487ms).
[17:51:39.550] <TB3>     INFO: Test took 4705ms.
[17:51:39.553] <TB3>     INFO: scanning low vcal = 50
[17:51:39.978] <TB3>     INFO: Expecting 41600 events.
[17:51:44.190] <TB3>     INFO: 41600 events read in total (3498ms).
[17:51:44.191] <TB3>     INFO: Test took 4638ms.
[17:51:44.194] <TB3>     INFO: scanning low vcal = 60
[17:51:44.620] <TB3>     INFO: Expecting 41600 events.
[17:51:48.949] <TB3>     INFO: 41600 events read in total (3614ms).
[17:51:48.950] <TB3>     INFO: Test took 4756ms.
[17:51:48.953] <TB3>     INFO: scanning low vcal = 70
[17:51:49.367] <TB3>     INFO: Expecting 41600 events.
[17:51:53.624] <TB3>     INFO: 41600 events read in total (3543ms).
[17:51:53.628] <TB3>     INFO: Test took 4675ms.
[17:51:53.631] <TB3>     INFO: scanning low vcal = 80
[17:51:54.040] <TB3>     INFO: Expecting 41600 events.
[17:51:58.286] <TB3>     INFO: 41600 events read in total (3531ms).
[17:51:58.287] <TB3>     INFO: Test took 4656ms.
[17:51:58.291] <TB3>     INFO: scanning low vcal = 90
[17:51:58.713] <TB3>     INFO: Expecting 41600 events.
[17:52:02.961] <TB3>     INFO: 41600 events read in total (3533ms).
[17:52:02.961] <TB3>     INFO: Test took 4669ms.
[17:52:02.965] <TB3>     INFO: scanning low vcal = 100
[17:52:03.381] <TB3>     INFO: Expecting 41600 events.
[17:52:07.777] <TB3>     INFO: 41600 events read in total (3681ms).
[17:52:07.781] <TB3>     INFO: Test took 4816ms.
[17:52:07.785] <TB3>     INFO: scanning low vcal = 110
[17:52:08.202] <TB3>     INFO: Expecting 41600 events.
[17:52:12.459] <TB3>     INFO: 41600 events read in total (3542ms).
[17:52:12.460] <TB3>     INFO: Test took 4675ms.
[17:52:12.463] <TB3>     INFO: scanning low vcal = 120
[17:52:12.885] <TB3>     INFO: Expecting 41600 events.
[17:52:17.191] <TB3>     INFO: 41600 events read in total (3591ms).
[17:52:17.192] <TB3>     INFO: Test took 4729ms.
[17:52:17.198] <TB3>     INFO: scanning low vcal = 130
[17:52:17.611] <TB3>     INFO: Expecting 41600 events.
[17:52:21.916] <TB3>     INFO: 41600 events read in total (3590ms).
[17:52:21.917] <TB3>     INFO: Test took 4719ms.
[17:52:21.920] <TB3>     INFO: scanning low vcal = 140
[17:52:22.297] <TB3>     INFO: Expecting 41600 events.
[17:52:26.564] <TB3>     INFO: 41600 events read in total (3552ms).
[17:52:26.564] <TB3>     INFO: Test took 4644ms.
[17:52:26.569] <TB3>     INFO: scanning low vcal = 150
[17:52:26.979] <TB3>     INFO: Expecting 41600 events.
[17:52:31.232] <TB3>     INFO: 41600 events read in total (3538ms).
[17:52:31.232] <TB3>     INFO: Test took 4663ms.
[17:52:31.235] <TB3>     INFO: scanning low vcal = 160
[17:52:31.659] <TB3>     INFO: Expecting 41600 events.
[17:52:35.909] <TB3>     INFO: 41600 events read in total (3535ms).
[17:52:35.909] <TB3>     INFO: Test took 4674ms.
[17:52:35.912] <TB3>     INFO: scanning low vcal = 170
[17:52:36.336] <TB3>     INFO: Expecting 41600 events.
[17:52:40.580] <TB3>     INFO: 41600 events read in total (3529ms).
[17:52:40.580] <TB3>     INFO: Test took 4668ms.
[17:52:40.585] <TB3>     INFO: scanning low vcal = 180
[17:52:41.008] <TB3>     INFO: Expecting 41600 events.
[17:52:45.292] <TB3>     INFO: 41600 events read in total (3569ms).
[17:52:45.293] <TB3>     INFO: Test took 4708ms.
[17:52:45.295] <TB3>     INFO: scanning low vcal = 190
[17:52:45.718] <TB3>     INFO: Expecting 41600 events.
[17:52:49.000] <TB3>     INFO: 41600 events read in total (3567ms).
[17:52:49.001] <TB3>     INFO: Test took 4706ms.
[17:52:49.004] <TB3>     INFO: scanning low vcal = 200
[17:52:50.425] <TB3>     INFO: Expecting 41600 events.
[17:52:54.703] <TB3>     INFO: 41600 events read in total (3563ms).
[17:52:54.703] <TB3>     INFO: Test took 4699ms.
[17:52:54.706] <TB3>     INFO: scanning low vcal = 210
[17:52:55.126] <TB3>     INFO: Expecting 41600 events.
[17:52:59.365] <TB3>     INFO: 41600 events read in total (3524ms).
[17:52:59.365] <TB3>     INFO: Test took 4659ms.
[17:52:59.368] <TB3>     INFO: scanning low vcal = 220
[17:52:59.792] <TB3>     INFO: Expecting 41600 events.
[17:53:04.033] <TB3>     INFO: 41600 events read in total (3526ms).
[17:53:04.034] <TB3>     INFO: Test took 4666ms.
[17:53:04.037] <TB3>     INFO: scanning low vcal = 230
[17:53:04.459] <TB3>     INFO: Expecting 41600 events.
[17:53:08.701] <TB3>     INFO: 41600 events read in total (3526ms).
[17:53:08.701] <TB3>     INFO: Test took 4664ms.
[17:53:08.704] <TB3>     INFO: scanning low vcal = 240
[17:53:09.126] <TB3>     INFO: Expecting 41600 events.
[17:53:13.378] <TB3>     INFO: 41600 events read in total (3536ms).
[17:53:13.379] <TB3>     INFO: Test took 4674ms.
[17:53:13.382] <TB3>     INFO: scanning low vcal = 250
[17:53:13.803] <TB3>     INFO: Expecting 41600 events.
[17:53:18.068] <TB3>     INFO: 41600 events read in total (3550ms).
[17:53:18.069] <TB3>     INFO: Test took 4687ms.
[17:53:18.073] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:53:18.498] <TB3>     INFO: Expecting 41600 events.
[17:53:22.745] <TB3>     INFO: 41600 events read in total (3532ms).
[17:53:22.746] <TB3>     INFO: Test took 4673ms.
[17:53:22.748] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:53:23.173] <TB3>     INFO: Expecting 41600 events.
[17:53:27.422] <TB3>     INFO: 41600 events read in total (3534ms).
[17:53:27.423] <TB3>     INFO: Test took 4675ms.
[17:53:27.426] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:53:27.848] <TB3>     INFO: Expecting 41600 events.
[17:53:32.093] <TB3>     INFO: 41600 events read in total (3530ms).
[17:53:32.093] <TB3>     INFO: Test took 4667ms.
[17:53:32.096] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:53:32.519] <TB3>     INFO: Expecting 41600 events.
[17:53:36.796] <TB3>     INFO: 41600 events read in total (3562ms).
[17:53:36.798] <TB3>     INFO: Test took 4702ms.
[17:53:36.800] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:53:37.223] <TB3>     INFO: Expecting 41600 events.
[17:53:41.507] <TB3>     INFO: 41600 events read in total (3569ms).
[17:53:41.507] <TB3>     INFO: Test took 4707ms.
[17:53:42.039] <TB3>     INFO: PixTestGainPedestal::measure() done 
[17:53:42.042] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:53:42.042] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:53:42.042] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:53:42.043] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:53:42.043] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:53:42.043] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:53:42.043] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:53:42.043] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:53:42.044] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:53:42.044] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:53:42.044] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:53:42.044] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:53:42.044] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:53:42.045] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:53:42.045] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:53:42.045] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:54:21.426] <TB3>     INFO: PixTestGainPedestal::fit() done
[17:54:21.426] <TB3>     INFO: non-linearity mean:  0.958 0.955 0.963 0.959 0.966 0.961 0.960 0.961 0.956 0.961 0.955 0.962 0.960 0.960 0.953 0.963
[17:54:21.426] <TB3>     INFO: non-linearity RMS:   0.005 0.007 0.005 0.007 0.004 0.006 0.005 0.006 0.007 0.005 0.006 0.005 0.006 0.007 0.005 0.005
[17:54:21.426] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:54:21.449] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:54:21.471] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:54:21.493] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:54:21.515] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:54:21.537] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:54:21.559] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:54:21.581] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:54:21.603] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:54:21.625] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:54:21.647] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:54:21.669] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:54:21.691] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:54:21.713] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:54:21.735] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:54:21.756] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-50_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:54:21.778] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[17:54:21.778] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:54:21.785] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:54:21.785] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:54:21.788] <TB3>     INFO: ######################################################################
[17:54:21.788] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:54:21.788] <TB3>     INFO: ######################################################################
[17:54:21.791] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:54:21.800] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:54:21.800] <TB3>     INFO:     run 1 of 1
[17:54:21.800] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:54:22.146] <TB3>     INFO: Expecting 3120000 events.
[17:55:10.190] <TB3>     INFO: 1238570 events read in total (47329ms).
[17:55:56.863] <TB3>     INFO: 2475640 events read in total (94003ms).
[17:56:21.273] <TB3>     INFO: 3120000 events read in total (118413ms).
[17:56:21.321] <TB3>     INFO: Test took 119521ms.
[17:56:21.404] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:56:21.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:56:22.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:56:24.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:56:25.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:56:27.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:56:28.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:56:30.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:56:31.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:56:33.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:56:34.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:56:36.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:56:37.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:56:39.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:56:40.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:56:42.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:56:43.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:56:44.891] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374812672
[17:56:44.921] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:56:44.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8542, RMS = 1.59643
[17:56:44.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:56:44.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:56:44.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5155, RMS = 2.09422
[17:56:44.922] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:56:44.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:56:44.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.569, RMS = 1.79747
[17:56:44.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:56:44.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:56:44.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.4315, RMS = 2.79693
[17:56:44.923] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:56:44.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:56:44.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2317, RMS = 1.54165
[17:56:44.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:56:44.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:56:44.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.05, RMS = 1.60921
[17:56:44.924] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:56:44.925] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:56:44.925] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.7399, RMS = 2.19894
[17:56:44.925] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:56:44.925] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:56:44.925] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.643, RMS = 2.25854
[17:56:44.925] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:56:44.926] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:56:44.926] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4084, RMS = 2.28481
[17:56:44.926] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[17:56:44.926] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:56:44.926] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5604, RMS = 2.18563
[17:56:44.926] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[17:56:44.927] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:56:44.927] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.964, RMS = 2.44631
[17:56:44.927] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:56:44.927] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:56:44.927] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.9954, RMS = 2.97506
[17:56:44.927] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:56:44.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:56:44.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.5112, RMS = 2.26416
[17:56:44.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[17:56:44.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:56:44.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.4369, RMS = 1.92392
[17:56:44.928] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[17:56:44.929] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:56:44.929] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0662, RMS = 1.70571
[17:56:44.929] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:56:44.929] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:56:44.929] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.327, RMS = 2.24407
[17:56:44.929] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:56:44.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:56:44.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5115, RMS = 1.75305
[17:56:44.930] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:56:44.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:56:44.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3318, RMS = 1.76533
[17:56:44.931] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[17:56:44.932] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:56:44.932] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2652, RMS = 2.55162
[17:56:44.932] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[17:56:44.932] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:56:44.932] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.6281, RMS = 2.30535
[17:56:44.932] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[17:56:44.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:56:44.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2922, RMS = 1.87886
[17:56:44.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:56:44.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:56:44.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2503, RMS = 1.70071
[17:56:44.933] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:56:44.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:56:44.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3296, RMS = 1.63749
[17:56:44.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:56:44.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:56:44.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7326, RMS = 1.42435
[17:56:44.934] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:56:44.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:56:44.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0872, RMS = 1.62937
[17:56:44.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:56:44.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:56:44.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1372, RMS = 1.69922
[17:56:44.935] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:56:44.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:56:44.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1539, RMS = 1.68305
[17:56:44.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:56:44.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:56:44.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7702, RMS = 2.04674
[17:56:44.936] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:56:44.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:56:44.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.525, RMS = 1.55216
[17:56:44.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:56:44.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:56:44.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0892, RMS = 1.91162
[17:56:44.937] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:56:44.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:56:44.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0555, RMS = 1.48466
[17:56:44.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:56:44.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:56:44.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9552, RMS = 1.74839
[17:56:44.938] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:56:44.941] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[17:56:44.941] <TB3>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    1
[17:56:44.941] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:56:45.036] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:56:45.036] <TB3>     INFO: enter test to run
[17:56:45.036] <TB3>     INFO:   test:  no parameter change
[17:56:45.036] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 384.3mA
[17:56:45.037] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 470.3mA
[17:56:45.037] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[17:56:45.037] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:56:45.579] <TB3>    QUIET: Connection to board 24 closed.
[17:56:45.580] <TB3>     INFO: pXar: this is the end, my friend
[17:56:45.580] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
