*~
*.d
uut_sim.cpp
uut_sim.h
verilog_to_coreir.json
bit_vector.h
*.so
*.o
*.log
to_coreir.so.dSYM/
stubnets.so.dSYM/
*.json
a.out
uut.v
obj_dir/
cb_unq1.v
fan_out_2.v
register_assign.v
