{"Francis Tseng": [["Achieving Out-of-Order Performance with Almost In-Order Complexity", ["Francis Tseng", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2008.23", "isca", 2008]], "Yale N. Patt": [["Achieving Out-of-Order Performance with Almost In-Order Complexity", ["Francis Tseng", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2008.23", "isca", 2008]], "Mayank Agarwal": [["Fetch-Criticality Reduction through Control Independence", ["Mayank Agarwal", "Nitin Navale", "Kshitiz Malik", "Matthew I. Frank"], "https://doi.org/10.1109/ISCA.2008.39", "isca", 2008]], "Nitin Navale": [["Fetch-Criticality Reduction through Control Independence", ["Mayank Agarwal", "Nitin Navale", "Kshitiz Malik", "Matthew I. Frank"], "https://doi.org/10.1109/ISCA.2008.39", "isca", 2008]], "Kshitiz Malik": [["Fetch-Criticality Reduction through Control Independence", ["Mayank Agarwal", "Nitin Navale", "Kshitiz Malik", "Matthew I. Frank"], "https://doi.org/10.1109/ISCA.2008.39", "isca", 2008]], "Matthew I. Frank": [["Fetch-Criticality Reduction through Control Independence", ["Mayank Agarwal", "Nitin Navale", "Kshitiz Malik", "Matthew I. Frank"], "https://doi.org/10.1109/ISCA.2008.39", "isca", 2008]], "Miquel Pericas": [["A Two-Level Load/Store Queue Based on Execution Locality", ["Miquel Pericas", "Adrian Cristal", "Francisco J. Cazorla", "Ruben Gonzalez", "Alexander V. Veidenbaum", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.10", "isca", 2008]], "Adrian Cristal": [["A Two-Level Load/Store Queue Based on Execution Locality", ["Miquel Pericas", "Adrian Cristal", "Francisco J. Cazorla", "Ruben Gonzalez", "Alexander V. Veidenbaum", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.10", "isca", 2008]], "Francisco J. Cazorla": [["A Two-Level Load/Store Queue Based on Execution Locality", ["Miquel Pericas", "Adrian Cristal", "Francisco J. Cazorla", "Ruben Gonzalez", "Alexander V. Veidenbaum", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.10", "isca", 2008], ["Software-Controlled Priority Characterization of POWER5 Processor", ["Carlos Boneti", "Francisco J. Cazorla", "Roberto Gioiosa", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.8", "isca", 2008]], "Ruben Gonzalez": [["A Two-Level Load/Store Queue Based on Execution Locality", ["Miquel Pericas", "Adrian Cristal", "Francisco J. Cazorla", "Ruben Gonzalez", "Alexander V. Veidenbaum", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.10", "isca", 2008]], "Alexander V. Veidenbaum": [["A Two-Level Load/Store Queue Based on Execution Locality", ["Miquel Pericas", "Adrian Cristal", "Francisco J. Cazorla", "Ruben Gonzalez", "Alexander V. Veidenbaum", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.10", "isca", 2008]], "Daniel A. Jimenez": [["A Two-Level Load/Store Queue Based on Execution Locality", ["Miquel Pericas", "Adrian Cristal", "Francisco J. Cazorla", "Ruben Gonzalez", "Alexander V. Veidenbaum", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.10", "isca", 2008]], "Mateo Valero": [["A Two-Level Load/Store Queue Based on Execution Locality", ["Miquel Pericas", "Adrian Cristal", "Francisco J. Cazorla", "Ruben Gonzalez", "Alexander V. Veidenbaum", "Daniel A. Jimenez", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.10", "isca", 2008], ["Software-Controlled Priority Characterization of POWER5 Processor", ["Carlos Boneti", "Francisco J. Cazorla", "Roberto Gioiosa", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.8", "isca", 2008]], "Engin Ipek": [["Self-Optimizing Memory Controllers: A Reinforcement Learning Approach", ["Engin Ipek", "Onur Mutlu", "Jose F. Martinez", "Rich Caruana"], "https://doi.org/10.1109/ISCA.2008.21", "isca", 2008]], "Onur Mutlu": [["Self-Optimizing Memory Controllers: A Reinforcement Learning Approach", ["Engin Ipek", "Onur Mutlu", "Jose F. Martinez", "Rich Caruana"], "https://doi.org/10.1109/ISCA.2008.21", "isca", 2008], ["Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems", ["Onur Mutlu", "Thomas Moscibroda"], "https://doi.org/10.1109/ISCA.2008.7", "isca", 2008]], "Jose F. Martinez": [["Self-Optimizing Memory Controllers: A Reinforcement Learning Approach", ["Engin Ipek", "Onur Mutlu", "Jose F. Martinez", "Rich Caruana"], "https://doi.org/10.1109/ISCA.2008.21", "isca", 2008]], "Rich Caruana": [["Self-Optimizing Memory Controllers: A Reinforcement Learning Approach", ["Engin Ipek", "Onur Mutlu", "Jose F. Martinez", "Rich Caruana"], "https://doi.org/10.1109/ISCA.2008.21", "isca", 2008]], "Shyamkumar Thoziyoor": [["A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies", ["Shyamkumar Thoziyoor", "Jung Ho Ahn", "Matteo Monchiero", "Jay B. Brockman", "Norman P. Jouppi"], "https://doi.org/10.1109/ISCA.2008.16", "isca", 2008]], "Jung Ho Ahn": [["A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies", ["Shyamkumar Thoziyoor", "Jung Ho Ahn", "Matteo Monchiero", "Jay B. Brockman", "Norman P. Jouppi"], "https://doi.org/10.1109/ISCA.2008.16", "isca", 2008], ["Corona: System Implications of Emerging Nanophotonic Technology", ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2008.35", "isca", 2008]], "Matteo Monchiero": [["A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies", ["Shyamkumar Thoziyoor", "Jung Ho Ahn", "Matteo Monchiero", "Jay B. Brockman", "Norman P. Jouppi"], "https://doi.org/10.1109/ISCA.2008.16", "isca", 2008], ["Corona: System Implications of Emerging Nanophotonic Technology", ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2008.35", "isca", 2008]], "Jay B. Brockman": [["A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies", ["Shyamkumar Thoziyoor", "Jung Ho Ahn", "Matteo Monchiero", "Jay B. Brockman", "Norman P. Jouppi"], "https://doi.org/10.1109/ISCA.2008.16", "isca", 2008]], "Norman P. Jouppi": [["A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies", ["Shyamkumar Thoziyoor", "Jung Ho Ahn", "Matteo Monchiero", "Jay B. Brockman", "Norman P. Jouppi"], "https://doi.org/10.1109/ISCA.2008.16", "isca", 2008], ["Corona: System Implications of Emerging Nanophotonic Technology", ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2008.35", "isca", 2008]], "Thomas Moscibroda": [["Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems", ["Onur Mutlu", "Thomas Moscibroda"], "https://doi.org/10.1109/ISCA.2008.7", "isca", 2008]], "John Kim": [["Technology-Driven, Highly-Scalable Dragonfly Topology", ["John Kim", "William J. Dally", "Steve Scott", "Dennis Abts"], "https://doi.org/10.1109/ISCA.2008.19", "isca", 2008]], "William J. Dally": [["Technology-Driven, Highly-Scalable Dragonfly Topology", ["John Kim", "William J. Dally", "Steve Scott", "Dennis Abts"], "https://doi.org/10.1109/ISCA.2008.19", "isca", 2008]], "Steve Scott": [["Technology-Driven, Highly-Scalable Dragonfly Topology", ["John Kim", "William J. Dally", "Steve Scott", "Dennis Abts"], "https://doi.org/10.1109/ISCA.2008.19", "isca", 2008]], "Dennis Abts": [["Technology-Driven, Highly-Scalable Dragonfly Topology", ["John Kim", "William J. Dally", "Steve Scott", "Dennis Abts"], "https://doi.org/10.1109/ISCA.2008.19", "isca", 2008]], "Jae W. Lee": [["Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks", ["Jae W. Lee", "Man Cheuk Ng", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2008.31", "isca", 2008]], "Man Cheuk Ng": [["Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks", ["Jae W. Lee", "Man Cheuk Ng", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2008.31", "isca", 2008]], "Krste Asanovic": [["Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks", ["Jae W. Lee", "Man Cheuk Ng", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2008.31", "isca", 2008]], "Martha Mercaldi Kim": [["Polymorphic On-Chip Networks", ["Martha Mercaldi Kim", "John D. Davis", "Mark Oskin", "Todd M. Austin"], "https://doi.org/10.1109/ISCA.2008.25", "isca", 2008]], "John D. Davis": [["Polymorphic On-Chip Networks", ["Martha Mercaldi Kim", "John D. Davis", "Mark Oskin", "Todd M. Austin"], "https://doi.org/10.1109/ISCA.2008.25", "isca", 2008]], "Mark Oskin": [["Polymorphic On-Chip Networks", ["Martha Mercaldi Kim", "John D. Davis", "Mark Oskin", "Todd M. Austin"], "https://doi.org/10.1109/ISCA.2008.25", "isca", 2008], ["Microcoded Architectures for Ion-Tap Quantum Computers", ["Lucas Kreger-Stickles", "Mark Oskin"], "https://doi.org/10.1109/ISCA.2008.28", "isca", 2008]], "Todd M. Austin": [["Polymorphic On-Chip Networks", ["Martha Mercaldi Kim", "John D. Davis", "Mark Oskin", "Todd M. Austin"], "https://doi.org/10.1109/ISCA.2008.25", "isca", 2008]], "Lee Baugh": [["Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory", ["Lee Baugh", "Naveen Neelakantam", "Craig B. Zilles"], "https://doi.org/10.1109/ISCA.2008.34", "isca", 2008]], "Naveen Neelakantam": [["Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory", ["Lee Baugh", "Naveen Neelakantam", "Craig B. Zilles"], "https://doi.org/10.1109/ISCA.2008.34", "isca", 2008]], "Craig B. Zilles": [["Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory", ["Lee Baugh", "Naveen Neelakantam", "Craig B. Zilles"], "https://doi.org/10.1109/ISCA.2008.34", "isca", 2008]], "Jayaram Bobba": [["TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory", ["Jayaram Bobba", "Neelam Goyal", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/ISCA.2008.24", "isca", 2008]], "Neelam Goyal": [["TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory", ["Jayaram Bobba", "Neelam Goyal", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/ISCA.2008.24", "isca", 2008]], "Mark D. Hill": [["TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory", ["Jayaram Bobba", "Neelam Goyal", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/ISCA.2008.24", "isca", 2008], ["Rerun: Exploiting Episodes for Lightweight Memory Race Recording", ["Derek Hower", "Mark D. Hill"], "https://doi.org/10.1109/ISCA.2008.26", "isca", 2008]], "Michael M. Swift": [["TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory", ["Jayaram Bobba", "Neelam Goyal", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/ISCA.2008.24", "isca", 2008]], "David A. Wood": [["TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory", ["Jayaram Bobba", "Neelam Goyal", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1109/ISCA.2008.24", "isca", 2008]], "Arrvindh Shriraman": [["Flexible Decoupled Transactional Memory Support", ["Arrvindh Shriraman", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/ISCA.2008.17", "isca", 2008]], "Sandhya Dwarkadas": [["Flexible Decoupled Transactional Memory Support", ["Arrvindh Shriraman", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/ISCA.2008.17", "isca", 2008]], "Michael L. Scott": [["Flexible Decoupled Transactional Memory Support", ["Arrvindh Shriraman", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1109/ISCA.2008.17", "isca", 2008]], "Dana Vantrease": [["Corona: System Implications of Emerging Nanophotonic Technology", ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2008.35", "isca", 2008]], "Robert Schreiber": [["Corona: System Implications of Emerging Nanophotonic Technology", ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2008.35", "isca", 2008]], "Moray McLaren": [["Corona: System Implications of Emerging Nanophotonic Technology", ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2008.35", "isca", 2008]], "Marco Fiorentino": [["Corona: System Implications of Emerging Nanophotonic Technology", ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2008.35", "isca", 2008]], "Al Davis": [["Corona: System Implications of Emerging Nanophotonic Technology", ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2008.35", "isca", 2008]], "Nathan L. Binkert": [["Corona: System Implications of Emerging Nanophotonic Technology", ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2008.35", "isca", 2008]], "Raymond G. Beausoleil": [["Corona: System Implications of Emerging Nanophotonic Technology", ["Dana Vantrease", "Robert Schreiber", "Matteo Monchiero", "Moray McLaren", "Norman P. Jouppi", "Marco Fiorentino", "Al Davis", "Nathan L. Binkert", "Raymond G. Beausoleil", "Jung Ho Ahn"], "https://doi.org/10.1109/ISCA.2008.35", "isca", 2008]], "Lucas Kreger-Stickles": [["Microcoded Architectures for Ion-Tap Quantum Computers", ["Lucas Kreger-Stickles", "Mark Oskin"], "https://doi.org/10.1109/ISCA.2008.28", "isca", 2008]], "Nemanja Isailovic": [["Running a Quantum Circuit at the Speed of Data", ["Nemanja Isailovic", "Mark Whitney", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2008.5", "isca", 2008]], "Mark Whitney": [["Running a Quantum Circuit at the Speed of Data", ["Nemanja Isailovic", "Mark Whitney", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2008.5", "isca", 2008]], "Yatish Patel": [["Running a Quantum Circuit at the Speed of Data", ["Nemanja Isailovic", "Mark Whitney", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2008.5", "isca", 2008]], "John Kubiatowicz": [["Running a Quantum Circuit at the Speed of Data", ["Nemanja Isailovic", "Mark Whitney", "Yatish Patel", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2008.5", "isca", 2008]], "Xiaoyao Liang": [["ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency", ["Xiaoyao Liang", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2008.27", "isca", 2008]], "Gu-Yeon Wei": [["ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency", ["Xiaoyao Liang", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2008.27", "isca", 2008]], "David M. Brooks": [["ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency", ["Xiaoyao Liang", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2008.27", "isca", 2008]], "Chris Wilkerson": [["Trading off Cache Capacity for Reliability to Enable Low Voltage Operation", ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"], "https://doi.org/10.1109/ISCA.2008.22", "isca", 2008]], "Hongliang Gao": [["Trading off Cache Capacity for Reliability to Enable Low Voltage Operation", ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"], "https://doi.org/10.1109/ISCA.2008.22", "isca", 2008]], "Alaa R. Alameldeen": [["Trading off Cache Capacity for Reliability to Enable Low Voltage Operation", ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"], "https://doi.org/10.1109/ISCA.2008.22", "isca", 2008]], "Zeshan Chishti": [["Trading off Cache Capacity for Reliability to Enable Low Voltage Operation", ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"], "https://doi.org/10.1109/ISCA.2008.22", "isca", 2008]], "Muhammad M. Khellah": [["Trading off Cache Capacity for Reliability to Enable Low Voltage Operation", ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"], "https://doi.org/10.1109/ISCA.2008.22", "isca", 2008]], "Shih-Lien Lu": [["Trading off Cache Capacity for Reliability to Enable Low Voltage Operation", ["Chris Wilkerson", "Hongliang Gao", "Alaa R. Alameldeen", "Zeshan Chishti", "Muhammad M. Khellah", "Shih-Lien Lu"], "https://doi.org/10.1109/ISCA.2008.22", "isca", 2008]], "Franziska Roesner": [["Counting Dependence Predictors", ["Franziska Roesner", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2008.6", "isca", 2008]], "Doug Burger": [["Counting Dependence Predictors", ["Franziska Roesner", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2008.6", "isca", 2008]], "Stephen W. Keckler": [["Counting Dependence Predictors", ["Franziska Roesner", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2008.6", "isca", 2008]], "Natalie D. Enright Jerger": [["Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support", ["Natalie D. Enright Jerger", "Li-Shiuan Peh", "Mikko H. Lipasti"], "https://doi.org/10.1109/ISCA.2008.12", "isca", 2008]], "Li-Shiuan Peh": [["Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support", ["Natalie D. Enright Jerger", "Li-Shiuan Peh", "Mikko H. Lipasti"], "https://doi.org/10.1109/ISCA.2008.12", "isca", 2008]], "Mikko H. Lipasti": [["Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support", ["Natalie D. Enright Jerger", "Li-Shiuan Peh", "Mikko H. Lipasti"], "https://doi.org/10.1109/ISCA.2008.12", "isca", 2008]], "Avinash Karanth Kodi": [["iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures", ["Avinash Karanth Kodi", "Ashwini Sarathy", "Ahmed Louri"], "https://doi.org/10.1109/ISCA.2008.14", "isca", 2008]], "Ashwini Sarathy": [["iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures", ["Avinash Karanth Kodi", "Ashwini Sarathy", "Ahmed Louri"], "https://doi.org/10.1109/ISCA.2008.14", "isca", 2008]], "Ahmed Louri": [["iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures", ["Avinash Karanth Kodi", "Ashwini Sarathy", "Ahmed Louri"], "https://doi.org/10.1109/ISCA.2008.14", "isca", 2008]], "Dongkook Park": [["MIRA: A Multi-layered On-Chip Interconnect Router Architecture", ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2008.13", "isca", 2008]], "Soumya Eachempati": [["MIRA: A Multi-layered On-Chip Interconnect Router Architecture", ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2008.13", "isca", 2008]], "Reetuparna Das": [["MIRA: A Multi-layered On-Chip Interconnect Router Architecture", ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2008.13", "isca", 2008]], "Asit K. Mishra": [["MIRA: A Multi-layered On-Chip Interconnect Router Architecture", ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2008.13", "isca", 2008]], "Yuan Xie": [["MIRA: A Multi-layered On-Chip Interconnect Router Architecture", ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2008.13", "isca", 2008]], "Narayanan Vijaykrishnan": [["MIRA: A Multi-layered On-Chip Interconnect Router Architecture", ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2008.13", "isca", 2008]], "Chita R. Das": [["MIRA: A Multi-layered On-Chip Interconnect Router Architecture", ["Dongkook Park", "Soumya Eachempati", "Reetuparna Das", "Asit K. Mishra", "Yuan Xie", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2008.13", "isca", 2008]], "Derek Hower": [["Rerun: Exploiting Episodes for Lightweight Memory Race Recording", ["Derek Hower", "Mark D. Hill"], "https://doi.org/10.1109/ISCA.2008.26", "isca", 2008]], "Brandon Lucia": [["Atom-Aid: Detecting and Surviving Atomicity Violations", ["Brandon Lucia", "Joseph Devietti", "Karin Strauss", "Luis Ceze"], "https://doi.org/10.1109/ISCA.2008.4", "isca", 2008]], "Joseph Devietti": [["Atom-Aid: Detecting and Surviving Atomicity Violations", ["Brandon Lucia", "Joseph Devietti", "Karin Strauss", "Luis Ceze"], "https://doi.org/10.1109/ISCA.2008.4", "isca", 2008]], "Karin Strauss": [["Atom-Aid: Detecting and Surviving Atomicity Violations", ["Brandon Lucia", "Joseph Devietti", "Karin Strauss", "Luis Ceze"], "https://doi.org/10.1109/ISCA.2008.4", "isca", 2008]], "Luis Ceze": [["Atom-Aid: Detecting and Surviving Atomicity Violations", ["Brandon Lucia", "Joseph Devietti", "Karin Strauss", "Luis Ceze"], "https://doi.org/10.1109/ISCA.2008.4", "isca", 2008], ["DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Effciently", ["Pablo Montesinos", "Luis Ceze", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2008.36", "isca", 2008]], "Pablo Montesinos": [["DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Effciently", ["Pablo Montesinos", "Luis Ceze", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2008.36", "isca", 2008]], "Josep Torrellas": [["DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Effciently", ["Pablo Montesinos", "Luis Ceze", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2008.36", "isca", 2008], ["Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors", ["Radu Teodorescu", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2008.40", "isca", 2008]], "Sriram Sankar": [["Intra-disk Parallelism: An Idea Whose Time Has Come", ["Sriram Sankar", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/ISCA.2008.11", "isca", 2008]], "Sudhanva Gurumurthi": [["Intra-disk Parallelism: An Idea Whose Time Has Come", ["Sriram Sankar", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/ISCA.2008.11", "isca", 2008]], "Mircea R. Stan": [["Intra-disk Parallelism: An Idea Whose Time Has Come", ["Sriram Sankar", "Sudhanva Gurumurthi", "Mircea R. Stan"], "https://doi.org/10.1109/ISCA.2008.11", "isca", 2008]], "Kevin T. Lim": [["Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments", ["Kevin T. Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant D. Patel", "Trevor N. Mudge", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2008.37", "isca", 2008]], "Parthasarathy Ranganathan": [["Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments", ["Kevin T. Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant D. Patel", "Trevor N. Mudge", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2008.37", "isca", 2008]], "Jichuan Chang": [["Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments", ["Kevin T. Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant D. Patel", "Trevor N. Mudge", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2008.37", "isca", 2008]], "Chandrakant D. Patel": [["Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments", ["Kevin T. Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant D. Patel", "Trevor N. Mudge", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2008.37", "isca", 2008]], "Trevor N. Mudge": [["Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments", ["Kevin T. Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant D. Patel", "Trevor N. Mudge", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2008.37", "isca", 2008], ["Improving NAND Flash Based Disk Caches", ["Taeho Kgil", "David Roberts", "Trevor N. Mudge"], "https://doi.org/10.1109/ISCA.2008.32", "isca", 2008]], "Steven K. Reinhardt": [["Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments", ["Kevin T. Lim", "Parthasarathy Ranganathan", "Jichuan Chang", "Chandrakant D. Patel", "Trevor N. Mudge", "Steven K. Reinhardt"], "https://doi.org/10.1109/ISCA.2008.37", "isca", 2008]], "Taeho Kgil": [["Improving NAND Flash Based Disk Caches", ["Taeho Kgil", "David Roberts", "Trevor N. Mudge"], "https://doi.org/10.1109/ISCA.2008.32", "isca", 2008]], "David Roberts": [["Improving NAND Flash Based Disk Caches", ["Taeho Kgil", "David Roberts", "Trevor N. Mudge"], "https://doi.org/10.1109/ISCA.2008.32", "isca", 2008]], "Xiaodong Li": [["Online Estimation of Architectural Vulnerability Factor for Soft Errors", ["Xiaodong Li", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2008.9", "isca", 2008]], "Sarita V. Adve": [["Online Estimation of Architectural Vulnerability Factor for Soft Errors", ["Xiaodong Li", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2008.9", "isca", 2008]], "Pradip Bose": [["Online Estimation of Architectural Vulnerability Factor for Soft Errors", ["Xiaodong Li", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2008.9", "isca", 2008], ["A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime", ["Jeonghee Shin", "Victor V. Zyuban", "Pradip Bose", "Timothy Mark Pinkston"], "https://doi.org/10.1109/ISCA.2008.30", "isca", 2008]], "Jude A. Rivers": [["Online Estimation of Architectural Vulnerability Factor for Soft Errors", ["Xiaodong Li", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2008.9", "isca", 2008]], "Jeonghee Shin": [["A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime", ["Jeonghee Shin", "Victor V. Zyuban", "Pradip Bose", "Timothy Mark Pinkston"], "https://doi.org/10.1109/ISCA.2008.30", "isca", 2008]], "Victor V. Zyuban": [["A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime", ["Jeonghee Shin", "Victor V. Zyuban", "Pradip Bose", "Timothy Mark Pinkston"], "https://doi.org/10.1109/ISCA.2008.30", "isca", 2008]], "Timothy Mark Pinkston": [["A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime", ["Jeonghee Shin", "Victor V. Zyuban", "Pradip Bose", "Timothy Mark Pinkston"], "https://doi.org/10.1109/ISCA.2008.30", "isca", 2008]], "Radu Teodorescu": [["Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors", ["Radu Teodorescu", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2008.40", "isca", 2008]], "Shimin Chen": [["Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "https://doi.org/10.1109/ISCA.2008.20", "isca", 2008]], "Michael Kozuch": [["Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "https://doi.org/10.1109/ISCA.2008.20", "isca", 2008]], "Theodoros Strigkos": [["Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "https://doi.org/10.1109/ISCA.2008.20", "isca", 2008]], "Babak Falsafi": [["Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "https://doi.org/10.1109/ISCA.2008.20", "isca", 2008]], "Phillip B. Gibbons": [["Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "https://doi.org/10.1109/ISCA.2008.20", "isca", 2008]], "Todd C. Mowry": [["Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "https://doi.org/10.1109/ISCA.2008.20", "isca", 2008]], "Vijaya Ramachandran": [["Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "https://doi.org/10.1109/ISCA.2008.20", "isca", 2008]], "Olatunji Ruwase": [["Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "https://doi.org/10.1109/ISCA.2008.20", "isca", 2008]], "Michael P. Ryan": [["Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "https://doi.org/10.1109/ISCA.2008.20", "isca", 2008]], "Evangelos Vlachos": [["Flexible Hardware Acceleration for Instruction-Grain Program Monitoring", ["Shimin Chen", "Michael Kozuch", "Theodoros Strigkos", "Babak Falsafi", "Phillip B. Gibbons", "Todd C. Mowry", "Vijaya Ramachandran", "Olatunji Ruwase", "Michael P. Ryan", "Evangelos Vlachos"], "https://doi.org/10.1109/ISCA.2008.20", "isca", 2008]], "Nathan Clark": [["VEAL: Virtualized Execution Accelerator for Loops", ["Nathan Clark", "Amir Hormati", "Scott A. Mahlke"], "https://doi.org/10.1109/ISCA.2008.33", "isca", 2008]], "Amir Hormati": [["VEAL: Virtualized Execution Accelerator for Loops", ["Nathan Clark", "Amir Hormati", "Scott A. Mahlke"], "https://doi.org/10.1109/ISCA.2008.33", "isca", 2008]], "Scott A. Mahlke": [["VEAL: Virtualized Execution Accelerator for Loops", ["Nathan Clark", "Amir Hormati", "Scott A. Mahlke"], "https://doi.org/10.1109/ISCA.2008.33", "isca", 2008]], "Haibo Chen": [["From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware", ["Haibo Chen", "Xi Wu", "Liwei Yuan", "Binyu Zang", "Pen-Chung Yew", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2008.18", "isca", 2008]], "Xi Wu": [["From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware", ["Haibo Chen", "Xi Wu", "Liwei Yuan", "Binyu Zang", "Pen-Chung Yew", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2008.18", "isca", 2008]], "Liwei Yuan": [["From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware", ["Haibo Chen", "Xi Wu", "Liwei Yuan", "Binyu Zang", "Pen-Chung Yew", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2008.18", "isca", 2008]], "Binyu Zang": [["From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware", ["Haibo Chen", "Xi Wu", "Liwei Yuan", "Binyu Zang", "Pen-Chung Yew", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2008.18", "isca", 2008]], "Pen-Chung Yew": [["From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware", ["Haibo Chen", "Xi Wu", "Liwei Yuan", "Binyu Zang", "Pen-Chung Yew", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2008.18", "isca", 2008]], "Frederic T. Chong": [["From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware", ["Haibo Chen", "Xi Wu", "Liwei Yuan", "Binyu Zang", "Pen-Chung Yew", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2008.18", "isca", 2008]], "Carlos Boneti": [["Software-Controlled Priority Characterization of POWER5 Processor", ["Carlos Boneti", "Francisco J. Cazorla", "Roberto Gioiosa", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.8", "isca", 2008]], "Roberto Gioiosa": [["Software-Controlled Priority Characterization of POWER5 Processor", ["Carlos Boneti", "Francisco J. Cazorla", "Roberto Gioiosa", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.8", "isca", 2008]], "Alper Buyuktosunoglu": [["Software-Controlled Priority Characterization of POWER5 Processor", ["Carlos Boneti", "Francisco J. Cazorla", "Roberto Gioiosa", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.8", "isca", 2008]], "Chen-Yong Cher": [["Software-Controlled Priority Characterization of POWER5 Processor", ["Carlos Boneti", "Francisco J. Cazorla", "Roberto Gioiosa", "Alper Buyuktosunoglu", "Chen-Yong Cher", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2008.8", "isca", 2008]], "Alex Shye": [["Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction", ["Alex Shye", "Berkin Ozisikyilmaz", "Arindam Mallik", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick", "Alok N. Choudhary"], "https://doi.org/10.1109/ISCA.2008.29", "isca", 2008]], "Berkin Ozisikyilmaz": [["Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction", ["Alex Shye", "Berkin Ozisikyilmaz", "Arindam Mallik", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick", "Alok N. Choudhary"], "https://doi.org/10.1109/ISCA.2008.29", "isca", 2008]], "Arindam Mallik": [["Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction", ["Alex Shye", "Berkin Ozisikyilmaz", "Arindam Mallik", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick", "Alok N. Choudhary"], "https://doi.org/10.1109/ISCA.2008.29", "isca", 2008]], "Gokhan Memik": [["Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction", ["Alex Shye", "Berkin Ozisikyilmaz", "Arindam Mallik", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick", "Alok N. Choudhary"], "https://doi.org/10.1109/ISCA.2008.29", "isca", 2008]], "Peter A. Dinda": [["Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction", ["Alex Shye", "Berkin Ozisikyilmaz", "Arindam Mallik", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick", "Alok N. Choudhary"], "https://doi.org/10.1109/ISCA.2008.29", "isca", 2008]], "Robert P. Dick": [["Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction", ["Alex Shye", "Berkin Ozisikyilmaz", "Arindam Mallik", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick", "Alok N. Choudhary"], "https://doi.org/10.1109/ISCA.2008.29", "isca", 2008]], "Alok N. Choudhary": [["Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction", ["Alex Shye", "Berkin Ozisikyilmaz", "Arindam Mallik", "Gokhan Memik", "Peter A. Dinda", "Robert P. Dick", "Alok N. Choudhary"], "https://doi.org/10.1109/ISCA.2008.29", "isca", 2008]], "Sanjeev Kumar": [["Atomic Vector Operations on Chip Multiprocessors", ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "https://doi.org/10.1109/ISCA.2008.38", "isca", 2008]], "Daehyun Kim": [["Atomic Vector Operations on Chip Multiprocessors", ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "https://doi.org/10.1109/ISCA.2008.38", "isca", 2008]], "Mikhail Smelyanskiy": [["Atomic Vector Operations on Chip Multiprocessors", ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "https://doi.org/10.1109/ISCA.2008.38", "isca", 2008]], "Yen-Kuang Chen": [["Atomic Vector Operations on Chip Multiprocessors", ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "https://doi.org/10.1109/ISCA.2008.38", "isca", 2008]], "Jatin Chhugani": [["Atomic Vector Operations on Chip Multiprocessors", ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "https://doi.org/10.1109/ISCA.2008.38", "isca", 2008]], "Christopher J. Hughes": [["Atomic Vector Operations on Chip Multiprocessors", ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "https://doi.org/10.1109/ISCA.2008.38", "isca", 2008]], "Changkyu Kim": [["Atomic Vector Operations on Chip Multiprocessors", ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "https://doi.org/10.1109/ISCA.2008.38", "isca", 2008]], "Victor W. Lee": [["Atomic Vector Operations on Chip Multiprocessors", ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "https://doi.org/10.1109/ISCA.2008.38", "isca", 2008]], "Anthony D. Nguyen": [["Atomic Vector Operations on Chip Multiprocessors", ["Sanjeev Kumar", "Daehyun Kim", "Mikhail Smelyanskiy", "Yen-Kuang Chen", "Jatin Chhugani", "Christopher J. Hughes", "Changkyu Kim", "Victor W. Lee", "Anthony D. Nguyen"], "https://doi.org/10.1109/ISCA.2008.38", "isca", 2008]], "Gabriel H. Loh": [["3D-Stacked Memory Architectures for Multi-core Processors", ["Gabriel H. Loh"], "https://doi.org/10.1109/ISCA.2008.15", "isca", 2008]]}