[1] Alfred V. Aho and Margaret J. Corasick. 1975. Efficient String Matching: An Aid
to Bibliographic Search. Commun. ACM 18, 6 June 1975), 333-340.

[2] Rajeev Alur and Mihalis Yannakakis. 1998. Model checking of hierarchical

state machines. In ACM SIGSOFT Software Engineering Notes, Vol. 23. ACM,

175-188.

[3] Michela Becchi and Patrick Crowley. 2007. An improved algorithm to accelerate

regular expression evaluation. In Proceedings of the 3rd ACM/IEEE Symposium

on Architecture for networking and communications systems. ACM, 145-154.

[4] Michela Becchi and Patrick Crowley. 2008. Efficient regular expression evalu
ation: theory to practice. In Proceedings of the 2008 ACMAEEE Symposium on

Architecture for Networking and Communications Systems, ANCS 2008, San Jose,

California, USA, November 6-7, 2008. 50-59.

[5] Michela Becchi, Mark A. Franklin, and Patrick Crowley. 2008. A workload for

evaluating deep packet inspection architectures. In 4th International Symposium on

Workload Characterization (IISWC 2008), Seattle, Washington, USA, September

14-16, 2008. 79-89.

[6] Michela Becchi, Charlie Wiseman, and Patrick Crowley. 2009. Evaluating regular

expression matching engines on network and general purpose processors. In

Proceedings of the 5th AC MAEEE Symposium on Architectures for Networking

and Communications Systems. ACM, 30-39.

[7] Chunkun Bo, Ke Wang, Jeffrey J Fox, and Kevin Skadron. 2015. Entity Resolution

Acceleration using MicronaAZs Automata Processor. Architectures and Systems

for Big Data (ASBD), in conjunction with ISCA (2015).

[8] William J. Bowhill, Blaine A. Stackhouse, Nevine Nassif, Zibing Yang, Arvind

Raghavan, Oscar Mendoza, Charles Morganti, Chris Houghton, Dan Krueger,

Olivier Franza, Jayen Desai, Jason Crop, Brian Brock, Dave Bradley, Chris Bostak,

Sal Bhimji, and Matt Becker. 2016. The Xeon® Processor E5-2600 v3: a 22 nm

18-Core Product Family. J. Solid-State Circuits 51, 1 (2016), 92-104. https:

/doi.org/10.1109/TSSC.2015.2472598

[9] Niladrish Chatterjee, Mike O’Connor, Donghyuk Lee, Daniel R. Johnson,

Stephen W. Keckler, Minsoo Rhu, and William J. Dally. 2017. Architecting

an Energy-Efficient DRAM System for GPUs. In High Performance Computer

Architecture (HPCA).

[10] Wei Chen, Szu-Liang Chen, Siufu Chiu, Raghuraman Ganesan, Venkata Lukka,

Wei Wing Mar, and Stefan Rusu. 2013. A 22nm 2.5 MB slice on-die L3 cache

for the next generation Xeon® processor. In VLSI Technology (VLSIT), 2013

Symposium on, TEEE, C132-C133.

[11] Alessandro Cimatti, Edmund Clarke, Enrico Giunchiglia, Fausto Giunchiglia,

Marco Pistore, Marco Roveri, Roberto Sebastiani, and Armando Tacchella. 2002.

Nusmy 2: An opensource tool for symbolic model checking. In International

Conference on Computer Aided Verification. Springer, 359-364.

[12] Subhasis Das, Tor M. Aamodt, and William J. Dally. 2015. SLIP: reducing wire

energy in the memory hierarchy. In Proceedings of the 42nd Annual International

Symposium on Computer Architecture, Portland, OR, USA, June 13-17, 2015.

349-361. https://doi.org/10.1145/2749469.2750398

[13] Sutapa Datta and Subhasis Mukhopadhyay. 2015. A grammar inference approach

for predicting kinase specific phosphorylation sites. PloS one 10, 4 (2015),

0122294,

[14] Paul Dlugosch, Dave Brown, Paul Glendenning, Michael Leventhal, and Harold

Noyes. 2014. An efficient and scalable semiconductor architecture for parallel

automata processing. IEEE Transactions on Parallel and Distributed Systems 25,

12 (2014), 3088-3098.

[15] ‘Yuanwei Fang, Tung Thanh Hoang, Michela Becchi, and Andrew A. Chien. 2015.

Fast support for unstructured data processing: the unified automata processor. In

Proceedings of the 48th International Symposium on Microarchitecture, MICRO

2015, Waikiki, HI, USA, December 5-9, 2015. 533-545. https://doi.org/10.1145/

2830772.2830809

[16] Domenico Ficara, Stefano Giordano, Gregorio Procissi, Fabio Vitucci, Gianni

Antichi, and Andrea Di Pietro. 2008. An improved DFA for fast regular expression

matching. ACM SIGCOMM Computer Communication Review 38, 5 (2008), 29
40.

[17] Vaibhav Gogte, Aasheesh Kolli, Michael J. Cafarella, Loris D’Antoni, and

Thomas F. Wenisch. 2016. HARE: Hardware accelerator for regular expres
sions. In 49th Annual IEEE/ACM International Symposium on Microarchitecture,

MICRO 2016, Taipei, Taiwan, October 15-19, 2016. 1-12. https://doi.org/10.1109/

[18] Linley Gwennap. 2014. Micron Accelerates Automata:New Chip Speeds NFA
Processing Using DRAM Architectures. In Microprocessor Report.

[19] Min Huang, Moty Mehalel, Ramesh Arvapalli, and Songnian He. 2013. An
Energy Efficient 32-nm 20-MB Shared On-Die L3 Cache for Intel® Xeon®
Processor E5 Family. J. Solid-State Circuits 48, 8 (2013), 1954-1962. https:
/doi.org/10.1109/JSSC.2013.2258815

[20] Intel. 2017. Cache Allocation Technology. (2017). https://software.intel.com/
en-us/articles/introduction-to-cache-allocation- technology

[21] Peng Jiang and Gagan Agrawal. 2017. Combining SIMD and Many/Multicore Parallelism for Finite State Machines with Enumerative Speculation. In

[3

=

[4

a

[5]

[6]

[7]

[8]

[9

=

[10]

(11]

[12]

[13]

[14]

[15]

[16]

[17]

271

MICRO-50, October 14-18, 2017, Cambridge, MA, USA

Proceedings of the 22nd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, Austin, TX, USA, February 4-8, 2017. 179-191.
http://dl.acm.org/citation.cfm ?id=3018760
Christopher Grant Jones, Rose Liu, Leo Meyerovich, Krste Asanovic, and
Rastislav Bodik. 2009. Parallelizing the web browser. In Proceedings of the
First USENIX Workshop on Hot Topics in Parallelism.
George Karypis and Vipin Kumar. 1998. A Fast and High Quality Multilevel
Scheme for Partitioning Irregular Graphs. SIAM J. Scientific Computing 20, 1
(1998), 359-392. https://doi.org/10.1137/S1064827595287997
Linux kernel. 2017. Huge Pages. https://www.kernel.org/doc/Documentation/vm/
hugetlbpage.txt
Sailesh Kumar, Sarang Dharmapurikar, Fang Yu, Patrick Crowley, and Jonathan
Turner. 2006. Algorithms to accelerate multiple regular expressions matching for
deep packet inspection. In ACM SIGCOMM Computer Communication Review,
Vol. 36. ACM, 339-350.
Dan Lin, Nigel Medforth, Kenneth S. Herdy, Arrvindh Shriraman, and Robert D.
Cameron. 2012, Parabix: Boosting the efficiency of text processing on commodity
processors. In 18th IEEE International Symposium on High Performance Computer Architecture, HPCA 2012, New Orleans, LA, USA, 25-29 February, 2012.
373-384. https://doi.org/10.1109/HPCA.2012.6169041
[27] Micron. 2016. Method and system to dynamically power-down a block of a
pattern-recognition processor. (2016). Patent US 9389833 B2.
[28] Micron. 2017. Micron Automata Processing. http://www.micronautomata.com/
[29] Sasa Misailovic, Michael Carbin, Sara Achour, Zichao Qi, and Martin C Rinard, 2014. Chisel: Reliability-and accuracy-aware optimization of approximate
computational kernels. In ACM SIGPLAN Notices, Vol. 49. ACM, 309-328.
Todd Mytkowicz, Madanlal Musuvathi, and Wolfram Schulte. 2014. Data-parallel
finite-state machines. In Architectural Support for Programming Languages and
Operating Systems, ASPLOS 14, Salt Lake City, UT, USA, March 1-5, 2014.
§29-542.
Omar Naji, Christian Weis, Matthias Jung, Norbert Wehn, and Andreas Hansson.
2015. A high-level DRAM timing, power and area exploration tool. In Embedded
Computer Systems: Architectures, Modeling, and Simulation (SAMOS), 2015
International Conference on, TEEE, 149-156.
Alexandre Petrenko. 2001. Fault model-driven test derivation from finite state models: Annotated bibliography. In Modeling and verification of parallel processes.
Springer, 196-205.
Jungiao Qiu, Zhijia Zhao, and Bin Ren. 2016. MicroSpec: Speculation-Centric
Fine-Grained Parallelization for FSM Computations. In Proceedings of the 2016
International Conference on Parallel Architectures and Compilation, PACT 2016,
Haifa, Israel, September 11-15, 2016, 221-233.
Indranil Roy and Srinivas Aluru. 2016. Discovering motifs in biological sequences
using the micron automata processor, IEEE/ACM Transactions on Computational
Biology and Bioinformatics 13, 1 (2016), 99-111.
Indranil Roy, Ankit Srivastava, and Srinivas Aluru. 2016. Programming Techniques for the Automata Processor. In 45th International Conference on Parallel
Processing, ICPP 2016, Philadelphia, PA, USA, August 16-19, 2016, 205-210.
https://doi.org/10.1109/ICPP.2016.30
Indranil Roy, Ankit Srivastava, Marziyeh Nourian, Michela Becchi, and Srinivas
Aluru, 2016. High Performance Pattern Matching Using the Automata Processor.
In 2016 IEEE International Parallel and Distributed Processing Symposium,
IPDPS 2016, Chicago, IL, USA, May 23-27, 2016, 1123-1132. https://doi.org/10.
1109/IPDPS.2016.94
Prateek Tandon, Faissal M. Sleiman, Michael J. Cafarella, and Thomas F. Wenisch.
2016. HAWK: Hardware support for unstructured log processing. In 32nd IEEE
International Conference on Data Engineering, ICDE 2016, Helsinki, Finland,
May 16-20, 2016. 469-480. https://doi.org/10.1109/ICDE.2016.7498263
Jan van Lunteren, Christoph Hagleitner, Timothy Heil, Giora Biran, Uzi Shvadron,
and Kubilay Atasu. 2012. Designing a Programmable Wire-Speed RegularExpression Matching Accelerator. In 45th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2012, Vancouver, BC, Canada, December
1-5, 2012, 461-472. https://doi.org/10.1109/MICRO.2012.49
Jack Wadden, Vinh Dang, Nathan Brunelle, Tommy Tracy II, Deyuan Guo, Elaheh Sadredini, Ke Wang, Chunkun Bo, Gabriel Robins, Mircea Stan, and Kevin
Skadron. 2016. ANMLzoo: a benchmark suite for exploring bottlenecks in automata processing engines and architectures. In 2016 IEEE International Symposium on Workload Characterization, HISWC 2016, Providence, RI, USA, September
25-27, 2016. 105-166.
Ke Wang, Kevin Angstadt, Chunkun Bo, Nathan Brunelle, Elaheh Sadredini,
Tommy Tracy I, Jack Wadden, Mircea R. Stan, and Kevin Skadron. 2016.
An overview of micron’s automata processor. In Proceedings of the Eleventh
JEEE/ACM/IFIP International Conference on Hardware/Software Codesign and
System Synthesis, CODES 2016, Pittsburgh, Pennsylvania, USA, October 1-7,
2016. 14:1-14:3. https://doi.org/10.1145/2968456.2976763
Ke Wang, Elaheh Sadredini, and Kevin Skadron. 2016. Sequential pattern mining
with the Micron automata processor. In Proceedings of the ACM International
Conference on Computing Frontiers. ACM, 135-144.

[22]

[23]

[24]

[25]

[26]

[30]

[31]

[32]

[33]

[34]

[35]

[36]

[37]

[38]

[39]

[40]

[41]
MICRO-50, October 14-18, 2017, Cambridge, MA, USA

[42] Zhen-Gang Wang, Johann Elbaz, Francoise Remacle, RD Levine, and Itamar
Willner. 2010. All-DNA finite-state automata with finite memory. Proceedings of
the National Academy of Sciences 107, 51 (2010), 21996-22001.

[43] Yi-Hua E. Yang and Viktor K. Prasanna. 2011. Optimizing Regular Expression
Matching with SR-NFA on Multi-Core Systems. In 2011 International Conference
on Parallel Architectures and Compilation Techniques, PACT 2011, Galveston,
TX, USA, October 10-14, 2011. 424-433. https://doi.org/10.1109/PACT.2011.73
[44] Fang Yu, Zhifeng Chen, Yanlei Diao, TV Lakshman, and Randy H Katz. 2006.
Fast and memory-efficient regular expression matching for deep packet inspection.
In Proceedings of the 2006 ACM/IEEE symposium on Architecture for networking
and communications systems. ACM, 93-102.

[45] Fang Yu, Zhifeng Chen, Yanlei Diao, TV Lakshman, and Randy H Katz. 2006.
Fast and memory-efficient regular expression matching for deep packet inspection.
In Architecture for Networking and Communications systems, 2006. ANCS 2006.
ACM/IEEE Symposium on, TEEE, 93-102.

[46] Xiaodong Yu, Bill Lin, and Michela Becchi. 2014. Revisiting state blow-up:
Automatically building augmented-fa while preserving functional equivalence.
JEEE Journal on Selected Areas in Communications 32, 10 (2014), 1822-1833.

[47] Zhijia Zhao and Xipeng Shen. 2015. On-the-Fly Principled Speculation for
FSM Parallelization. In Proceedings of the Twentieth International Conference
on Architectural Support for Programming Languages and Operating Systems,
ASPLOS ’15, Istanbul, Turkey, March 14-18, 2015. 619-630.

[48] Zhijia Zhao, Bo Wu, and Xipeng Shen. 2014. Challenging the "embarrassingly sequential": parallelizing finite state machine-based computations through principled
speculation. In Architectural Support for Programming Languages and Operating
Systems, ASPLOS ’14, Salt Lake City, UT, USA, March 1-5, 2014, 543-558.

[49] Keira Zhou, Jeffrey J Fox, Ke Wang, Donald E Brown, and Kevin Skadron. 2015.
Brill tagging on the micron automata processor. In Semantic Computing (ICSC),
2015 IEEE International Conference on, TEEE, 236-239.