0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/admin/Desktop/FPGA thi/Cau2/parallel_to_serial/parallel_to_serial.sim/sim_1/behav/xsim/glbl.v,1716784490,verilog,,,,glbl,,,,,,,,
C:/Users/admin/Desktop/FPGA thi/Cau2/parallel_to_serial/parallel_to_serial.srcs/sim_1/new/parallel_to_serial_tb.v,1716784490,verilog,,,,par2ser_tb,,,,,,,,
C:/Users/admin/Desktop/FPGA thi/Cau2/parallel_to_serial/parallel_to_serial.srcs/sources_1/new/parallel_to_serial.v,1716784490,verilog,,C:/Users/admin/Desktop/FPGA thi/Cau2/parallel_to_serial/parallel_to_serial.srcs/sim_1/new/parallel_to_serial_tb.v,,parallel_to_serial,,,,,,,,
