-------------------------
-- Author: Saurav Shandilya
-- Description: fulladder implementation
-------------------------

-- ****** AND Gate *******
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

-- entity
entity andGate is	
   port( A, B : in std_logic;
            C : out std_logic);
end andGate;

-- architecture
architecture arch of andGate is 
begin
   C <= A and B;
end arch;

-- ****** XOR Gate *******
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

-- entity
entity xorGate is	
   port( A, B : in std_logic;
            C : out std_logic);
end xorGate;

-- architecture
architecture arch of xorGate is 
begin
   C <= A xor B;
end arch;


--- ***** Half adder 
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

entity halfAdder is
   port( A, B : in std_logic;
    	sum, Cout : out std_logic);
end halfAdder;

architecture arch of halfAdder is

   component andGate is -- import AND Gate
      port( A, B : in std_logic;
               C : out std_logic);
   end component;

   component xorGate is -- import XOR Gate
      port( A, B : in std_logic;
               C : out std_logic);
   end component;

begin
   G1 : xorGate port map(A, B, sum);
   G2 : andGate port map(A, B, Cout);
end arch;

-- ****** OR Gate *******
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

-- entity
entity orGate is	
   port( A, B : in std_logic;
            C : out std_logic);
end orGate;

-- architecture
architecture arch of orGate is 
begin
   C <= A or B;
end arch;


-- ****** FULL ADDER *******
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

entity fullAdder is
   port( A, B, Cin : in std_logic;
         sum, Cout : out std_logic);
end fullAdder;
--
architecture arch of fullAdder is

   component halfAdder is --import Half Adder entity
      port( A, B  : in std_logic;
        sum, Cout : out std_logic);
   end component;

   component orGate is --import OR Gate entity
      port( A, B : in std_logic;
             C : out std_logic);
   end component;
	
   signal halfTohalf, halfToOr1, halfToOr2: std_logic;

begin
   HA1: halfAdder port map(A, B, halfTohalf, halfToOr1);
   HA2: halfAdder port map(halfTohalf, Cin, sum, halfToOr2);
   OR1: orGate port map(halfToOr1, halfToOr2, Cout);
end arch;

-- ****** FULL ADDER 8-bit *******
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

entity fullAdder_8bit is
   port( A, B : in std_logic_vector(7 downto 0);
         sum: out std_logic_vector(7 downto 0); 
	 Cout : out std_logic);
end fullAdder_8bit;
--
architecture arch of fullAdder_8bit is

   component halfAdder is --import Half Adder entity
      port( A, B  : in std_logic;
        sum, Cout : out std_logic);
   end component;

   component fullAdder is --import full Adder entity
      port( A, B, Cin  : in std_logic;
        sum, Cout : out std_logic);
   end component;
	
   signal  signal_cout : std_logic_vector(7 downto 0);

begin

	FA1: fullAdder port map(A(0),B(0),'0',sum(0),signal_cout(0));
	grp_gen: for i in 1 to 7 generate
		grp_fulladder: fullAdder port map (signal_cout(i-1),A(i),B(i),sum(i),signal_cout(i));
	end generate grp_gen;
	Cout<=signal_cout(7);
 
end arch;

-- ****** FULL ADDER Sub 8-bit *******

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY fulladdsub is
	PORT (
		A,B:IN std_logic_vector(7 DOWNTO 0); 
		addsub:IN std_logic; 
		sum:OUT std_logic_vector(7 DOWNTO 0);
		Cout:OUT std_logic
			);
END fulladdsub;

architecture arch of fulladdsub is


   component xorGate is -- import XOR Gate
      port( A, B : in std_logic;
               C : out std_logic);
   end component;

   component fullAdder is --import full Adder entity
      port( A, B, Cin  : in std_logic;
        sum, Cout : out std_logic);
   end component;

   signal CF,temp: std_logic_vector(7 DOWNTO 0);

begin
	X0: xorGate 	PORT MAP (A=>B(0),B=>addsub,C=>temp(0));
	X1: xorGate 	PORT MAP (A=>B(1),B=>addsub,C=>temp(1));
	X2: xorGate 	PORT MAP (A=>B(2),B=>addsub,C=>temp(2));
	X3: xorGate 	PORT MAP (A=>B(3),B=>addsub,C=>temp(3));
	X4: xorGate 	PORT MAP (A=>B(4),B=>addsub,C=>temp(4));
	X5: xorGate 	PORT MAP (A=>B(5),B=>addsub,C=>temp(5));
	X6: xorGate 	PORT MAP (A=>B(6),B=>addsub,C=>temp(6));
	X7: xorGate 	PORT MAP (A=>B(7),B=>addsub,C=>temp(7));


	FA0: fullAdder  PORT MAP (A=>A(0),B=>temp(0),c=>addsub,sumf=>SUM(0),Cout=>CF(1));
	FA1: fullAdder  PORT MAP (A=>A(1),B=>temp(1),c=>CF(1),sumf=>SUM(1),Cout=>CF(2));
	FA2: fullAdder  PORT MAP (A=>A(2),B=>temp(2),c=>CF(2),sumf=>SUM(2),Cout=>CF(3));
	FA3: fullAdder  PORT MAP (A=>A(3),B=>temp(3),c=>CF(3),sumf=>SUM(3),Cout=>CF(4));
	FA4: fullAdder  PORT MAP (A=>A(4),B=>temp(4),c=>CF(4),sumf=>SUM(4),Cout=>CF(5));
	FA5: fullAdder  PORT MAP (A=>A(5),B=>temp(5),c=>CF(5),sumf=>SUM(5),Cout=>CF(6));
	FA6: fullAdder  PORT MAP (A=>A(6),B=>temp(6),c=>CF(6),sumf=>SUM(6),Cout=>CF(7));
	FA7: fullAdder  PORT MAP (A=>A(7),B=>temp(7),c=>CF(7),sumf=>SUM(7),Cout=>Cout);
end arch;
 
-- ****************
