// Seed: 3267586121
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    output tri1 id_5,
    output supply1 id_6,
    output supply1 id_7,
    input tri id_8,
    output supply1 id_9,
    input uwire id_10
);
  logic id_12;
  assign id_0 = id_2;
  assign id_0 = -1;
  wire  id_13;
  logic id_14;
  ;
  wire id_15 = -1'b0;
  assign id_7 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri1  id_0#(.id_5(1)),
    output wand  id_1,
    output wor   id_2,
    input  uwire id_3
    , id_6
);
  parameter id_7 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_3
  );
endmodule
