<profile>
    <ReportVersion>
        <Version>2024.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>system_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>1.25</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.510</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>system_top.cpp:36</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>36</BRAM_18K>
            <DSP>589</DSP>
            <FF>16628</FF>
            <LUT>18301</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>data_in_dout</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_empty_n</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_in_read</name>
            <Object>data_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corrected_out_din</name>
            <Object>corrected_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corrected_out_full_n</name>
            <Object>corrected_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>corrected_out_write</name>
            <Object>corrected_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>coarseFreqOff_out_din</name>
            <Object>coarseFreqOff_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>coarseFreqOff_out_full_n</name>
            <Object>coarseFreqOff_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>coarseFreqOff_out_write</name>
            <Object>coarseFreqOff_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fineFreqOff_out_din</name>
            <Object>fineFreqOff_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fineFreqOff_out_full_n</name>
            <Object>fineFreqOff_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fineFreqOff_out_write</name>
            <Object>fineFreqOff_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>num_samples</name>
            <Object>num_samples</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>system_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>system_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>system_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>system_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>system_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>system_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>system_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>module0_prefilter_U0</InstName>
                    <ModuleName>module0_prefilter</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>172</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_module0_prefilter_Pipeline_PREFILTER_LOOP_fu_41</InstName>
                            <ModuleName>module0_prefilter_Pipeline_PREFILTER_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>41</ID>
                            <BindInstances>icmp_ln44_fu_1139_p2 add_ln44_fu_1144_p2 sum_re_fu_1485_p2 sum_im_fu_1491_p2 add_ln66_24_fu_2323_p2 add_ln67_24_fu_2373_p2 sum_re_1_fu_1497_p2 sum_im_1_fu_1503_p2 mac_muladd_16s_5s_20s_21_4_1_U4 mac_muladd_16s_5s_20s_21_4_1_U4 mac_muladd_16s_5s_20s_21_4_1_U5 mac_muladd_16s_5s_20s_21_4_1_U5 sum_re_2_fu_1517_p2 sum_im_2_fu_1523_p2 sum_re_3_fu_1529_p2 sum_im_3_fu_1535_p2 sub_ln66_fu_2597_p2 add_ln66_2_fu_2607_p2 sub_ln67_fu_2649_p2 add_ln67_2_fu_2659_p2 sum_re_4_fu_1541_p2 sum_im_4_fu_1547_p2 mac_muladd_16s_6ns_23s_24_4_1_U8 mac_muladd_16s_6ns_23s_24_4_1_U8 mac_muladd_16s_6ns_23s_24_4_1_U8 mac_muladd_16s_6ns_23s_24_4_1_U9 mac_muladd_16s_6ns_23s_24_4_1_U9 mac_muladd_16s_6ns_23s_24_4_1_U9 sum_re_5_fu_1553_p2 sum_im_5_fu_1559_p2 sub_ln66_1_fu_2757_p2 add_ln66_4_fu_2767_p2 sub_ln67_1_fu_2817_p2 add_ln67_4_fu_2827_p2 sum_re_6_fu_1565_p2 sum_im_6_fu_1571_p2 mac_muladd_16s_7ns_25s_26_4_1_U10 mac_muladd_16s_7ns_25s_26_4_1_U10 mac_muladd_16s_7ns_25s_26_4_1_U10 mac_muladd_16s_7ns_25s_26_4_1_U11 mac_muladd_16s_7ns_25s_26_4_1_U11 mac_muladd_16s_7ns_25s_26_4_1_U11 sum_re_7_fu_1577_p2 sum_im_7_fu_1583_p2 mac_muladd_16s_8s_26s_27_4_1_U12 mac_muladd_16s_8s_26s_27_4_1_U12 mac_muladd_16s_8s_26s_27_4_1_U12 mac_muladd_16s_8s_26s_27_4_1_U13 mac_muladd_16s_8s_26s_27_4_1_U13 mac_muladd_16s_8s_26s_27_4_1_U13 sum_re_8_fu_1589_p2 sum_im_8_fu_1595_p2 add_ln66_26_fu_2973_p2 add_ln66_7_fu_2983_p2 add_ln67_26_fu_3033_p2 add_ln67_7_fu_3043_p2 sum_re_9_fu_1601_p2 sum_im_9_fu_1607_p2 mac_muladd_16s_9s_28s_29_4_1_U14 mac_muladd_16s_9s_28s_29_4_1_U14 mac_muladd_16s_9s_28s_29_4_1_U14 mac_muladd_16s_9s_28s_29_4_1_U15 mac_muladd_16s_9s_28s_29_4_1_U15 mac_muladd_16s_9s_28s_29_4_1_U15 sum_re_10_fu_1613_p2 sum_im_10_fu_1619_p2 mac_muladd_16s_8ns_29s_30_4_1_U16 mac_muladd_16s_8ns_29s_30_4_1_U16 mac_muladd_16s_8ns_29s_30_4_1_U16 mac_muladd_16s_8ns_29s_30_4_1_U17 mac_muladd_16s_8ns_29s_30_4_1_U17 mac_muladd_16s_8ns_29s_30_4_1_U17 sum_re_11_fu_1625_p2 sum_im_11_fu_1631_p2 mac_muladd_16s_9s_30s_30_4_1_U18 mac_muladd_16s_9s_30s_30_4_1_U18 mac_muladd_16s_9s_30s_30_4_1_U18 mac_muladd_16s_9s_30s_30_4_1_U19 mac_muladd_16s_9s_30s_30_4_1_U19 mac_muladd_16s_9s_30s_30_4_1_U19 sum_re_12_fu_1637_p2 sum_im_12_fu_1643_p2 mac_muladd_16s_9ns_30s_30_4_1_U20 mac_muladd_16s_9ns_30s_30_4_1_U20 mac_muladd_16s_9ns_30s_30_4_1_U20 mac_muladd_16s_9ns_30s_30_4_1_U21 mac_muladd_16s_9ns_30s_30_4_1_U21 mac_muladd_16s_9ns_30s_30_4_1_U21 sum_re_13_fu_1649_p2 sum_im_13_fu_1655_p2 mac_muladd_16s_10s_30s_30_4_1_U22 mac_muladd_16s_10s_30s_30_4_1_U22 mac_muladd_16s_10s_30s_30_4_1_U22 mac_muladd_16s_10s_30s_30_4_1_U23 mac_muladd_16s_10s_30s_30_4_1_U23 mac_muladd_16s_10s_30s_30_4_1_U23 sum_re_14_fu_1661_p2 sum_im_14_fu_1667_p2 mac_muladd_16s_9ns_30s_30_4_1_U24 mac_muladd_16s_9ns_30s_30_4_1_U24 mac_muladd_16s_9ns_30s_30_4_1_U24 mac_muladd_16s_9ns_30s_30_4_1_U25 mac_muladd_16s_9ns_30s_30_4_1_U25 mac_muladd_16s_9ns_30s_30_4_1_U25 sum_re_15_fu_1673_p2 sum_im_15_fu_1679_p2 mac_muladd_16s_10s_30s_30_4_1_U26 mac_muladd_16s_10s_30s_30_4_1_U26 mac_muladd_16s_10s_30s_30_4_1_U26 mac_muladd_16s_10s_30s_30_4_1_U27 mac_muladd_16s_10s_30s_30_4_1_U27 mac_muladd_16s_10s_30s_30_4_1_U27 sum_re_16_fu_1685_p2 sum_im_16_fu_1691_p2 mac_muladd_16s_9ns_30s_30_4_1_U28 mac_muladd_16s_9ns_30s_30_4_1_U28 mac_muladd_16s_9ns_30s_30_4_1_U28 mac_muladd_16s_9ns_30s_30_4_1_U29 mac_muladd_16s_9ns_30s_30_4_1_U29 mac_muladd_16s_9ns_30s_30_4_1_U29 sum_re_17_fu_1697_p2 sum_im_17_fu_1703_p2 mac_muladd_16s_10s_30s_30_4_1_U30 mac_muladd_16s_10s_30s_30_4_1_U30 mac_muladd_16s_10s_30s_30_4_1_U30 mac_muladd_16s_10s_30s_30_4_1_U31 mac_muladd_16s_10s_30s_30_4_1_U31 mac_muladd_16s_10s_30s_30_4_1_U31 sum_re_18_fu_1709_p2 sum_im_18_fu_1715_p2 mac_muladd_16s_10ns_30s_30_4_1_U32 mac_muladd_16s_10ns_30s_30_4_1_U32 mac_muladd_16s_10ns_30s_30_4_1_U32 mac_muladd_16s_10ns_30s_30_4_1_U33 mac_muladd_16s_10ns_30s_30_4_1_U33 mac_muladd_16s_10ns_30s_30_4_1_U33 sum_re_19_fu_1721_p2 sum_im_19_fu_1727_p2 mac_muladd_16s_11s_30s_30_4_1_U34 mac_muladd_16s_11s_30s_30_4_1_U34 mac_muladd_16s_11s_30s_30_4_1_U34 mac_muladd_16s_11s_30s_30_4_1_U35 mac_muladd_16s_11s_30s_30_4_1_U35 mac_muladd_16s_11s_30s_30_4_1_U35 sum_re_20_fu_1733_p2 sum_im_20_fu_1739_p2 mac_muladd_16s_10ns_30s_30_4_1_U36 mac_muladd_16s_10ns_30s_30_4_1_U36 mac_muladd_16s_10ns_30s_30_4_1_U36 mac_muladd_16s_10ns_30s_30_4_1_U37 mac_muladd_16s_10ns_30s_30_4_1_U37 mac_muladd_16s_10ns_30s_30_4_1_U37 sum_re_21_fu_1745_p2 sum_im_21_fu_1751_p2 mac_muladd_16s_11s_30s_30_4_1_U38 mac_muladd_16s_11s_30s_30_4_1_U38 mac_muladd_16s_11s_30s_30_4_1_U38 mac_muladd_16s_11s_30s_30_4_1_U39 mac_muladd_16s_11s_30s_30_4_1_U39 mac_muladd_16s_11s_30s_30_4_1_U39 sum_re_22_fu_1757_p2 sum_im_22_fu_1763_p2 mac_muladd_16s_10ns_30s_30_4_1_U40 mac_muladd_16s_10ns_30s_30_4_1_U40 mac_muladd_16s_10ns_30s_30_4_1_U40 mac_muladd_16s_10ns_30s_30_4_1_U41 mac_muladd_16s_10ns_30s_30_4_1_U41 mac_muladd_16s_10ns_30s_30_4_1_U41 sum_re_23_fu_1769_p2 sum_im_23_fu_1775_p2 mul_16s_11s_27_1_1_U2 mul_16s_11s_27_1_1_U3 sum_re_24_fu_1781_p2 sum_im_24_fu_1787_p2 mac_muladd_16s_10ns_27s_27_4_1_U6 mac_muladd_16s_10ns_27s_27_4_1_U6 add_ln66_23_fu_3636_p2 mac_muladd_16s_10ns_27s_27_4_1_U7 mac_muladd_16s_10ns_27s_27_4_1_U7 add_ln67_23_fu_3645_p2 mac_muladd_16s_14ns_30ns_30_4_1_U42 mac_muladd_16s_14ns_30ns_30_4_1_U42 mac_muladd_16s_14ns_30ns_30_4_1_U43 mac_muladd_16s_14ns_30ns_30_4_1_U43 icmp_ln73_fu_1150_p2 out_count_2_fu_1155_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>filteredLen_fu_52_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_entry_proc_U0</InstName>
                    <ModuleName>Block_entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>182</ID>
                    <BindInstances>add_ln38_fu_12_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>module1_packet_detect_U0</InstName>
                    <ModuleName>module1_packet_detect</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>187</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_module1_packet_detect_Pipeline_STREAM_LOOP_fu_71</InstName>
                            <ModuleName>module1_packet_detect_Pipeline_STREAM_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>71</ID>
                            <BindInstances>icmp_ln51_fu_1004_p2 i_11_fu_1010_p2 sparsemux_33_4_16_1_1_U70 sparsemux_33_4_16_1_1_U71 icmp_ln65_fu_1048_p2 n_fu_1054_p2 mac_muladd_16s_16s_28s_28_4_1_U79 mul_16s_16s_28_1_1_U72 mac_muladd_16s_16s_28s_28_4_1_U79 mul_16s_16s_28_1_1_U73 mac_mulsub_16s_16s_28s_28_4_1_U80 mac_mulsub_16s_16s_28s_28_4_1_U80 mac_muladd_16s_16s_29s_29_4_1_U78 mul_16s_16s_29_1_1_U74 mac_muladd_16s_16s_29ns_29_4_1_U82 mac_muladd_16s_16s_29ns_29_4_1_U81 mac_muladd_16s_16s_29s_29_4_1_U78 mac_muladd_16s_16s_29ns_29_4_1_U81 mac_muladd_16s_16s_29ns_29_4_1_U82 corrSum_re_1_fu_1524_p2 corrSum_im_1_fu_1541_p2 powSumAcc_3_fu_1983_p2 icmp_ln87_fu_1063_p2 mul_32s_32s_54_1_1_U67 mul_32s_32s_54_1_1_U68 add_ln89_fu_2210_p2 mul_32s_32s_54_1_1_U69 icmp_ln95_fu_2263_p2 sustainedCount_3_fu_2274_p2 icmp_ln97_fu_2280_p2 xor_ln98_fu_2295_p2 sparsemux_33_4_16_1_1_U75 corrSum_re_2_fu_1736_p2 sparsemux_33_4_16_1_1_U76 corrSum_im_2_fu_1825_p2 sparsemux_33_4_16_1_1_U77 powSumAcc_2_fu_2135_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>module2_coarse_cfo_U0</InstName>
                    <ModuleName>module2_coarse_cfo</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>196</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312</InstName>
                            <ModuleName>module2_coarse_cfo_Pipeline_PHASE_A</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>312</ID>
                            <BindInstances>icmp_ln88_fu_213_p2 add_ln88_fu_219_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330</InstName>
                            <ModuleName>module2_coarse_cfo_Pipeline_CFO_ESTIMATE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>330</ID>
                            <BindInstances>icmp_ln119_fu_172_p2 add_ln119_fu_177_p2 mac_muladd_16s_16s_32s_33_4_1_U113 mul_16s_16s_32_1_1_U111 mac_muladd_16s_16s_32s_33_4_1_U113 mac_muladd_16s_16s_32s_33_4_1_U113 C_re_2_fu_273_p2 mul_16s_16s_32_1_1_U112 mac_mulsub_16s_16s_32s_32_4_1_U114 mac_mulsub_16s_16s_32s_32_4_1_U114 C_im_2_fu_292_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342</InstName>
                            <ModuleName>module2_coarse_cfo_Pipeline_PHASE_D</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>342</ID>
                            <BindInstances>icmp_ln150_fu_222_p2 icmp_ln155_fu_231_p2 buf_idx_fu_240_p2 icmp_ln159_fu_273_p2 add_ln159_fu_279_p2 select_ln159_fu_285_p3 ref_tmp_i_i_0_i_fu_293_p3 mul_16s_16s_30_1_1_U124 mul_16s_16s_30_1_1_U125 sub_ln164_fu_383_p2 mul_16s_16s_30_1_1_U126 mul_16s_16s_30_1_1_U127 add_ln165_fu_431_p2 phase_acc_3_fu_307_p2 search_cnt_3_fu_312_p2 n_11_fu_328_p2 m2_cos_lut_U m2_sin_lut_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln113_fu_443_p2 useLen_fu_448_p3 sub_ln114_fu_467_p2 sub_ln114_1_fu_477_p2 select_ln114_fu_487_p3 sub_ln115_fu_498_p2 corrLen_fu_508_p2 icmp_ln119_fu_513_p2 sub_ln119_fu_529_p2 empty_fu_538_p2 p_op_i_fu_543_p2 smax_neg_i_fu_548_p3 add_ln119_1_fu_556_p2 sub_ln36_fu_587_p2 ax_fu_593_p3 sub_ln37_fu_601_p2 ay_fu_607_p3 or_ln39_fu_615_p2 icmp_ln39_fu_619_p2 swap_fu_625_p2 den_fu_629_p3 select_ln44_fu_635_p3 sdiv_51ns_32s_51_55_seq_1_U141 sub_ln48_fu_669_p2 icmp_ln49_fu_713_p2 add_ln49_fu_719_p2 select_ln49_fu_725_p3 lut_idx_fu_733_p3 icmp_ln50_fu_741_p2 lut_idx_2_fu_746_p3 frac_fu_765_p2 add_ln54_fu_775_p2 sub_ln55_fu_810_p2 mul_28s_32s_54_1_1_U139 angle_fu_845_p2 angle_11_fu_850_p2 angle_12_fu_856_p3 sub_ln58_fu_870_p2 angle_14_fu_886_p3 angle_15_fu_892_p2 angle_16_fu_898_p3 icmp_ln60_fu_915_p2 angle_17_fu_920_p2 angle_18_fu_925_p3 add_ln61_fu_940_p2 select_ln61_fu_946_p3 icmp_ln132_fu_954_p2 signed_angle_3_fu_960_p2 signed_angle_4_fu_966_p3 mul_32s_28ns_48_1_1_U140 sub_ln138_fu_1013_p2 sub_ln138_1_fu_1036_p2 phase_inc_fu_1042_p3 early_buf_re_U early_buf_im_U atan_lut_1_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>module3_fine_sync_U0</InstName>
                    <ModuleName>module3_fine_sync</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>219</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>split_input_U0</InstName>
                            <ModuleName>split_input</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>72</ID>
                            <BindInstances>sum_stream_din i_fu_99_p2 icmp_ln31_fu_105_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>run_1_U0</InstName>
                            <ModuleName>run_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>81</ID>
                        </Instance>
                        <Instance>
                            <InstName>run_2_U0</InstName>
                            <ModuleName>run_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>87</ID>
                        </Instance>
                        <Instance>
                            <InstName>run_U0</InstName>
                            <ModuleName>run</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>93</ID>
                        </Instance>
                        <Instance>
                            <InstName>combine_and_peak_U0</InstName>
                            <ModuleName>combine_and_peak</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>99</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_combine_and_peak_Pipeline_COMBINE_fu_45</InstName>
                                    <ModuleName>combine_and_peak_Pipeline_COMBINE</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>45</ID>
                                    <BindInstances>corr_re_fu_145_p2 mul_36s_36s_72_1_1_U164 mul_36s_36s_72_1_1_U165 add_ln65_fu_216_p2 icmp_ln69_fu_236_p2 icmp_ln70_fu_241_p2 add_ln72_fu_246_p2 max_metric_1_fu_255_p3 max_pos_1_fu_262_p3 max_metric_fu_270_p3 max_pos_fu_278_p3 i_fu_173_p2 icmp_ln57_fu_179_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>fineOffset_fu_73_p2 m3_fineOffset_din</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>re_stream_U im_stream_U sum_stream_U re_out_U im_out_U sum_out_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>module4_fine_cfo_apply_U0</InstName>
                    <ModuleName>module4_fine_cfo_apply</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>225</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_355</InstName>
                            <ModuleName>module4_fine_cfo_apply_Pipeline_POLL_START</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>355</ID>
                            <BindInstances>icmp_ln89_fu_160_p2 n_3_fu_165_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_370</InstName>
                            <ModuleName>module4_fine_cfo_apply_Pipeline_POLL_FINE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>370</ID>
                            <BindInstances>icmp_ln104_fu_168_p2 n_6_fu_173_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_387</InstName>
                            <ModuleName>module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>387</ID>
                            <BindInstances>icmp_ln138_fu_146_p2 icmp_ln140_fu_156_p2 write_cnt_2_fu_162_p2 n_8_fu_173_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_402</InstName>
                            <ModuleName>module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>402</ID>
                            <BindInstances>icmp_ln156_fu_160_p2 i_6_fu_166_p2 add_ln158_fu_180_p2 cx_idx_fu_190_p2 add_ln159_fu_196_p2 sx_idx_fu_206_p2 mac_muladd_16s_16s_32s_33_4_1_U211 mul_16s_16s_32_1_1_U209 mac_muladd_16s_16s_32s_33_4_1_U211 mac_muladd_16s_16s_32s_33_4_1_U211 C_re_1_fu_276_p2 mul_16s_16s_32_1_1_U210 mac_mulsub_16s_16s_32s_32_4_1_U212 mac_mulsub_16s_16s_32s_32_4_1_U212 C_im_1_fu_295_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_413</InstName>
                            <ModuleName>module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>413</ID>
                            <BindInstances>icmp_ln184_fu_277_p2 i_7_fu_282_p2 sample_idx_fu_295_p2 addr_cmp15_fu_390_p2 sample_re_fu_395_p3 addr_cmp_fu_409_p2 sample_im_fu_414_p3 write_cnt_3_fu_464_p2 icmp_ln192_fu_328_p2 add_ln192_fu_334_p2 select_ln192_fu_340_p3 ref_tmp_i_i648_0_i_fu_348_p3 mul_16s_16s_30_1_1_U218 mul_16s_16s_30_1_1_U219 sub_ln197_fu_519_p2 mul_16s_16s_30_1_1_U220 mul_16s_16s_30_1_1_U221 add_ln198_fu_567_p2 phase_acc_1_fu_362_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_433</InstName>
                            <ModuleName>module4_fine_cfo_apply_Pipeline_APPLY_DRAIN</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>433</ID>
                            <BindInstances>icmp_ln204_fu_204_p2 i_8_fu_209_p2 icmp_ln209_fu_260_p2 add_ln209_fu_266_p2 select_ln209_fu_272_p3 ref_tmp_i_i_0_i_fu_280_p3 mul_16s_16s_30_1_1_U232 mul_16s_16s_30_1_1_U233 sub_ln214_fu_353_p2 mul_16s_16s_30_1_1_U234 mul_16s_16s_30_1_1_U235 add_ln215_fu_401_p2 phase_acc_2_fu_294_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln104_fu_523_p2 add_ln121_fu_570_p2 combined_offset_fu_576_p2 cfo_data_end_fu_585_p2 sub_ln148_fu_698_p2 sub_ln147_fu_703_p2 icmp_ln149_fu_708_p2 select_ln149_fu_714_p3 sub_ln150_fu_726_p2 sub_ln38_fu_664_p2 ax_fu_670_p3 sub_ln39_fu_678_p2 ay_fu_684_p3 or_ln41_fu_732_p2 icmp_ln41_fu_736_p2 swap_fu_742_p2 den_fu_746_p3 select_ln46_fu_752_p3 sdiv_51ns_32s_51_55_seq_1_U249 sub_ln50_fu_786_p2 icmp_ln51_fu_830_p2 add_ln51_fu_836_p2 select_ln51_fu_842_p3 lut_idx_fu_850_p3 icmp_ln52_fu_858_p2 lut_idx_1_fu_863_p3 frac_fu_882_p2 add_ln56_fu_892_p2 sub_ln57_fu_927_p2 mul_28s_32s_54_1_1_U246 angle_fu_962_p2 angle_1_fu_967_p2 angle_2_fu_973_p3 sub_ln60_fu_987_p2 angle_4_fu_1003_p3 angle_5_fu_1009_p2 angle_6_fu_1015_p3 icmp_ln62_fu_1032_p2 angle_7_fu_1037_p2 angle_8_fu_1042_p3 add_ln63_fu_1057_p2 select_ln63_fu_1063_p3 icmp_ln169_fu_1071_p2 signed_angle_1_fu_1077_p2 signed_angle_2_fu_1083_p3 mul_32s_26ns_48_1_1_U248 sub_ln175_fu_1130_p2 sub_ln175_1_fu_1153_p2 phase_inc_fu_1159_p3 icmp_ln184_fu_1166_p2 mul_32s_27s_32_1_1_U247 phase_acc_0_lcssa_sel_i_fu_1207_p3 circ_buf_re_U circ_buf_im_U atan_lut_U m4_cos_lut_U m4_sin_lut_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>consume_filteredLen_U0</InstName>
                    <ModuleName>consume_filteredLen</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>247</ID>
                </Instance>
                <Instance>
                    <InstName>consume_searchBufferLen_U0</InstName>
                    <ModuleName>consume_searchBufferLen</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>252</ID>
                </Instance>
                <Instance>
                    <InstName>forward_coarseFreqOff_U0</InstName>
                    <ModuleName>forward_coarseFreqOff</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>257</ID>
                </Instance>
            </InstancesList>
            <BindInstances>add_loc_c2_channel_U m0_to_m1_data_U m0_filteredLen_U m1_to_m2_data_U m1_startOffset_U add_loc_c1_U m2_search_buffer_U m2_coarseFreqOff_U m2_searchBufferLen_U m2_to_m4_data_U m2_to_m4_startOffset_U add_loc_c_U m3_fineOffset_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Block_entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>2.552</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>system_top.cpp:38</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>59</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_12_p2" SOURCE="system_top.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module0_prefilter_Pipeline_PREFILTER_LOOP</Name>
            <Loops>
                <PREFILTER_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>7.680</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PREFILTER_LOOP>
                        <Name>PREFILTER_LOOP</Name>
                        <Slack>8.75</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </PREFILTER_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module0_prefilter/module0_prefilter.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <PREFILTER_LOOP>
                            <Name>PREFILTER_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module0_prefilter/module0_prefilter.cpp:44</SourceLocation>
                        </PREFILTER_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>42</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>19</UTIL_DSP>
                    <FF>5547</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>4322</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln44_fu_1139_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_1144_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_fu_1485_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_fu_1491_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_24_fu_2323_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_24_fu_2373_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_1_fu_1497_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_1_fu_1503_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_20s_21_4_1_U4" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_20s_21_4_1_U4" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_20s_21_4_1_U5" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_20s_21_4_1_U5" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_2_fu_1517_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_2_fu_1523_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_3_fu_1529_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_3_fu_1535_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln66_fu_2597_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_2_fu_2607_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln67_fu_2649_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_2_fu_2659_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_4_fu_1541_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_4_fu_1547_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_23s_24_4_1_U8" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_23s_24_4_1_U8" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_23s_24_4_1_U8" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_23s_24_4_1_U9" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_23s_24_4_1_U9" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_23s_24_4_1_U9" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_5_fu_1553_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_5_fu_1559_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln66_1_fu_2757_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln66_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_4_fu_2767_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln67_1_fu_2817_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_4_fu_2827_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_6_fu_1565_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_6_fu_1571_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_25s_26_4_1_U10" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_25s_26_4_1_U10" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_25s_26_4_1_U10" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_25s_26_4_1_U11" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_25s_26_4_1_U11" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_25s_26_4_1_U11" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_7_fu_1577_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_7_fu_1583_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_26s_27_4_1_U12" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8s_26s_27_4_1_U12" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_26s_27_4_1_U12" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_26s_27_4_1_U13" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8s_26s_27_4_1_U13" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_26s_27_4_1_U13" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_8_fu_1589_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_8_fu_1595_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_26_fu_2973_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_7_fu_2983_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_26_fu_3033_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_7_fu_3043_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_9_fu_1601_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_9_fu_1607_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_28s_29_4_1_U14" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_28s_29_4_1_U14" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_28s_29_4_1_U14" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_28s_29_4_1_U15" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_28s_29_4_1_U15" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_28s_29_4_1_U15" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_10_fu_1613_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_10_fu_1619_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_29s_30_4_1_U16" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_29s_30_4_1_U16" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_29s_30_4_1_U16" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_29s_30_4_1_U17" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_29s_30_4_1_U17" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_29s_30_4_1_U17" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_11_fu_1625_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_11_fu_1631_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U18" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U18" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U18" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U19" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U19" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_30s_30_4_1_U19" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_12_fu_1637_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_12_fu_1643_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U20" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U20" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U20" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U21" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U21" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U21" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_13_fu_1649_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_13_fu_1655_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U22" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U22" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U22" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U23" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U23" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U23" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_14_fu_1661_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_14_fu_1667_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U24" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U24" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U24" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U25" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U25" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U25" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_15_fu_1673_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_15_fu_1679_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U26" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U26" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U26" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U27" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U27" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U27" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_16_fu_1685_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_16_fu_1691_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U28" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U28" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U28" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U29" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U29" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_30s_30_4_1_U29" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_17_fu_1697_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_17_fu_1703_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U30" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U30" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U30" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U31" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U31" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_30s_30_4_1_U31" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_18_fu_1709_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_18_fu_1715_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U32" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U32" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U32" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U33" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U33" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U33" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_19_fu_1721_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_19_fu_1727_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U34" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U34" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U34" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U35" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U35" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U35" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_20_fu_1733_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_20_fu_1739_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U36" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U36" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U36" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U37" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U37" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U37" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_21_fu_1745_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_21_fu_1751_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U38" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U38" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U38" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U39" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U39" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_30s_30_4_1_U39" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_22_fu_1757_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_22_fu_1763_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U40" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U40" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln66_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U40" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U41" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U41" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln67_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_30s_30_4_1_U41" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_23_fu_1769_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_23_fu_1775_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U2" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U3" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_re_24_fu_1781_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_re_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sum_im_24_fu_1787_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_im_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_27s_27_4_1_U6" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln66_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_27s_27_4_1_U6" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_23_fu_3636_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln66_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_27s_27_4_1_U7" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_27s_27_4_1_U7" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_23_fu_3645_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_30ns_30_4_1_U42" SOURCE="../module0_prefilter/module0_prefilter.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_30ns_30_4_1_U42" SOURCE="../module0_prefilter/module0_prefilter.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_30ns_30_4_1_U43" SOURCE="../module0_prefilter/module0_prefilter.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_30ns_30_4_1_U43" SOURCE="../module0_prefilter/module0_prefilter.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln73_fu_1150_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PREFILTER_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="out_count_2_fu_1155_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="out_count_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module0_prefilter</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>7.680</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module0_prefilter/module0_prefilter.cpp:23</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>42</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>19</UTIL_DSP>
                    <FF>5633</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>4410</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="filteredLen_fu_52_p2" SOURCE="../module0_prefilter/module0_prefilter.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="filteredLen" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>consume_filteredLen</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>system_top.cpp:11</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>module1_packet_detect_Pipeline_STREAM_LOOP</Name>
            <Loops>
                <STREAM_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>8.510</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <STREAM_LOOP>
                        <Name>STREAM_LOOP</Name>
                        <Slack>8.75</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </STREAM_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module1_packet_detect/module1_packet_detect.cpp:51~system_top.cpp:89</SourceLocation>
                    <SummaryOfLoopViolations>
                        <STREAM_LOOP>
                            <Name>STREAM_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module1_packet_detect/module1_packet_detect.cpp:93~system_top.cpp:89</SourceLocation>
                        </STREAM_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>2400</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2216</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln51_fu_1004_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_1010_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_16_1_1_U70" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="rx_re" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_16_1_1_U71" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="rx_im" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln65_fu_1048_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="n_fu_1054_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="n" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STREAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U79" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U72" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STREAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U79" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U73" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STREAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U80" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STREAM_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U80" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STREAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29s_29_4_1_U78" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_29_1_1_U74" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STREAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U82" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln78_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STREAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U81" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STREAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29s_29_4_1_U78" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STREAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U81" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STREAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U82" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="corrSum_re_1_fu_1524_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="corrSum_re_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="corrSum_im_1_fu_1541_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="corrSum_im_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="powSumAcc_3_fu_1983_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="powSumAcc_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln87_fu_1063_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U67" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U68" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln89_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_2210_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_54_1_1_U69" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln95_fu_2263_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="sustainedCount_3_fu_2274_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="sustainedCount_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln97_fu_2280_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln98_fu_2295_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_16_1_1_U75" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="corrSum_re_2_fu_1736_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="corrSum_re_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_16_1_1_U76" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="corrSum_im_2_fu_1825_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="corrSum_im_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_4_16_1_1_U77" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STREAM_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="powSumAcc_2_fu_2135_p2" SOURCE="../module1_packet_detect/module1_packet_detect.cpp:112" STORAGESUBTYPE="" URAM="0" VARIABLE="powSumAcc_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module1_packet_detect</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>8.510</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module1_packet_detect/module1_packet_detect.cpp:51~system_top.cpp:89</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>2439</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2304</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>module2_coarse_cfo_Pipeline_PHASE_A</Name>
            <Loops>
                <PHASE_A/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>7.068</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2051</Best-caseLatency>
                    <Average-caseLatency>2051</Average-caseLatency>
                    <Worst-caseLatency>2051</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PHASE_A>
                        <Name>PHASE_A</Name>
                        <Slack>8.75</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2049</Latency>
                        <AbsoluteTimeLatency>20.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </PHASE_A>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module2_coarse_cfo/module2_coarse_cfo.cpp:88~system_top.cpp:93</SourceLocation>
                    <SummaryOfLoopViolations>
                        <PHASE_A>
                            <Name>PHASE_A</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module2_coarse_cfo/module2_coarse_cfo.cpp:88~system_top.cpp:93</SourceLocation>
                        </PHASE_A>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>163</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PHASE_A" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_fu_213_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PHASE_A" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_219_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module2_coarse_cfo_Pipeline_CFO_ESTIMATE</Name>
            <Loops>
                <CFO_ESTIMATE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>7.680</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>76</Average-caseLatency>
                    <Worst-caseLatency>148</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.760 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 144</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CFO_ESTIMATE>
                        <Name>CFO_ESTIMATE</Name>
                        <Slack>8.75</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>143</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 146</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.460 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CFO_ESTIMATE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module2_coarse_cfo/module2_coarse_cfo.cpp:117~system_top.cpp:93</SourceLocation>
                    <SummaryOfLoopViolations>
                        <CFO_ESTIMATE>
                            <Name>CFO_ESTIMATE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module2_coarse_cfo/module2_coarse_cfo.cpp:119~system_top.cpp:93</SourceLocation>
                        </CFO_ESTIMATE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>422</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>364</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_172_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_177_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CFO_ESTIMATE" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U113" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U111" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln125_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CFO_ESTIMATE" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U113" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln125_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CFO_ESTIMATE" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U113" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="add" PRAGMA="" RTLNAME="C_re_2_fu_273_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="C_re_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U112" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CFO_ESTIMATE" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_32s_32_4_1_U114" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln126_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CFO_ESTIMATE" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_32s_32_4_1_U114" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="add" PRAGMA="" RTLNAME="C_im_2_fu_292_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:126" STORAGESUBTYPE="" URAM="0" VARIABLE="C_im_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module2_coarse_cfo_Pipeline_PHASE_D</Name>
            <Loops>
                <PHASE_D/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PHASE_D>
                        <Name>PHASE_D</Name>
                        <Slack>8.75</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </PHASE_D>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module2_coarse_cfo/module2_coarse_cfo.cpp:150~system_top.cpp:93</SourceLocation>
                    <SummaryOfLoopViolations>
                        <PHASE_D>
                            <Name>PHASE_D</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module2_coarse_cfo/module2_coarse_cfo.cpp:150~system_top.cpp:93</SourceLocation>
                        </PHASE_D>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>298</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>479</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PHASE_D" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln150_fu_222_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PHASE_D" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln155_fu_231_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PHASE_D" OPTYPE="add" PRAGMA="" RTLNAME="buf_idx_fu_240_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="buf_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PHASE_D" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln159_fu_273_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PHASE_D" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_279_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PHASE_D" OPTYPE="select" PRAGMA="" RTLNAME="select_ln159_fu_285_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PHASE_D" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_0_i_fu_293_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PHASE_D" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_30_1_1_U124" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PHASE_D" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_30_1_1_U125" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln164_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PHASE_D" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln164_fu_383_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PHASE_D" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_30_1_1_U126" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="PHASE_D" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_30_1_1_U127" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln165_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PHASE_D" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_431_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PHASE_D" OPTYPE="add" PRAGMA="" RTLNAME="phase_acc_3_fu_307_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="phase_acc_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PHASE_D" OPTYPE="add" PRAGMA="" RTLNAME="search_cnt_3_fu_312_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="search_cnt_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PHASE_D" OPTYPE="add" PRAGMA="" RTLNAME="n_11_fu_328_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="n_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="m2_cos_lut_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="m2_cos_lut" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="m2_sin_lut_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="m2_sin_lut" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module2_coarse_cfo</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>8.510</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module2_coarse_cfo/module2_coarse_cfo.cpp:68~system_top.cpp:93</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>7</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>2272</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3834</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln113_fu_443_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="useLen_fu_448_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="useLen" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_fu_467_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_1_fu_477_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln114_fu_487_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln115_fu_498_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="corrLen_fu_508_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="corrLen" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln119_fu_513_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln119_fu_529_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_fu_538_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="p_op_i_fu_543_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="p_op_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax_neg_i_fu_548_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="smax_neg_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_556_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_fu_587_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ax_fu_593_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="ax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_fu_601_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ay_fu_607_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="ay" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln39_fu_615_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_619_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="swap_fu_625_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="swap" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="den_fu_629_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="den" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_fu_635_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="54" LOOP="" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_51ns_32s_51_55_seq_1_U141" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln48_fu_669_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln49_fu_713_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_719_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_725_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="lut_idx_fu_733_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="lut_idx" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_fu_741_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="lut_idx_2_fu_746_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="lut_idx_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="frac_fu_765_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="frac" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_775_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln55_fu_810_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_32s_54_1_1_U139" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="angle_fu_845_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="angle" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="angle_11_fu_850_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="angle_12_fu_856_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_fu_870_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="angle_14_fu_886_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="angle_15_fu_892_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="angle_16_fu_898_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln60_fu_915_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="angle_17_fu_920_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="angle_18_fu_925_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_940_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_946_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln132_fu_954_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="signed_angle_3_fu_960_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="signed_angle_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="signed_angle_4_fu_966_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="signed_angle_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_28ns_48_1_1_U140" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_1013_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_1_fu_1036_p2" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln138_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="phase_inc_fu_1042_p3" SOURCE="../module2_coarse_cfo/module2_coarse_cfo.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="phase_inc" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="early_buf_re_U" SOURCE="" STORAGESIZE="16 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="early_buf_re" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="early_buf_im_U" SOURCE="" STORAGESIZE="16 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="early_buf_im" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="atan_lut_1_U" SOURCE="" STORAGESIZE="16 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="atan_lut_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>consume_searchBufferLen</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>system_top.cpp:17</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>split_input</Name>
            <Loops>
                <SPLIT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>5.711</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>642</Best-caseLatency>
                    <Average-caseLatency>642</Average-caseLatency>
                    <Worst-caseLatency>642</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>640</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SPLIT>
                        <Name>SPLIT</Name>
                        <Slack>8.75</Slack>
                        <TripCount>640</TripCount>
                        <Latency>640</Latency>
                        <AbsoluteTimeLatency>6.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SPLIT>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module3_fine_sync/module3_fine_sync.cpp:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <SPLIT>
                            <Name>SPLIT</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module3_fine_sync/module3_fine_sync.cpp:31</SourceLocation>
                        </SPLIT>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>47</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>144</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SPLIT" OPTYPE="add" PRAGMA="" RTLNAME="sum_stream_din" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_val" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SPLIT" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_99_p2" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="SPLIT" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_105_p2" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>2.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>167</Best-caseLatency>
                    <Average-caseLatency>167</Average-caseLatency>
                    <Worst-caseLatency>167</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>167</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/opt/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_fir.h:590</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>160</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>72</UTIL_DSP>
                    <FF>236</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>213</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>run_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>2.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>167</Best-caseLatency>
                    <Average-caseLatency>167</Average-caseLatency>
                    <Worst-caseLatency>167</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>167</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/opt/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_fir.h:590</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>160</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>72</UTIL_DSP>
                    <FF>236</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>213</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>run</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>2.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>167</Best-caseLatency>
                    <Average-caseLatency>167</Average-caseLatency>
                    <Worst-caseLatency>167</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>167</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/opt/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_fir.h:590</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>160</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>72</UTIL_DSP>
                    <FF>236</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>213</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>combine_and_peak_Pipeline_COMBINE</Name>
            <Loops>
                <COMBINE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>8.480</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>644</Best-caseLatency>
                    <Average-caseLatency>644</Average-caseLatency>
                    <Worst-caseLatency>644</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>640</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <COMBINE>
                        <Name>COMBINE</Name>
                        <Slack>8.75</Slack>
                        <TripCount>640</TripCount>
                        <Latency>642</Latency>
                        <AbsoluteTimeLatency>6.420 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </COMBINE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module3_fine_sync/module3_fine_sync.cpp:57</SourceLocation>
                    <SummaryOfLoopViolations>
                        <COMBINE>
                            <Name>COMBINE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module3_fine_sync/module3_fine_sync.cpp:72</SourceLocation>
                        </COMBINE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>494</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>650</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COMBINE" OPTYPE="sub" PRAGMA="" RTLNAME="corr_re_fu_145_p2" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="corr_re" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="COMBINE" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_72_1_1_U164" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="COMBINE" OPTYPE="mul" PRAGMA="" RTLNAME="mul_36s_36s_72_1_1_U165" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln65_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COMBINE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_216_p2" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="COMBINE" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln69_fu_236_p2" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="COMBINE" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln70_fu_241_p2" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COMBINE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_246_p2" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="COMBINE" OPTYPE="select" PRAGMA="" RTLNAME="max_metric_1_fu_255_p3" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="max_metric_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="COMBINE" OPTYPE="select" PRAGMA="" RTLNAME="max_pos_1_fu_262_p3" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="max_pos_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="COMBINE" OPTYPE="select" PRAGMA="" RTLNAME="max_metric_fu_270_p3" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="max_metric" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="COMBINE" OPTYPE="select" PRAGMA="" RTLNAME="max_pos_fu_278_p3" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="max_pos" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="COMBINE" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_173_p2" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="COMBINE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln57_fu_179_p2" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>combine_and_peak</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>8.480</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>646</Best-caseLatency>
                    <Average-caseLatency>646</Average-caseLatency>
                    <Worst-caseLatency>646</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>646</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module3_fine_sync/module3_fine_sync.cpp:78</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>531</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>745</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="fineOffset_fu_73_p2" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="fineOffset" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m3_fineOffset_din" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln80" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module3_fine_sync</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>8.480</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>646</Best-caseLatency>
                    <Average-caseLatency>646</Average-caseLatency>
                    <Worst-caseLatency>646</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.460 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>647</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>647</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module3_fine_sync/module3_fine_sync.cpp:91</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>488</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>221</UTIL_DSP>
                    <FF>1880</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1940</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="re_stream_U" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:91" STORAGESIZE="16 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="re_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="im_stream_U" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:92" STORAGESIZE="16 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="im_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sum_stream_U" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:93" STORAGESIZE="16 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="sum_stream" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="re_out_U" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:98" STORAGESIZE="40 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="re_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="im_out_U" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:99" STORAGESIZE="40 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="im_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="sum_out_U" SOURCE="../module3_fine_sync/module3_fine_sync.cpp:100" STORAGESIZE="40 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="sum_out" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module4_fine_cfo_apply_Pipeline_POLL_START</Name>
            <Loops>
                <POLL_START/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>6.761</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLL_START>
                        <Name>POLL_START</Name>
                        <Slack>8.75</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </POLL_START>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:89~system_top.cpp:107</SourceLocation>
                    <SummaryOfLoopViolations>
                        <POLL_START>
                            <Name>POLL_START</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:89~system_top.cpp:107</SourceLocation>
                        </POLL_START>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>103</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="POLL_START" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln89_fu_160_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLL_START" OPTYPE="add" PRAGMA="" RTLNAME="n_3_fu_165_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="n_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module4_fine_cfo_apply_Pipeline_POLL_FINE</Name>
            <Loops>
                <POLL_FINE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>6.761</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <POLL_FINE>
                        <Name>POLL_FINE</Name>
                        <Slack>8.75</Slack>
                        <TripCount>0</TripCount>
                        <Latency>1</Latency>
                        <AbsoluteTimeLatency>10.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </POLL_FINE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:104~system_top.cpp:107</SourceLocation>
                    <SummaryOfLoopViolations>
                        <POLL_FINE>
                            <Name>POLL_FINE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:104~system_top.cpp:107</SourceLocation>
                        </POLL_FINE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>106</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>158</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="POLL_FINE" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln104_fu_168_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="POLL_FINE" OPTYPE="add" PRAGMA="" RTLNAME="n_6_fu_173_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="n_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA</Name>
            <Loops>
                <ENSURE_CFO_DATA/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>6.761</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ENSURE_CFO_DATA>
                        <Name>ENSURE_CFO_DATA</Name>
                        <Slack>8.75</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ENSURE_CFO_DATA>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:138~system_top.cpp:107</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ENSURE_CFO_DATA>
                            <Name>ENSURE_CFO_DATA</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:138~system_top.cpp:107</SourceLocation>
                        </ENSURE_CFO_DATA>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>218</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ENSURE_CFO_DATA" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln138_fu_146_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ENSURE_CFO_DATA" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln140_fu_156_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ENSURE_CFO_DATA" OPTYPE="add" PRAGMA="" RTLNAME="write_cnt_2_fu_162_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="write_cnt_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ENSURE_CFO_DATA" OPTYPE="add" PRAGMA="" RTLNAME="n_8_fu_173_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="n_8" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE</Name>
            <Loops>
                <CFO_ESTIMATE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>8.437</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>69</Best-caseLatency>
                    <Average-caseLatency>69</Average-caseLatency>
                    <Worst-caseLatency>69</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CFO_ESTIMATE>
                        <Name>CFO_ESTIMATE</Name>
                        <Slack>8.75</Slack>
                        <TripCount>64</TripCount>
                        <Latency>67</Latency>
                        <AbsoluteTimeLatency>0.670 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </CFO_ESTIMATE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:154~system_top.cpp:107</SourceLocation>
                    <SummaryOfLoopViolations>
                        <CFO_ESTIMATE>
                            <Name>CFO_ESTIMATE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:156~system_top.cpp:107</SourceLocation>
                        </CFO_ESTIMATE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>302</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>264</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_fu_160_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_166_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_180_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="add" PRAGMA="" RTLNAME="cx_idx_fu_190_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="cx_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_196_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="add" PRAGMA="" RTLNAME="sx_idx_fu_206_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="sx_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CFO_ESTIMATE" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U211" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U209" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln162_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CFO_ESTIMATE" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U211" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln162_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CFO_ESTIMATE" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32s_33_4_1_U211" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="add" PRAGMA="" RTLNAME="C_re_1_fu_276_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="C_re_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U210" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CFO_ESTIMATE" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_32s_32_4_1_U212" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln163_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="CFO_ESTIMATE" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_32s_32_4_1_U212" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="CFO_ESTIMATE" OPTYPE="add" PRAGMA="" RTLNAME="C_im_1_fu_295_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="C_im_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP</Name>
            <Loops>
                <APPLY_OVERLAP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <APPLY_OVERLAP>
                        <Name>APPLY_OVERLAP</Name>
                        <Slack>8.75</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </APPLY_OVERLAP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:182~system_top.cpp:107</SourceLocation>
                    <SummaryOfLoopViolations>
                        <APPLY_OVERLAP>
                            <Name>APPLY_OVERLAP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:184~system_top.cpp:107</SourceLocation>
                        </APPLY_OVERLAP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>405</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>605</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln184_fu_277_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_282_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="add" PRAGMA="" RTLNAME="sample_idx_fu_295_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:186" STORAGESUBTYPE="" URAM="0" VARIABLE="sample_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="seteq" PRAGMA="" RTLNAME="addr_cmp15_fu_390_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_cmp15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="select" PRAGMA="" RTLNAME="sample_re_fu_395_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="sample_re" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="seteq" PRAGMA="" RTLNAME="addr_cmp_fu_409_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_cmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="select" PRAGMA="" RTLNAME="sample_im_fu_414_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="sample_im" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="add" PRAGMA="" RTLNAME="write_cnt_3_fu_464_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:190" STORAGESUBTYPE="" URAM="0" VARIABLE="write_cnt_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln192_fu_328_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_334_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln192_fu_340_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i648_0_i_fu_348_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i648_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_30_1_1_U218" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln197" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_30_1_1_U219" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln197_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln197_fu_519_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln197" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_30_1_1_U220" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:198" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln198" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_30_1_1_U221" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:198" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln198_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln198_fu_567_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:198" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln198" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="APPLY_OVERLAP" OPTYPE="add" PRAGMA="" RTLNAME="phase_acc_1_fu_362_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="phase_acc_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module4_fine_cfo_apply_Pipeline_APPLY_DRAIN</Name>
            <Loops>
                <APPLY_DRAIN/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>7.954</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <APPLY_DRAIN>
                        <Name>APPLY_DRAIN</Name>
                        <Slack>8.75</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </APPLY_DRAIN>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:182~system_top.cpp:107</SourceLocation>
                    <SummaryOfLoopViolations>
                        <APPLY_DRAIN>
                            <Name>APPLY_DRAIN</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:204~system_top.cpp:107</SourceLocation>
                        </APPLY_DRAIN>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>199</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>346</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln204_fu_204_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_209_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln209_fu_260_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_266_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln209" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="select" PRAGMA="" RTLNAME="select_ln209_fu_272_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i_0_i_fu_280_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_30_1_1_U232" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln214" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_30_1_1_U233" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln214_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln214_fu_353_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln214" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_30_1_1_U234" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln215" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_30_1_1_U235" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln215_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_401_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="APPLY_DRAIN" OPTYPE="add" PRAGMA="" RTLNAME="phase_acc_2_fu_294_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:218" STORAGESUBTYPE="" URAM="0" VARIABLE="phase_acc_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>module4_fine_cfo_apply</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>8.510</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:70~system_top.cpp:107</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>19</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <DSP>23</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>2835</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4737</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln104_fu_523_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_570_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="combined_offset_fu_576_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="combined_offset" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cfo_data_end_fu_585_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="cfo_data_end" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln148_fu_698_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln147_fu_703_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln149_fu_708_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_fu_714_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln150_fu_726_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln38_fu_664_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ax_fu_670_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="ax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln39_fu_678_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ay_fu_684_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="ay" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln41_fu_732_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_736_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="swap_fu_742_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="swap" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="den_fu_746_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="den" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln46_fu_752_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="54" LOOP="" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_51ns_32s_51_55_seq_1_U249" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln50_fu_786_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_fu_830_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_836_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_842_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="lut_idx_fu_850_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="lut_idx" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln52_fu_858_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="lut_idx_1_fu_863_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="lut_idx_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="frac_fu_882_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="frac" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_892_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_fu_927_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_32s_54_1_1_U246" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="angle_fu_962_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="angle" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="angle_1_fu_967_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="angle_2_fu_973_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln60_fu_987_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="angle_4_fu_1003_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="angle_5_fu_1009_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="angle_6_fu_1015_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln62_fu_1032_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="angle_7_fu_1037_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="angle_8_fu_1042_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="angle_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_1057_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_fu_1063_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln169_fu_1071_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="signed_angle_1_fu_1077_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="signed_angle_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="signed_angle_2_fu_1083_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:169" STORAGESUBTYPE="" URAM="0" VARIABLE="signed_angle_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_26ns_48_1_1_U248" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln175_fu_1130_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln175" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln175_1_fu_1153_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln175_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="phase_inc_fu_1159_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="phase_inc" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln184_fu_1166_p2" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_27s_32_1_1_U247" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="phase_acc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="phase_acc_0_lcssa_sel_i_fu_1207_p3" SOURCE="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="phase_acc_0_lcssa_sel_i" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="circ_buf_re_U" SOURCE="" STORAGESIZE="16 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="circ_buf_re" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="circ_buf_im_U" SOURCE="" STORAGESIZE="16 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="circ_buf_im" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="atan_lut_U" SOURCE="" STORAGESIZE="16 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_2p" URAM="0" VARIABLE="atan_lut" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="m4_cos_lut_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="m4_cos_lut" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="m4_sin_lut_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="m4_sin_lut" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward_coarseFreqOff</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>7.111</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>system_top.cpp:26</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>system_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>8.510</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>system_top.cpp:36</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>36</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>589</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>267</UTIL_DSP>
                    <FF>16628</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>18305</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>34</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_loc_c2_channel_U" SOURCE="system_top.cpp:38" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_loc_c2_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="m0_to_m1_data_U" SOURCE=":0" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="m0_to_m1_data" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="m0_filteredLen_U" SOURCE="system_top.cpp:47" STORAGESIZE="16 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="m0_filteredLen" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="m1_to_m2_data_U" SOURCE=":0" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="m1_to_m2_data" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="m1_startOffset_U" SOURCE="system_top.cpp:54" STORAGESIZE="16 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="m1_startOffset" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_loc_c1_U" SOURCE="system_top.cpp:36" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_loc_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="m2_search_buffer_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="m2_search_buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="m2_coarseFreqOff_U" SOURCE="system_top.cpp:70" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="m2_coarseFreqOff" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="m2_searchBufferLen_U" SOURCE="system_top.cpp:73" STORAGESIZE="16 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="m2_searchBufferLen" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="m2_to_m4_data_U" SOURCE=":0" STORAGESIZE="32 2048 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="m2_to_m4_data" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="m2_to_m4_startOffset_U" SOURCE="system_top.cpp:62" STORAGESIZE="16 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="m2_to_m4_startOffset" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_loc_c_U" SOURCE="system_top.cpp:36" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_loc_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="m3_fineOffset_U" SOURCE="system_top.cpp:77" STORAGESIZE="16 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="m3_fineOffset" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>re_stream_U</Name>
            <ParentInst>module3_fine_sync_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>im_stream_U</Name>
            <ParentInst>module3_fine_sync_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sum_stream_U</Name>
            <ParentInst>module3_fine_sync_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>re_out_U</Name>
            <ParentInst>module3_fine_sync_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>im_out_U</Name>
            <ParentInst>module3_fine_sync_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sum_out_U</Name>
            <ParentInst>module3_fine_sync_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>m0_to_m1_data_U</Name>
            <ParentInst/>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>m0_filteredLen_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>m1_to_m2_data_U</Name>
            <ParentInst/>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>m1_startOffset_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>m2_search_buffer_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>m2_coarseFreqOff_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>m2_searchBufferLen_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>m2_to_m4_data_U</Name>
            <ParentInst/>
            <StaticDepth>2048</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>m2_to_m4_startOffset_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>m3_fineOffset_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="data_in" index="0" direction="in" srcType="stream&lt;complex_t, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="data_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="corrected_out" index="1" direction="out" srcType="stream&lt;complex_t, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="corrected_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="coarseFreqOff_out" index="2" direction="out" srcType="stream&lt;ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="coarseFreqOff_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fineFreqOff_out" index="3" direction="out" srcType="stream&lt;ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="fineFreqOff_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="num_samples" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="num_samples" name="num_samples" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="data_in" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" direction="in" dataWidth="32" portPrefix="data_in_">
            <portMaps>
                <portMap portMapName="data_in_dout">RD_DATA</portMap>
                <portMap portMapName="data_in_empty_n">EMPTY_N</portMap>
                <portMap portMapName="data_in_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>data_in_dout</port>
                <port>data_in_empty_n</port>
                <port>data_in_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="data_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="corrected_out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="32" portPrefix="corrected_out_">
            <portMaps>
                <portMap portMapName="corrected_out_din">WR_DATA</portMap>
                <portMap portMapName="corrected_out_full_n">FULL_N</portMap>
                <portMap portMapName="corrected_out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>corrected_out_din</port>
                <port>corrected_out_full_n</port>
                <port>corrected_out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="corrected_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="coarseFreqOff_out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="32" portPrefix="coarseFreqOff_out_">
            <portMaps>
                <portMap portMapName="coarseFreqOff_out_din">WR_DATA</portMap>
                <portMap portMapName="coarseFreqOff_out_full_n">FULL_N</portMap>
                <portMap portMapName="coarseFreqOff_out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>coarseFreqOff_out_din</port>
                <port>coarseFreqOff_out_full_n</port>
                <port>coarseFreqOff_out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="coarseFreqOff_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fineFreqOff_out" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" direction="out" dataWidth="32" portPrefix="fineFreqOff_out_">
            <portMaps>
                <portMap portMapName="fineFreqOff_out_din">WR_DATA</portMap>
                <portMap portMapName="fineFreqOff_out_full_n">FULL_N</portMap>
                <portMap portMapName="fineFreqOff_out_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>fineFreqOff_out_din</port>
                <port>fineFreqOff_out_full_n</port>
                <port>fineFreqOff_out_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="fineFreqOff_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="num_samples" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="num_samples">DATA</portMap>
            </portMaps>
            <ports>
                <port>num_samples</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="num_samples"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="coarseFreqOff_out">out, 32</column>
                    <column name="corrected_out">out, 32</column>
                    <column name="data_in">in, 32</column>
                    <column name="fineFreqOff_out">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="num_samples">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data_in">in, stream&lt;complex_t 0&gt;&amp;</column>
                    <column name="corrected_out">out, stream&lt;complex_t 0&gt;&amp;</column>
                    <column name="coarseFreqOff_out">out, stream&lt;ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="fineFreqOff_out">out, stream&lt;ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt; 0&gt;&amp;</column>
                    <column name="num_samples">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="data_in">data_in, interface</column>
                    <column name="corrected_out">corrected_out, interface</column>
                    <column name="coarseFreqOff_out">coarseFreqOff_out, interface</column>
                    <column name="fineFreqOff_out">fineFreqOff_out, interface</column>
                    <column name="num_samples">num_samples, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="../module0_prefilter/module0_prefilter.cpp:34" status="valid" parentFunction="module0_prefilter" variable="shift_re" isDirective="0" options="variable=shift_re complete"/>
        <Pragma type="array_partition" location="../module0_prefilter/module0_prefilter.cpp:35" status="valid" parentFunction="module0_prefilter" variable="shift_im" isDirective="0" options="variable=shift_im complete"/>
        <Pragma type="pipeline" location="../module0_prefilter/module0_prefilter.cpp:45" status="valid" parentFunction="module0_prefilter" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../module1_packet_detect/module1_packet_detect.cpp:22" status="valid" parentFunction="module1_packet_detect" variable="delay_line" isDirective="0" options="variable=delay_line complete"/>
        <Pragma type="array_partition" location="../module1_packet_detect/module1_packet_detect.cpp:28" status="valid" parentFunction="module1_packet_detect" variable="cp_re_buf" isDirective="0" options="variable=cp_re_buf complete"/>
        <Pragma type="array_partition" location="../module1_packet_detect/module1_packet_detect.cpp:29" status="valid" parentFunction="module1_packet_detect" variable="cp_im_buf" isDirective="0" options="variable=cp_im_buf complete"/>
        <Pragma type="array_partition" location="../module1_packet_detect/module1_packet_detect.cpp:30" status="valid" parentFunction="module1_packet_detect" variable="ps_buf" isDirective="0" options="variable=ps_buf complete"/>
        <Pragma type="unroll" location="../module1_packet_detect/module1_packet_detect.cpp:34" status="valid" parentFunction="module1_packet_detect" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../module1_packet_detect/module1_packet_detect.cpp:52" status="valid" parentFunction="module1_packet_detect" variable="" isDirective="0" options="II=1"/>
        <Pragma type="bind_storage" location="../module2_coarse_cfo/module2_coarse_cfo.cpp:77" status="valid" parentFunction="module2_coarse_cfo" variable="early_buf" isDirective="0" options="variable=early_buf type=ram_2p impl=BRAM"/>
        <Pragma type="pipeline" location="../module2_coarse_cfo/module2_coarse_cfo.cpp:89" status="valid" parentFunction="module2_coarse_cfo" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../module2_coarse_cfo/module2_coarse_cfo.cpp:120" status="valid" parentFunction="module2_coarse_cfo" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../module2_coarse_cfo/module2_coarse_cfo.cpp:151" status="valid" parentFunction="module2_coarse_cfo" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../module3_fine_sync/module3_fine_sync.cpp:32" status="valid" parentFunction="split_input" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../module3_fine_sync/module3_fine_sync.cpp:58" status="valid" parentFunction="combine_and_peak" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="../module3_fine_sync/module3_fine_sync.cpp:88" status="valid" parentFunction="module3_fine_sync" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../module3_fine_sync/module3_fine_sync.cpp:94" status="valid" parentFunction="module3_fine_sync" variable="re_stream" isDirective="0" options="variable=re_stream depth=2"/>
        <Pragma type="stream" location="../module3_fine_sync/module3_fine_sync.cpp:95" status="valid" parentFunction="module3_fine_sync" variable="im_stream" isDirective="0" options="variable=im_stream depth=2"/>
        <Pragma type="stream" location="../module3_fine_sync/module3_fine_sync.cpp:96" status="valid" parentFunction="module3_fine_sync" variable="sum_stream" isDirective="0" options="variable=sum_stream depth=2"/>
        <Pragma type="stream" location="../module3_fine_sync/module3_fine_sync.cpp:101" status="valid" parentFunction="module3_fine_sync" variable="re_out" isDirective="0" options="variable=re_out depth=2"/>
        <Pragma type="stream" location="../module3_fine_sync/module3_fine_sync.cpp:102" status="valid" parentFunction="module3_fine_sync" variable="im_out" isDirective="0" options="variable=im_out depth=2"/>
        <Pragma type="stream" location="../module3_fine_sync/module3_fine_sync.cpp:103" status="valid" parentFunction="module3_fine_sync" variable="sum_out" isDirective="0" options="variable=sum_out depth=2"/>
        <Pragma type="bind_storage" location="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:78" status="valid" parentFunction="module4_fine_cfo_apply" variable="circ_buf" isDirective="0" options="variable=circ_buf type=ram_2p impl=BRAM"/>
        <Pragma type="pipeline" location="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:90" status="valid" parentFunction="module4_fine_cfo_apply" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:105" status="valid" parentFunction="module4_fine_cfo_apply" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:139" status="valid" parentFunction="module4_fine_cfo_apply" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:157" status="valid" parentFunction="module4_fine_cfo_apply" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:185" status="valid" parentFunction="module4_fine_cfo_apply" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp:205" status="valid" parentFunction="module4_fine_cfo_apply" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="system_top.cpp:10" status="valid" parentFunction="consume_filteredlen" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="system_top.cpp:16" status="valid" parentFunction="consume_searchbufferlen" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="system_top.cpp:25" status="valid" parentFunction="forward_coarsefreqoff" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="system_top.cpp:36" status="valid" parentFunction="system_top" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="system_top.cpp:44" status="valid" parentFunction="system_top" variable="m0_to_m1_data" isDirective="0" options="variable=m0_to_m1_data depth=64"/>
        <Pragma type="stream" location="system_top.cpp:48" status="valid" parentFunction="system_top" variable="m0_filteredLen" isDirective="0" options="variable=m0_filteredLen depth=4"/>
        <Pragma type="stream" location="system_top.cpp:52" status="valid" parentFunction="system_top" variable="m1_to_m2_data" isDirective="0" options="variable=m1_to_m2_data depth=64"/>
        <Pragma type="stream" location="system_top.cpp:55" status="valid" parentFunction="system_top" variable="m1_startOffset" isDirective="0" options="variable=m1_startOffset depth=4"/>
        <Pragma type="stream" location="system_top.cpp:59" status="valid" parentFunction="system_top" variable="m2_to_m4_data" isDirective="0" options="variable=m2_to_m4_data depth=2048"/>
        <Pragma type="stream" location="system_top.cpp:63" status="valid" parentFunction="system_top" variable="m2_to_m4_startOffset" isDirective="0" options="variable=m2_to_m4_startOffset depth=4"/>
        <Pragma type="stream" location="system_top.cpp:67" status="valid" parentFunction="system_top" variable="m2_search_buffer" isDirective="0" options="variable=m2_search_buffer depth=1024"/>
        <Pragma type="stream" location="system_top.cpp:71" status="valid" parentFunction="system_top" variable="m2_coarseFreqOff" isDirective="0" options="variable=m2_coarseFreqOff depth=4"/>
        <Pragma type="stream" location="system_top.cpp:74" status="valid" parentFunction="system_top" variable="m2_searchBufferLen" isDirective="0" options="variable=m2_searchBufferLen depth=4"/>
        <Pragma type="stream" location="system_top.cpp:78" status="valid" parentFunction="system_top" variable="m3_fineOffset" isDirective="0" options="variable=m3_fineOffset depth=4"/>
    </PragmaReport>
</profile>

