

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2'
================================================================
* Date:           Sun Jul 16 23:47:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rgb2gray_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rgb2gray_pixel_fu_115  |rgb2gray_pixel  |       27|       27|  0.270 us|  0.270 us|    1|    1|      yes|
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1_VITIS_LOOP_17_2  |        ?|        ?|        45|         16|          4|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    108|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   39|    2902|   4870|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    396|    -|
|Register         |        -|    -|     467|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   39|    3369|   5374|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   17|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+----+------+------+-----+
    |          Instance         |     Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+----------------+---------+----+------+------+-----+
    |grp_rgb2gray_pixel_fu_115  |rgb2gray_pixel  |        0|  39|  2902|  4870|    0|
    +---------------------------+----------------+---------+----+------+------+-----+
    |Total                      |                |        0|  39|  2902|  4870|    0|
    +---------------------------+----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_160_p2                 |         +|   0|  0|  67|          60|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_155_p2                |      icmp|   0|  0|  27|          60|          60|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 108|         127|          69|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  81|         17|    1|         17|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg     |   9|          2|    1|          2|
    |dst_TDATA_blk_n                      |   9|          2|    1|          2|
    |grp_rgb2gray_pixel_fu_115_rgb_val_b  |  81|         17|    8|        136|
    |grp_rgb2gray_pixel_fu_115_rgb_val_g  |  81|         17|    8|        136|
    |grp_rgb2gray_pixel_fu_115_rgb_val_r  |  81|         17|    8|        136|
    |indvar_flatten_fu_74                 |   9|          2|   60|        120|
    |src_TDATA_blk_n                      |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 396|         84|   92|        559|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  16|   0|   16|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln16_reg_247                 |   1|   0|    1|          0|
    |icmp_ln16_reg_247_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_74              |  60|   0|   60|          0|
    |rgb_tmp_b_10_reg_411              |   8|   0|    8|          0|
    |rgb_tmp_b_11_reg_426              |   8|   0|    8|          0|
    |rgb_tmp_b_12_reg_441              |   8|   0|    8|          0|
    |rgb_tmp_b_13_reg_456              |   8|   0|    8|          0|
    |rgb_tmp_b_14_reg_471              |   8|   0|    8|          0|
    |rgb_tmp_b_15_reg_486              |   8|   0|    8|          0|
    |rgb_tmp_b_1_reg_276               |   8|   0|    8|          0|
    |rgb_tmp_b_2_reg_291               |   8|   0|    8|          0|
    |rgb_tmp_b_3_reg_306               |   8|   0|    8|          0|
    |rgb_tmp_b_4_reg_321               |   8|   0|    8|          0|
    |rgb_tmp_b_5_reg_336               |   8|   0|    8|          0|
    |rgb_tmp_b_6_reg_351               |   8|   0|    8|          0|
    |rgb_tmp_b_7_reg_366               |   8|   0|    8|          0|
    |rgb_tmp_b_8_reg_381               |   8|   0|    8|          0|
    |rgb_tmp_b_9_reg_396               |   8|   0|    8|          0|
    |rgb_tmp_b_reg_261                 |   8|   0|    8|          0|
    |rgb_tmp_g_10_reg_406              |   8|   0|    8|          0|
    |rgb_tmp_g_11_reg_421              |   8|   0|    8|          0|
    |rgb_tmp_g_12_reg_436              |   8|   0|    8|          0|
    |rgb_tmp_g_13_reg_451              |   8|   0|    8|          0|
    |rgb_tmp_g_14_reg_466              |   8|   0|    8|          0|
    |rgb_tmp_g_15_reg_481              |   8|   0|    8|          0|
    |rgb_tmp_g_1_reg_271               |   8|   0|    8|          0|
    |rgb_tmp_g_2_reg_286               |   8|   0|    8|          0|
    |rgb_tmp_g_3_reg_301               |   8|   0|    8|          0|
    |rgb_tmp_g_4_reg_316               |   8|   0|    8|          0|
    |rgb_tmp_g_5_reg_331               |   8|   0|    8|          0|
    |rgb_tmp_g_6_reg_346               |   8|   0|    8|          0|
    |rgb_tmp_g_7_reg_361               |   8|   0|    8|          0|
    |rgb_tmp_g_8_reg_376               |   8|   0|    8|          0|
    |rgb_tmp_g_9_reg_391               |   8|   0|    8|          0|
    |rgb_tmp_g_reg_256                 |   8|   0|    8|          0|
    |rgb_tmp_r_10_reg_401              |   8|   0|    8|          0|
    |rgb_tmp_r_11_reg_416              |   8|   0|    8|          0|
    |rgb_tmp_r_12_reg_431              |   8|   0|    8|          0|
    |rgb_tmp_r_13_reg_446              |   8|   0|    8|          0|
    |rgb_tmp_r_14_reg_461              |   8|   0|    8|          0|
    |rgb_tmp_r_15_reg_476              |   8|   0|    8|          0|
    |rgb_tmp_r_1_reg_266               |   8|   0|    8|          0|
    |rgb_tmp_r_2_reg_281               |   8|   0|    8|          0|
    |rgb_tmp_r_3_reg_296               |   8|   0|    8|          0|
    |rgb_tmp_r_4_reg_311               |   8|   0|    8|          0|
    |rgb_tmp_r_5_reg_326               |   8|   0|    8|          0|
    |rgb_tmp_r_6_reg_341               |   8|   0|    8|          0|
    |rgb_tmp_r_7_reg_356               |   8|   0|    8|          0|
    |rgb_tmp_r_8_reg_371               |   8|   0|    8|          0|
    |rgb_tmp_r_9_reg_386               |   8|   0|    8|          0|
    |rgb_tmp_r_reg_251                 |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 467|   0|  467|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2|  return value|
|src_TVALID  |   in|    1|        axis|                                  src_V_data_V|       pointer|
|src_TDATA   |   in|   32|        axis|                                  src_V_data_V|       pointer|
|dst_TREADY  |   in|    1|        axis|                                  dst_V_data_V|       pointer|
|dst_TDATA   |  out|    8|        axis|                                  dst_V_data_V|       pointer|
|mul_ln4     |   in|   60|     ap_none|                                       mul_ln4|        scalar|
|src_TREADY  |  out|    1|        axis|                                  src_V_last_V|       pointer|
|src_TLAST   |   in|    1|        axis|                                  src_V_last_V|       pointer|
|src_TKEEP   |   in|    4|        axis|                                  src_V_keep_V|       pointer|
|src_TSTRB   |   in|    4|        axis|                                  src_V_strb_V|       pointer|
|dst_TVALID  |  out|    1|        axis|                                  dst_V_last_V|       pointer|
|dst_TLAST   |  out|    1|        axis|                                  dst_V_last_V|       pointer|
|dst_TKEEP   |  out|    1|        axis|                                  dst_V_keep_V|       pointer|
|dst_TSTRB   |  out|    1|        axis|                                  dst_V_strb_V|       pointer|
+------------+-----+-----+------------+----------------------------------------------+--------------+

