Source Block: oh/xilibs/hdl/PLLE2_ADV.v@67:80@HdlStmProcess
      
   //##############
   //#VCO 
   //##############
   reg 	  vco_clk;
   initial
     begin
	vco_clk = 1'b0;	
     end
   
   always
     #(VCO_PERIOD/2) vco_clk = ~vco_clk;
   wire 	 reset = POR | RST;
   

Diff Content:
- 72    initial
- 73      begin
- 74 	vco_clk = 1'b0;	
+ 74    localparam real VCO_PERIOD = (CLKIN1_PERIOD * DIVCLK_DIVIDE) / CLKFBOUT_MULT;
+ 74    localparam real CLK0_DELAY = VCO_PERIOD * CLKOUT0_DIVIDE * (CLKOUT0_PHASE/360);
+ 74    localparam real CLK1_DELAY = VCO_PERIOD * CLKOUT1_DIVIDE * (CLKOUT1_PHASE/360);
+ 74    localparam real CLK2_DELAY = VCO_PERIOD * CLKOUT2_DIVIDE * (CLKOUT2_PHASE/360);
+ 74    localparam real CLK3_DELAY = VCO_PERIOD * CLKOUT3_DIVIDE * (CLKOUT3_PHASE/360);
+ 74    localparam real CLK4_DELAY = VCO_PERIOD * CLKOUT4_DIVIDE * (CLKOUT4_PHASE/360);
+ 74    localparam real CLK5_DELAY = VCO_PERIOD * CLKOUT5_DIVIDE * (CLKOUT5_PHASE/360);
+ 74    localparam phases = CLKFBOUT_MULT / DIVCLK_DIVIDE;
+ 74    integer 	j;   
+ 74    reg [2*phases-1:0] 	delay;
+ 74    always @ (CLKIN1)
+ 74      begin	
+ 74 	for(j=0; j<(2*phases); j=j+1)
+ 74 	  delay[j] <= #(CLKIN1_PERIOD*j/(2*phases)) CLKIN1;

Clone Blocks:
Clone Blocks 1:
oh/xilibs/hdl/PLLE2_ADV.v@74:84
	vco_clk = 1'b0;	
     end
   
   always
     #(VCO_PERIOD/2) vco_clk = ~vco_clk;
   wire 	 reset = POR | RST;
   
   //##############
   //#DIVIDERS
   //##############
   wire [3:0] DIVCFG[5:0]; 

Clone Blocks 2:
oh/xilibs/hdl/PLLE2_ADV.v@73:83
     begin
	vco_clk = 1'b0;	
     end
   
   always
     #(VCO_PERIOD/2) vco_clk = ~vco_clk;
   wire 	 reset = POR | RST;
   
   //##############
   //#DIVIDERS
   //##############

