<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.05.28.10:23:35"
 outputDirectory="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50DAF484C6GES"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="mm_bridge_0_s0" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="1024" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="mm_bridge_0_s0_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port
       name="mm_bridge_0_s0_readdata"
       direction="output"
       role="readdata"
       width="16" />
   <port
       name="mm_bridge_0_s0_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port
       name="mm_bridge_0_s0_burstcount"
       direction="input"
       role="burstcount"
       width="1" />
   <port
       name="mm_bridge_0_s0_writedata"
       direction="input"
       role="writedata"
       width="16" />
   <port
       name="mm_bridge_0_s0_address"
       direction="input"
       role="address"
       width="10" />
   <port name="mm_bridge_0_s0_write" direction="input" role="write" width="1" />
   <port name="mm_bridge_0_s0_read" direction="input" role="read" width="1" />
   <port
       name="mm_bridge_0_s0_byteenable"
       direction="input"
       role="byteenable"
       width="2" />
   <port
       name="mm_bridge_0_s0_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="modular_adc_0_response" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="12" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="31" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="modular_adc_0_response_valid"
       direction="output"
       role="valid"
       width="1" />
   <port
       name="modular_adc_0_response_channel"
       direction="output"
       role="channel"
       width="5" />
   <port
       name="modular_adc_0_response_data"
       direction="output"
       role="data"
       width="12" />
   <port
       name="modular_adc_0_response_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="modular_adc_0_response_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="ADC:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1653722598,AUTO_UNIQUE_ID=(altpll:21.1:AUTO_DEVICE_FAMILY=MAX 10,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 100000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#c2 {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 10.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 10.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 10.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 0 PT#STICKY_CLK3 0 PT#STICKY_CLK2 0 PT#STICKY_CLK1 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1653720884959659.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=100000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=MAX 10,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(clock_source:21.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_jtag_avalon_master:21.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:21.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:21.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:))(altera_avalon_mm_bridge:21.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=3,BURSTCOUNT_WIDTH=1,DATA_WIDTH=16,HDL_ADDR_WIDTH=10,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=3,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_modular_adc:21.1:AUTO_DEVICE_SPEEDGRADE=6,CLOCK_FREQ=50000000,CORE_VAR=2,DEVICE_PART=10M50DAF484C6GES,ENABLE_DEBUG=0,FAMILY=MAX 10,MONITOR_COUNT_WIDTH=12,adc_count_on_device=2,analog_input_pin_mask=0,clkdiv=2,derived_clkdiv=2,device_adc_type=33,device_partname_fivechar_prefix=10M50,device_power_supply_type=2,en_thmax_ch0=false,en_thmax_ch1=false,en_thmax_ch10=false,en_thmax_ch11=false,en_thmax_ch12=false,en_thmax_ch13=false,en_thmax_ch14=false,en_thmax_ch15=false,en_thmax_ch16=false,en_thmax_ch2=false,en_thmax_ch3=false,en_thmax_ch4=false,en_thmax_ch5=false,en_thmax_ch6=false,en_thmax_ch7=false,en_thmax_ch8=false,en_thmax_ch9=false,en_thmin_ch0=false,en_thmin_ch1=false,en_thmin_ch10=false,en_thmin_ch11=false,en_thmin_ch12=false,en_thmin_ch13=false,en_thmin_ch14=false,en_thmin_ch15=false,en_thmin_ch16=false,en_thmin_ch2=false,en_thmin_ch3=false,en_thmin_ch4=false,en_thmin_ch5=false,en_thmin_ch6=false,en_thmin_ch7=false,en_thmin_ch8=false,en_thmin_ch9=false,en_tsd_max=false,en_tsd_min=false,enable_usr_sim=0,external_vref=2.5,hard_pwd=0,int_vref_nonvr=2.5,int_vref_vr=3.0,ip_is_for_which_adc=1,is_this_first_or_second_adc=1,max_adc_count_on_die=2,prescalar=0,prescaler_ch16=false,prescaler_ch8=false,reference_voltage=2.5,reference_voltage_sim=65536,refsel=0,sample_rate=0,seq_order_length=1,seq_order_slot_1=1,seq_order_slot_10=30,seq_order_slot_11=30,seq_order_slot_12=30,seq_order_slot_13=30,seq_order_slot_14=30,seq_order_slot_15=30,seq_order_slot_16=30,seq_order_slot_17=30,seq_order_slot_18=30,seq_order_slot_19=30,seq_order_slot_2=30,seq_order_slot_20=30,seq_order_slot_21=30,seq_order_slot_22=30,seq_order_slot_23=30,seq_order_slot_24=30,seq_order_slot_25=30,seq_order_slot_26=30,seq_order_slot_27=30,seq_order_slot_28=30,seq_order_slot_29=30,seq_order_slot_3=30,seq_order_slot_30=30,seq_order_slot_31=30,seq_order_slot_32=30,seq_order_slot_33=30,seq_order_slot_34=30,seq_order_slot_35=30,seq_order_slot_36=30,seq_order_slot_37=30,seq_order_slot_38=30,seq_order_slot_39=30,seq_order_slot_4=30,seq_order_slot_40=30,seq_order_slot_41=30,seq_order_slot_42=30,seq_order_slot_43=30,seq_order_slot_44=30,seq_order_slot_45=30,seq_order_slot_46=30,seq_order_slot_47=30,seq_order_slot_48=30,seq_order_slot_49=30,seq_order_slot_5=30,seq_order_slot_50=30,seq_order_slot_51=30,seq_order_slot_52=30,seq_order_slot_53=30,seq_order_slot_54=30,seq_order_slot_55=30,seq_order_slot_56=30,seq_order_slot_57=30,seq_order_slot_58=30,seq_order_slot_59=30,seq_order_slot_6=30,seq_order_slot_60=30,seq_order_slot_61=30,seq_order_slot_62=30,seq_order_slot_63=30,seq_order_slot_64=30,seq_order_slot_7=30,seq_order_slot_8=30,seq_order_slot_9=30,simfilename_ch0=,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,thmax_ch0=0.0,thmax_ch1=0.0,thmax_ch10=0.0,thmax_ch11=0.0,thmax_ch12=0.0,thmax_ch13=0.0,thmax_ch14=0.0,thmax_ch15=0.0,thmax_ch16=0.0,thmax_ch2=0.0,thmax_ch3=0.0,thmax_ch4=0.0,thmax_ch5=0.0,thmax_ch6=0.0,thmax_ch7=0.0,thmax_ch8=0.0,thmax_ch9=0.0,thmin_ch0=0.0,thmin_ch1=0.0,thmin_ch10=0.0,thmin_ch11=0.0,thmin_ch12=0.0,thmin_ch13=0.0,thmin_ch14=0.0,thmin_ch15=0.0,thmin_ch16=0.0,thmin_ch2=0.0,thmin_ch3=0.0,thmin_ch4=0.0,thmin_ch5=0.0,thmin_ch6=0.0,thmin_ch7=0.0,thmin_ch8=0.0,thmin_ch9=0.0,tsclkdiv=1,tsclksel=1,tsd_max=125,tsd_min=0,use_ch0=false,use_ch1=true,use_ch10=false,use_ch11=false,use_ch12=false,use_ch13=false,use_ch14=false,use_ch15=false,use_ch16=false,use_ch2=false,use_ch3=false,use_ch4=false,use_ch5=false,use_ch6=false,use_ch7=false,use_ch8=false,use_ch9=false,use_tsd=false(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_modular_adc_control:21.1:analog_input_pin_mask=1,clkdiv=2,device_partname_fivechar_prefix=10M50,dual_adc_mode=false,enable_usr_sim=0,hard_pwd=0,is_this_first_or_second_adc=1,prescalar=0,reference_voltage_sim=49648,refsel=0,simfilename_ch0=,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,tsclkdiv=1,tsclksel=1)(altera_modular_adc_sequencer:21.1:CSD_LENGTH=1,CSD_SLOT_0=1,CSD_SLOT_0_ADC2=0,CSD_SLOT_1=0,CSD_SLOT_10=0,CSD_SLOT_10_ADC2=0,CSD_SLOT_11=0,CSD_SLOT_11_ADC2=0,CSD_SLOT_12=0,CSD_SLOT_12_ADC2=0,CSD_SLOT_13=0,CSD_SLOT_13_ADC2=0,CSD_SLOT_14=0,CSD_SLOT_14_ADC2=0,CSD_SLOT_15=0,CSD_SLOT_15_ADC2=0,CSD_SLOT_16=0,CSD_SLOT_16_ADC2=0,CSD_SLOT_17=0,CSD_SLOT_17_ADC2=0,CSD_SLOT_18=0,CSD_SLOT_18_ADC2=0,CSD_SLOT_19=0,CSD_SLOT_19_ADC2=0,CSD_SLOT_1_ADC2=0,CSD_SLOT_2=0,CSD_SLOT_20=0,CSD_SLOT_20_ADC2=0,CSD_SLOT_21=0,CSD_SLOT_21_ADC2=0,CSD_SLOT_22=0,CSD_SLOT_22_ADC2=0,CSD_SLOT_23=0,CSD_SLOT_23_ADC2=0,CSD_SLOT_24=0,CSD_SLOT_24_ADC2=0,CSD_SLOT_25=0,CSD_SLOT_25_ADC2=0,CSD_SLOT_26=0,CSD_SLOT_26_ADC2=0,CSD_SLOT_27=0,CSD_SLOT_27_ADC2=0,CSD_SLOT_28=0,CSD_SLOT_28_ADC2=0,CSD_SLOT_29=0,CSD_SLOT_29_ADC2=0,CSD_SLOT_2_ADC2=0,CSD_SLOT_3=0,CSD_SLOT_30=0,CSD_SLOT_30_ADC2=0,CSD_SLOT_31=0,CSD_SLOT_31_ADC2=0,CSD_SLOT_32=0,CSD_SLOT_32_ADC2=0,CSD_SLOT_33=0,CSD_SLOT_33_ADC2=0,CSD_SLOT_34=0,CSD_SLOT_34_ADC2=0,CSD_SLOT_35=0,CSD_SLOT_35_ADC2=0,CSD_SLOT_36=0,CSD_SLOT_36_ADC2=0,CSD_SLOT_37=0,CSD_SLOT_37_ADC2=0,CSD_SLOT_38=0,CSD_SLOT_38_ADC2=0,CSD_SLOT_39=0,CSD_SLOT_39_ADC2=0,CSD_SLOT_3_ADC2=0,CSD_SLOT_4=0,CSD_SLOT_40=0,CSD_SLOT_40_ADC2=0,CSD_SLOT_41=0,CSD_SLOT_41_ADC2=0,CSD_SLOT_42=0,CSD_SLOT_42_ADC2=0,CSD_SLOT_43=0,CSD_SLOT_43_ADC2=0,CSD_SLOT_44=0,CSD_SLOT_44_ADC2=0,CSD_SLOT_45=0,CSD_SLOT_45_ADC2=0,CSD_SLOT_46=0,CSD_SLOT_46_ADC2=0,CSD_SLOT_47=0,CSD_SLOT_47_ADC2=0,CSD_SLOT_48=0,CSD_SLOT_48_ADC2=0,CSD_SLOT_49=0,CSD_SLOT_49_ADC2=0,CSD_SLOT_4_ADC2=0,CSD_SLOT_5=0,CSD_SLOT_50=0,CSD_SLOT_50_ADC2=0,CSD_SLOT_51=0,CSD_SLOT_51_ADC2=0,CSD_SLOT_52=0,CSD_SLOT_52_ADC2=0,CSD_SLOT_53=0,CSD_SLOT_53_ADC2=0,CSD_SLOT_54=0,CSD_SLOT_54_ADC2=0,CSD_SLOT_55=0,CSD_SLOT_55_ADC2=0,CSD_SLOT_56=0,CSD_SLOT_56_ADC2=0,CSD_SLOT_57=0,CSD_SLOT_57_ADC2=0,CSD_SLOT_58=0,CSD_SLOT_58_ADC2=0,CSD_SLOT_59=0,CSD_SLOT_59_ADC2=0,CSD_SLOT_5_ADC2=0,CSD_SLOT_6=0,CSD_SLOT_60=0,CSD_SLOT_60_ADC2=0,CSD_SLOT_61=0,CSD_SLOT_61_ADC2=0,CSD_SLOT_62=0,CSD_SLOT_62_ADC2=0,CSD_SLOT_63=0,CSD_SLOT_63_ADC2=0,CSD_SLOT_6_ADC2=0,CSD_SLOT_7=0,CSD_SLOT_7_ADC2=0,CSD_SLOT_8=0,CSD_SLOT_8_ADC2=0,CSD_SLOT_9=0,CSD_SLOT_9_ADC2=0,DUAL_ADC_MODE=false)(clock:21.1:)(clock:21.1:)(reset:21.1:)(avalon_streaming:21.1:)(clock:21.1:)(reset:21.1:))(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(conduit:21.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)"
   instancePathKey="ADC"
   kind="ADC"
   version="1.0"
   name="ADC">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1653722598" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/ADC.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_altpll_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_master_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_modular_adc_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_control.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/altera_modular_adc/top/altera_modular_adc_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/altera_modular_adc/control/altera_modular_adc_control_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/altera_modular_adc/sequencer/altera_modular_adc_sequencer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="ADC">queue size: 0 starting:ADC "ADC"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces master_0.master and master_0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces modular_adc_0_sequencer_csr_translator.avalon_anti_slave_0 and modular_adc_0.sequencer_csr</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>12</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>15</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>20</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>22</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>25</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>6</b> modules, <b>16</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>6</b> modules, <b>16</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>18</b> connections]]></message>
   <message level="Debug" culprit="ADC"><![CDATA["<b>ADC</b>" reuses <b>altpll</b> "<b>submodules/ADC_altpll_0</b>"]]></message>
   <message level="Debug" culprit="ADC"><![CDATA["<b>ADC</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/ADC_master_0</b>"]]></message>
   <message level="Debug" culprit="ADC"><![CDATA["<b>ADC</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="ADC"><![CDATA["<b>ADC</b>" reuses <b>altera_modular_adc</b> "<b>submodules/ADC_modular_adc_0</b>"]]></message>
   <message level="Debug" culprit="ADC"><![CDATA["<b>ADC</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/ADC_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="ADC"><![CDATA["<b>ADC</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 5 starting:altpll "submodules/ADC_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/21.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/dinca/AppData/Local/Temp/alt9140_1715884170117459816.dir/0002_sopcgen/ADC_altpll_0.v --source=C:/Users/dinca/AppData/Local/Temp/alt9140_1715884170117459816.dir/0002_sopcgen/ADC_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/dinca/AppData/Local/Temp/alt9140_1715884170117459816.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.020s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>ADC</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 4 starting:altera_jtag_avalon_master "submodules/ADC_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/ADC_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/ADC_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/ADC_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>ADC</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 29 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 28 starting:timing_adapter "submodules/ADC_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 27 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 26 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 25 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 24 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 23 starting:channel_adapter "submodules/ADC_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 22 starting:channel_adapter "submodules/ADC_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 30 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ADC</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 12 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>ADC</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 11 starting:altera_modular_adc "submodules/ADC_modular_adc_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_modular_adc_control</b> "<b>submodules/altera_modular_adc_control</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_modular_adc_sequencer</b> "<b>submodules/altera_modular_adc_sequencer</b>"]]></message>
   <message level="Info" culprit="modular_adc_0"><![CDATA["<b>ADC</b>" instantiated <b>altera_modular_adc</b> "<b>modular_adc_0</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 20 starting:altera_modular_adc_control "submodules/altera_modular_adc_control"</message>
   <message level="Info" culprit="control_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_control</b> "<b>control_internal</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 19 starting:altera_modular_adc_sequencer "submodules/altera_modular_adc_sequencer"</message>
   <message level="Info" culprit="sequencer_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_sequencer</b> "<b>sequencer_internal</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 12 starting:altera_mm_interconnect "submodules/ADC_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.008s/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.054s/0.084s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>22</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ADC_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ADC_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ADC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ADC_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ADC_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ADC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ADC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ADC_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ADC_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ADC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>ADC</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 18 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 16 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="modular_adc_0_sequencer_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>modular_adc_0_sequencer_csr_translator</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 15 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 13 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="modular_adc_0_sequencer_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>modular_adc_0_sequencer_csr_agent</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 27 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 11 starting:altera_merlin_router "submodules/ADC_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 10 starting:altera_merlin_router "submodules/ADC_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 9 starting:altera_merlin_router "submodules/ADC_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 8 starting:altera_merlin_demultiplexer "submodules/ADC_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 6 starting:altera_merlin_multiplexer "submodules/ADC_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 5 starting:altera_merlin_demultiplexer "submodules/ADC_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 4 starting:altera_merlin_multiplexer "submodules/ADC_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ADC">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mm_bridge_0_m0_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ADC">queue size: 0 starting:altera_avalon_st_adapter "submodules/ADC_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 0 starting:error_adapter "submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 30 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ADC</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:21.1:AUTO_DEVICE_FAMILY=MAX 10,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 100000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#c2 {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 10.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 10.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 10.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 0 PT#STICKY_CLK3 0 PT#STICKY_CLK2 0 PT#STICKY_CLK1 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1653720884959659.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=100000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=MAX 10,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="ADC:.:altpll_0"
   kind="altpll"
   version="21.1"
   name="ADC_altpll_0">
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_UNUSED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="100000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#c2 {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 10.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 10.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 10.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 0 PT#STICKY_CLK3 0 PT#STICKY_CLK2 0 PT#STICKY_CLK1 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1653720884959659.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 100000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#PORT_LOCKED PORT_USED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_altpll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC" as="altpll_0" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 5 starting:altpll "submodules/ADC_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/21.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/dinca/AppData/Local/Temp/alt9140_1715884170117459816.dir/0002_sopcgen/ADC_altpll_0.v --source=C:/Users/dinca/AppData/Local/Temp/alt9140_1715884170117459816.dir/0002_sopcgen/ADC_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/dinca/AppData/Local/Temp/alt9140_1715884170117459816.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 1.020s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>ADC</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:21.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:21.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:21.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)"
   instancePathKey="ADC:.:master_0"
   kind="altera_jtag_avalon_master"
   version="21.1"
   name="ADC_master_0">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_master_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ADC" as="master_0" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 4 starting:altera_jtag_avalon_master "submodules/ADC_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/ADC_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/ADC_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/ADC_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>ADC</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 29 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 28 starting:timing_adapter "submodules/ADC_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 27 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 26 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 25 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 24 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 23 starting:channel_adapter "submodules/ADC_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 22 starting:channel_adapter "submodules/ADC_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 30 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ADC</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:21.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=3,BURSTCOUNT_WIDTH=1,DATA_WIDTH=16,HDL_ADDR_WIDTH=10,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=3,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0"
   instancePathKey="ADC:.:mm_bridge_0"
   kind="altera_avalon_mm_bridge"
   version="21.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC" as="mm_bridge_0" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 12 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>ADC</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_modular_adc:21.1:AUTO_DEVICE_SPEEDGRADE=6,CLOCK_FREQ=50000000,CORE_VAR=2,DEVICE_PART=10M50DAF484C6GES,ENABLE_DEBUG=0,FAMILY=MAX 10,MONITOR_COUNT_WIDTH=12,adc_count_on_device=2,analog_input_pin_mask=0,clkdiv=2,derived_clkdiv=2,device_adc_type=33,device_partname_fivechar_prefix=10M50,device_power_supply_type=2,en_thmax_ch0=false,en_thmax_ch1=false,en_thmax_ch10=false,en_thmax_ch11=false,en_thmax_ch12=false,en_thmax_ch13=false,en_thmax_ch14=false,en_thmax_ch15=false,en_thmax_ch16=false,en_thmax_ch2=false,en_thmax_ch3=false,en_thmax_ch4=false,en_thmax_ch5=false,en_thmax_ch6=false,en_thmax_ch7=false,en_thmax_ch8=false,en_thmax_ch9=false,en_thmin_ch0=false,en_thmin_ch1=false,en_thmin_ch10=false,en_thmin_ch11=false,en_thmin_ch12=false,en_thmin_ch13=false,en_thmin_ch14=false,en_thmin_ch15=false,en_thmin_ch16=false,en_thmin_ch2=false,en_thmin_ch3=false,en_thmin_ch4=false,en_thmin_ch5=false,en_thmin_ch6=false,en_thmin_ch7=false,en_thmin_ch8=false,en_thmin_ch9=false,en_tsd_max=false,en_tsd_min=false,enable_usr_sim=0,external_vref=2.5,hard_pwd=0,int_vref_nonvr=2.5,int_vref_vr=3.0,ip_is_for_which_adc=1,is_this_first_or_second_adc=1,max_adc_count_on_die=2,prescalar=0,prescaler_ch16=false,prescaler_ch8=false,reference_voltage=2.5,reference_voltage_sim=65536,refsel=0,sample_rate=0,seq_order_length=1,seq_order_slot_1=1,seq_order_slot_10=30,seq_order_slot_11=30,seq_order_slot_12=30,seq_order_slot_13=30,seq_order_slot_14=30,seq_order_slot_15=30,seq_order_slot_16=30,seq_order_slot_17=30,seq_order_slot_18=30,seq_order_slot_19=30,seq_order_slot_2=30,seq_order_slot_20=30,seq_order_slot_21=30,seq_order_slot_22=30,seq_order_slot_23=30,seq_order_slot_24=30,seq_order_slot_25=30,seq_order_slot_26=30,seq_order_slot_27=30,seq_order_slot_28=30,seq_order_slot_29=30,seq_order_slot_3=30,seq_order_slot_30=30,seq_order_slot_31=30,seq_order_slot_32=30,seq_order_slot_33=30,seq_order_slot_34=30,seq_order_slot_35=30,seq_order_slot_36=30,seq_order_slot_37=30,seq_order_slot_38=30,seq_order_slot_39=30,seq_order_slot_4=30,seq_order_slot_40=30,seq_order_slot_41=30,seq_order_slot_42=30,seq_order_slot_43=30,seq_order_slot_44=30,seq_order_slot_45=30,seq_order_slot_46=30,seq_order_slot_47=30,seq_order_slot_48=30,seq_order_slot_49=30,seq_order_slot_5=30,seq_order_slot_50=30,seq_order_slot_51=30,seq_order_slot_52=30,seq_order_slot_53=30,seq_order_slot_54=30,seq_order_slot_55=30,seq_order_slot_56=30,seq_order_slot_57=30,seq_order_slot_58=30,seq_order_slot_59=30,seq_order_slot_6=30,seq_order_slot_60=30,seq_order_slot_61=30,seq_order_slot_62=30,seq_order_slot_63=30,seq_order_slot_64=30,seq_order_slot_7=30,seq_order_slot_8=30,seq_order_slot_9=30,simfilename_ch0=,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,thmax_ch0=0.0,thmax_ch1=0.0,thmax_ch10=0.0,thmax_ch11=0.0,thmax_ch12=0.0,thmax_ch13=0.0,thmax_ch14=0.0,thmax_ch15=0.0,thmax_ch16=0.0,thmax_ch2=0.0,thmax_ch3=0.0,thmax_ch4=0.0,thmax_ch5=0.0,thmax_ch6=0.0,thmax_ch7=0.0,thmax_ch8=0.0,thmax_ch9=0.0,thmin_ch0=0.0,thmin_ch1=0.0,thmin_ch10=0.0,thmin_ch11=0.0,thmin_ch12=0.0,thmin_ch13=0.0,thmin_ch14=0.0,thmin_ch15=0.0,thmin_ch16=0.0,thmin_ch2=0.0,thmin_ch3=0.0,thmin_ch4=0.0,thmin_ch5=0.0,thmin_ch6=0.0,thmin_ch7=0.0,thmin_ch8=0.0,thmin_ch9=0.0,tsclkdiv=1,tsclksel=1,tsd_max=125,tsd_min=0,use_ch0=false,use_ch1=true,use_ch10=false,use_ch11=false,use_ch12=false,use_ch13=false,use_ch14=false,use_ch15=false,use_ch16=false,use_ch2=false,use_ch3=false,use_ch4=false,use_ch5=false,use_ch6=false,use_ch7=false,use_ch8=false,use_ch9=false,use_tsd=false(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_modular_adc_control:21.1:analog_input_pin_mask=1,clkdiv=2,device_partname_fivechar_prefix=10M50,dual_adc_mode=false,enable_usr_sim=0,hard_pwd=0,is_this_first_or_second_adc=1,prescalar=0,reference_voltage_sim=49648,refsel=0,simfilename_ch0=,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,tsclkdiv=1,tsclksel=1)(altera_modular_adc_sequencer:21.1:CSD_LENGTH=1,CSD_SLOT_0=1,CSD_SLOT_0_ADC2=0,CSD_SLOT_1=0,CSD_SLOT_10=0,CSD_SLOT_10_ADC2=0,CSD_SLOT_11=0,CSD_SLOT_11_ADC2=0,CSD_SLOT_12=0,CSD_SLOT_12_ADC2=0,CSD_SLOT_13=0,CSD_SLOT_13_ADC2=0,CSD_SLOT_14=0,CSD_SLOT_14_ADC2=0,CSD_SLOT_15=0,CSD_SLOT_15_ADC2=0,CSD_SLOT_16=0,CSD_SLOT_16_ADC2=0,CSD_SLOT_17=0,CSD_SLOT_17_ADC2=0,CSD_SLOT_18=0,CSD_SLOT_18_ADC2=0,CSD_SLOT_19=0,CSD_SLOT_19_ADC2=0,CSD_SLOT_1_ADC2=0,CSD_SLOT_2=0,CSD_SLOT_20=0,CSD_SLOT_20_ADC2=0,CSD_SLOT_21=0,CSD_SLOT_21_ADC2=0,CSD_SLOT_22=0,CSD_SLOT_22_ADC2=0,CSD_SLOT_23=0,CSD_SLOT_23_ADC2=0,CSD_SLOT_24=0,CSD_SLOT_24_ADC2=0,CSD_SLOT_25=0,CSD_SLOT_25_ADC2=0,CSD_SLOT_26=0,CSD_SLOT_26_ADC2=0,CSD_SLOT_27=0,CSD_SLOT_27_ADC2=0,CSD_SLOT_28=0,CSD_SLOT_28_ADC2=0,CSD_SLOT_29=0,CSD_SLOT_29_ADC2=0,CSD_SLOT_2_ADC2=0,CSD_SLOT_3=0,CSD_SLOT_30=0,CSD_SLOT_30_ADC2=0,CSD_SLOT_31=0,CSD_SLOT_31_ADC2=0,CSD_SLOT_32=0,CSD_SLOT_32_ADC2=0,CSD_SLOT_33=0,CSD_SLOT_33_ADC2=0,CSD_SLOT_34=0,CSD_SLOT_34_ADC2=0,CSD_SLOT_35=0,CSD_SLOT_35_ADC2=0,CSD_SLOT_36=0,CSD_SLOT_36_ADC2=0,CSD_SLOT_37=0,CSD_SLOT_37_ADC2=0,CSD_SLOT_38=0,CSD_SLOT_38_ADC2=0,CSD_SLOT_39=0,CSD_SLOT_39_ADC2=0,CSD_SLOT_3_ADC2=0,CSD_SLOT_4=0,CSD_SLOT_40=0,CSD_SLOT_40_ADC2=0,CSD_SLOT_41=0,CSD_SLOT_41_ADC2=0,CSD_SLOT_42=0,CSD_SLOT_42_ADC2=0,CSD_SLOT_43=0,CSD_SLOT_43_ADC2=0,CSD_SLOT_44=0,CSD_SLOT_44_ADC2=0,CSD_SLOT_45=0,CSD_SLOT_45_ADC2=0,CSD_SLOT_46=0,CSD_SLOT_46_ADC2=0,CSD_SLOT_47=0,CSD_SLOT_47_ADC2=0,CSD_SLOT_48=0,CSD_SLOT_48_ADC2=0,CSD_SLOT_49=0,CSD_SLOT_49_ADC2=0,CSD_SLOT_4_ADC2=0,CSD_SLOT_5=0,CSD_SLOT_50=0,CSD_SLOT_50_ADC2=0,CSD_SLOT_51=0,CSD_SLOT_51_ADC2=0,CSD_SLOT_52=0,CSD_SLOT_52_ADC2=0,CSD_SLOT_53=0,CSD_SLOT_53_ADC2=0,CSD_SLOT_54=0,CSD_SLOT_54_ADC2=0,CSD_SLOT_55=0,CSD_SLOT_55_ADC2=0,CSD_SLOT_56=0,CSD_SLOT_56_ADC2=0,CSD_SLOT_57=0,CSD_SLOT_57_ADC2=0,CSD_SLOT_58=0,CSD_SLOT_58_ADC2=0,CSD_SLOT_59=0,CSD_SLOT_59_ADC2=0,CSD_SLOT_5_ADC2=0,CSD_SLOT_6=0,CSD_SLOT_60=0,CSD_SLOT_60_ADC2=0,CSD_SLOT_61=0,CSD_SLOT_61_ADC2=0,CSD_SLOT_62=0,CSD_SLOT_62_ADC2=0,CSD_SLOT_63=0,CSD_SLOT_63_ADC2=0,CSD_SLOT_6_ADC2=0,CSD_SLOT_7=0,CSD_SLOT_7_ADC2=0,CSD_SLOT_8=0,CSD_SLOT_8_ADC2=0,CSD_SLOT_9=0,CSD_SLOT_9_ADC2=0,DUAL_ADC_MODE=false)(clock:21.1:)(clock:21.1:)(reset:21.1:)(avalon_streaming:21.1:)(clock:21.1:)(reset:21.1:)"
   instancePathKey="ADC:.:modular_adc_0"
   kind="altera_modular_adc"
   version="21.1"
   name="ADC_modular_adc_0">
  <parameter name="derived_clkdiv" value="2" />
  <parameter name="thmin_ch10" value="0.0" />
  <parameter name="thmin_ch12" value="0.0" />
  <parameter name="thmin_ch11" value="0.0" />
  <parameter name="thmin_ch14" value="0.0" />
  <parameter name="thmin_ch13" value="0.0" />
  <parameter name="thmin_ch16" value="0.0" />
  <parameter name="thmin_ch15" value="0.0" />
  <parameter name="use_ch14" value="false" />
  <parameter name="ip_is_for_which_adc" value="1" />
  <parameter name="use_ch15" value="false" />
  <parameter name="use_ch16" value="false" />
  <parameter name="DEVICE_PART" value="10M50DAF484C6GES" />
  <parameter name="adc_count_on_device" value="2" />
  <parameter name="seq_order_length" value="1" />
  <parameter name="use_tsd" value="false" />
  <parameter name="FAMILY" value="MAX 10" />
  <parameter name="en_tsd_min" value="false" />
  <parameter name="use_ch0" value="false" />
  <parameter name="device_partname_fivechar_prefix" value="10M50" />
  <parameter name="use_ch3" value="false" />
  <parameter name="use_ch4" value="false" />
  <parameter name="CORE_VAR" value="2" />
  <parameter name="use_ch1" value="true" />
  <parameter name="en_thmin_ch15" value="false" />
  <parameter name="use_ch2" value="false" />
  <parameter name="en_thmin_ch16" value="false" />
  <parameter name="use_ch7" value="false" />
  <parameter name="use_ch8" value="false" />
  <parameter name="use_ch5" value="false" />
  <parameter name="use_ch6" value="false" />
  <parameter name="MONITOR_COUNT_WIDTH" value="12" />
  <parameter name="use_ch9" value="false" />
  <parameter name="refsel" value="0" />
  <parameter name="prescaler_ch8" value="false" />
  <parameter name="prescalar" value="0" />
  <parameter name="device_adc_type" value="33" />
  <parameter name="reference_voltage_sim" value="65536" />
  <parameter name="en_thmin_ch13" value="false" />
  <parameter name="en_thmin_ch14" value="false" />
  <parameter name="en_thmin_ch11" value="false" />
  <parameter name="en_thmin_ch12" value="false" />
  <parameter name="en_thmin_ch10" value="false" />
  <parameter name="thmax_ch1" value="0.0" />
  <parameter name="thmax_ch0" value="0.0" />
  <parameter name="thmax_ch3" value="0.0" />
  <parameter name="thmax_ch2" value="0.0" />
  <parameter name="int_vref_vr" value="3.0" />
  <parameter name="tsd_min" value="0" />
  <parameter name="thmax_ch16" value="0.0" />
  <parameter name="thmax_ch15" value="0.0" />
  <parameter name="thmax_ch14" value="0.0" />
  <parameter name="thmax_ch13" value="0.0" />
  <parameter name="thmax_ch12" value="0.0" />
  <parameter name="thmax_ch11" value="0.0" />
  <parameter name="thmax_ch10" value="0.0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="thmax_ch5" value="0.0" />
  <parameter name="thmax_ch4" value="0.0" />
  <parameter name="thmax_ch7" value="0.0" />
  <parameter name="thmax_ch6" value="0.0" />
  <parameter name="thmax_ch9" value="0.0" />
  <parameter name="simfilename_ch15" value="" />
  <parameter name="thmax_ch8" value="0.0" />
  <parameter name="simfilename_ch16" value="" />
  <parameter name="simfilename_ch13" value="" />
  <parameter name="simfilename_ch14" value="" />
  <parameter name="simfilename_ch11" value="" />
  <parameter name="simfilename_ch12" value="" />
  <parameter name="analog_input_pin_mask" value="0" />
  <parameter name="simfilename_ch10" value="" />
  <parameter name="seq_order_slot_23" value="30" />
  <parameter name="seq_order_slot_22" value="30" />
  <parameter name="seq_order_slot_25" value="30" />
  <parameter name="seq_order_slot_24" value="30" />
  <parameter name="hard_pwd" value="0" />
  <parameter name="seq_order_slot_27" value="30" />
  <parameter name="seq_order_slot_26" value="30" />
  <parameter name="device_power_supply_type" value="2" />
  <parameter name="seq_order_slot_29" value="30" />
  <parameter name="seq_order_slot_28" value="30" />
  <parameter name="simfilename_ch6" value="" />
  <parameter name="simfilename_ch7" value="" />
  <parameter name="simfilename_ch8" value="" />
  <parameter name="simfilename_ch9" value="" />
  <parameter name="simfilename_ch2" value="" />
  <parameter name="simfilename_ch3" value="" />
  <parameter name="simfilename_ch4" value="" />
  <parameter name="reference_voltage" value="2.5" />
  <parameter name="simfilename_ch5" value="" />
  <parameter name="simfilename_ch0" value="" />
  <parameter name="simfilename_ch1" value="" />
  <parameter name="seq_order_slot_21" value="30" />
  <parameter name="seq_order_slot_20" value="30" />
  <parameter name="seq_order_slot_34" value="30" />
  <parameter name="seq_order_slot_33" value="30" />
  <parameter name="seq_order_slot_36" value="30" />
  <parameter name="seq_order_slot_35" value="30" />
  <parameter name="seq_order_slot_38" value="30" />
  <parameter name="seq_order_slot_37" value="30" />
  <parameter name="seq_order_slot_39" value="30" />
  <parameter name="max_adc_count_on_die" value="2" />
  <parameter name="clkdiv" value="2" />
  <parameter name="seq_order_slot_30" value="30" />
  <parameter name="seq_order_slot_32" value="30" />
  <parameter name="seq_order_slot_31" value="30" />
  <parameter name="en_thmax_ch13" value="false" />
  <parameter name="en_thmax_ch14" value="false" />
  <parameter name="en_thmax_ch15" value="false" />
  <parameter name="en_thmax_ch16" value="false" />
  <parameter name="en_thmax_ch10" value="false" />
  <parameter name="en_thmax_ch11" value="false" />
  <parameter name="en_thmax_ch12" value="false" />
  <parameter name="en_thmax_ch7" value="false" />
  <parameter name="seq_order_slot_4" value="30" />
  <parameter name="seq_order_slot_12" value="30" />
  <parameter name="en_thmax_ch6" value="false" />
  <parameter name="seq_order_slot_5" value="30" />
  <parameter name="seq_order_slot_11" value="30" />
  <parameter name="en_thmax_ch9" value="false" />
  <parameter name="seq_order_slot_6" value="30" />
  <parameter name="seq_order_slot_14" value="30" />
  <parameter name="en_thmax_ch8" value="false" />
  <parameter name="seq_order_slot_7" value="30" />
  <parameter name="seq_order_slot_13" value="30" />
  <parameter name="en_thmax_ch3" value="false" />
  <parameter name="seq_order_slot_16" value="30" />
  <parameter name="en_thmax_ch2" value="false" />
  <parameter name="seq_order_slot_1" value="1" />
  <parameter name="seq_order_slot_15" value="30" />
  <parameter name="en_thmax_ch5" value="false" />
  <parameter name="seq_order_slot_2" value="30" />
  <parameter name="seq_order_slot_18" value="30" />
  <parameter name="en_thmax_ch4" value="false" />
  <parameter name="seq_order_slot_3" value="30" />
  <parameter name="seq_order_slot_17" value="30" />
  <parameter name="seq_order_slot_19" value="30" />
  <parameter name="en_thmax_ch1" value="false" />
  <parameter name="en_thmax_ch0" value="false" />
  <parameter name="seq_order_slot_8" value="30" />
  <parameter name="seq_order_slot_9" value="30" />
  <parameter name="en_thmin_ch3" value="false" />
  <parameter name="prescaler_ch16" value="false" />
  <parameter name="en_thmin_ch2" value="false" />
  <parameter name="en_thmin_ch1" value="false" />
  <parameter name="en_thmin_ch0" value="false" />
  <parameter name="sample_rate" value="0" />
  <parameter name="en_thmin_ch9" value="false" />
  <parameter name="en_tsd_max" value="false" />
  <parameter name="en_thmin_ch8" value="false" />
  <parameter name="en_thmin_ch7" value="false" />
  <parameter name="en_thmin_ch6" value="false" />
  <parameter name="en_thmin_ch5" value="false" />
  <parameter name="seq_order_slot_10" value="30" />
  <parameter name="en_thmin_ch4" value="false" />
  <parameter name="external_vref" value="2.5" />
  <parameter name="seq_order_slot_61" value="30" />
  <parameter name="seq_order_slot_60" value="30" />
  <parameter name="seq_order_slot_63" value="30" />
  <parameter name="seq_order_slot_62" value="30" />
  <parameter name="seq_order_slot_64" value="30" />
  <parameter name="CLOCK_FREQ" value="50000000" />
  <parameter name="tsclksel" value="1" />
  <parameter name="is_this_first_or_second_adc" value="1" />
  <parameter name="seq_order_slot_45" value="30" />
  <parameter name="seq_order_slot_44" value="30" />
  <parameter name="seq_order_slot_47" value="30" />
  <parameter name="seq_order_slot_46" value="30" />
  <parameter name="seq_order_slot_49" value="30" />
  <parameter name="seq_order_slot_48" value="30" />
  <parameter name="ENABLE_DEBUG" value="0" />
  <parameter name="int_vref_nonvr" value="2.5" />
  <parameter name="tsd_max" value="125" />
  <parameter name="seq_order_slot_41" value="30" />
  <parameter name="seq_order_slot_40" value="30" />
  <parameter name="seq_order_slot_43" value="30" />
  <parameter name="seq_order_slot_42" value="30" />
  <parameter name="thmin_ch1" value="0.0" />
  <parameter name="seq_order_slot_56" value="30" />
  <parameter name="thmin_ch0" value="0.0" />
  <parameter name="seq_order_slot_55" value="30" />
  <parameter name="seq_order_slot_58" value="30" />
  <parameter name="seq_order_slot_57" value="30" />
  <parameter name="thmin_ch5" value="0.0" />
  <parameter name="use_ch10" value="false" />
  <parameter name="thmin_ch4" value="0.0" />
  <parameter name="use_ch11" value="false" />
  <parameter name="seq_order_slot_59" value="30" />
  <parameter name="tsclkdiv" value="1" />
  <parameter name="thmin_ch3" value="0.0" />
  <parameter name="use_ch12" value="false" />
  <parameter name="thmin_ch2" value="0.0" />
  <parameter name="use_ch13" value="false" />
  <parameter name="enable_usr_sim" value="0" />
  <parameter name="thmin_ch9" value="0.0" />
  <parameter name="thmin_ch8" value="0.0" />
  <parameter name="thmin_ch7" value="0.0" />
  <parameter name="seq_order_slot_50" value="30" />
  <parameter name="thmin_ch6" value="0.0" />
  <parameter name="seq_order_slot_52" value="30" />
  <parameter name="seq_order_slot_51" value="30" />
  <parameter name="seq_order_slot_54" value="30" />
  <parameter name="seq_order_slot_53" value="30" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_modular_adc_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_control.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/altera_modular_adc/top/altera_modular_adc_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/altera_modular_adc/control/altera_modular_adc_control_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/altera_modular_adc/sequencer/altera_modular_adc_sequencer_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ADC" as="modular_adc_0" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 11 starting:altera_modular_adc "submodules/ADC_modular_adc_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_modular_adc_control</b> "<b>submodules/altera_modular_adc_control</b>"]]></message>
   <message level="Debug" culprit="modular_adc_0"><![CDATA["<b>modular_adc_0</b>" reuses <b>altera_modular_adc_sequencer</b> "<b>submodules/altera_modular_adc_sequencer</b>"]]></message>
   <message level="Info" culprit="modular_adc_0"><![CDATA["<b>ADC</b>" instantiated <b>altera_modular_adc</b> "<b>modular_adc_0</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 20 starting:altera_modular_adc_control "submodules/altera_modular_adc_control"</message>
   <message level="Info" culprit="control_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_control</b> "<b>control_internal</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 19 starting:altera_modular_adc_sequencer "submodules/altera_modular_adc_sequencer"</message>
   <message level="Info" culprit="sequencer_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_sequencer</b> "<b>sequencer_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:21.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {16};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {master_0_master_translator} {SYNC_RESET} {0};add_instance {modular_adc_0_sequencer_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READ} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {83};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {81};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {80};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {79};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {78};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {75};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {72};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {15};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {84};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {master_0_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {master_0_master_agent} {ST_DATA_W} {102};set_instance_parameter_value {master_0_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {master_0_master_agent} {ID} {0};set_instance_parameter_value {master_0_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {modular_adc_0_sequencer_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ST_DATA_W} {102};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ID} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ECC_ENABLE} {0};add_instance {modular_adc_0_sequencer_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {18};set_instance_parameter_value {router} {PKT_PROTECTION_H} {74};set_instance_parameter_value {router} {PKT_PROTECTION_L} {72};set_instance_parameter_value {router} {PKT_DEST_ID_H} {70};set_instance_parameter_value {router} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {84};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {102};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {102};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {mm_bridge_0_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_ST_DATA_W} {102};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {80};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {79};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {81};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {83};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_ST_DATA_W} {84};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_0_m0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {80};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {79};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {81};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {83};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_ST_DATA_W} {84};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_ST_DATA_W} {102};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {master_0_master_translator.avalon_universal_master_0} {master_0_master_agent.av} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/master_0_master_agent.rp} {qsys_mm.response};add_connection {modular_adc_0_sequencer_csr_agent.m0} {modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {modular_adc_0_sequencer_csr_agent.m0/modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {modular_adc_0_sequencer_csr_agent.m0/modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {modular_adc_0_sequencer_csr_agent.m0/modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {modular_adc_0_sequencer_csr_agent.rf_source} {modular_adc_0_sequencer_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {modular_adc_0_sequencer_csr_agent_rsp_fifo.out} {modular_adc_0_sequencer_csr_agent.rf_sink} {avalon_streaming};add_connection {modular_adc_0_sequencer_csr_agent.rdata_fifo_src} {modular_adc_0_sequencer_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {modular_adc_0_sequencer_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/modular_adc_0_sequencer_csr_agent.cp} {qsys_mm.command};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {master_0_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {modular_adc_0_sequencer_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {modular_adc_0_sequencer_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_mux.src} {mm_bridge_0_m0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_rsp_width_adapter.src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_rsp_width_adapter.src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_cmd_width_adapter.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_cmd_width_adapter.src/cmd_demux.sink} {qsys_mm.command};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {master_0_master_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {modular_adc_0_sequencer_csr} {avalon} {master};set_interface_property {modular_adc_0_sequencer_csr} {EXPORT_OF} {modular_adc_0_sequencer_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.master_0.master} {0};set_module_assignment {interconnect_id.mm_bridge_0.m0} {1};set_module_assignment {interconnect_id.modular_adc_0.sequencer_csr} {0};(altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_ADDR_SIDEBAND_H=65,PKT_ADDR_SIDEBAND_L=65,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_CACHE_H=78,PKT_CACHE_L=75,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=66,PKT_DATA_SIDEBAND_L=66,PKT_DEST_ID_H=70,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=83,PKT_ORI_BURST_SIZE_L=81,PKT_PROTECTION_H=74,PKT_PROTECTION_L=72,PKT_QOS_H=68,PKT_QOS_L=68,PKT_RESPONSE_STATUS_H=80,PKT_RESPONSE_STATUS_L=79,PKT_SRC_ID_H=69,PKT_SRC_ID_L=69,PKT_THREAD_ID_H=71,PKT_THREAD_ID_L=71,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=84,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=96,PKT_CACHE_L=93,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=89,PKT_THREAD_ID_L=89,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=103,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=70,PKT_DEST_ID_L=70,PKT_PROTECTION_H=74,PKT_PROTECTION_L=72,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=84,TYPE_OF_TRANSACTION=both)(altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both)(altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both,both)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=77,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=80,IN_PKT_BURST_SIZE_L=78,IN_PKT_BURST_TYPE_H=82,IN_PKT_BURST_TYPE_L=81,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=101,IN_PKT_ORI_BURST_SIZE_L=99,IN_PKT_RESPONSE_STATUS_H=98,IN_PKT_RESPONSE_STATUS_L=97,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=102,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=62,OUT_PKT_BURST_SIZE_L=60,OUT_PKT_BURST_TYPE_H=64,OUT_PKT_BURST_TYPE_L=63,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=83,OUT_PKT_ORI_BURST_SIZE_L=81,OUT_PKT_RESPONSE_STATUS_H=80,OUT_PKT_RESPONSE_STATUS_L=79,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=84,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=83,IN_PKT_ORI_BURST_SIZE_L=81,IN_PKT_RESPONSE_STATUS_H=80,IN_PKT_RESPONSE_STATUS_L=79,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=84,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=101,OUT_PKT_ORI_BURST_SIZE_L=99,OUT_PKT_RESPONSE_STATUS_H=98,OUT_PKT_RESPONSE_STATUS_L=97,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=102,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon:21.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(avalon_streaming:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(reset:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)(clock:21.1:)"
   instancePathKey="ADC:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="21.1"
   name="ADC_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {16};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {master_0_master_translator} {SYNC_RESET} {0};add_instance {modular_adc_0_sequencer_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READ} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {83};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {81};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {80};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {79};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {78};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {75};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {72};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {15};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {84};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_H} {96};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_L} {93};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_H} {89};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_L} {89};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {master_0_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {master_0_master_agent} {ST_DATA_W} {102};set_instance_parameter_value {master_0_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {master_0_master_agent} {ID} {0};set_instance_parameter_value {master_0_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {modular_adc_0_sequencer_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_PROTECTION_H} {92};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_PROTECTION_L} {90};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DEST_ID_H} {88};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ST_DATA_W} {102};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ID} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent} {ECC_ENABLE} {0};add_instance {modular_adc_0_sequencer_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {103};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {modular_adc_0_sequencer_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {18};set_instance_parameter_value {router} {PKT_PROTECTION_H} {74};set_instance_parameter_value {router} {PKT_PROTECTION_L} {72};set_instance_parameter_value {router} {PKT_DEST_ID_H} {70};set_instance_parameter_value {router} {PKT_DEST_ID_L} {70};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {84};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {102};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {92};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {90};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {88};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {102};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {102};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {102};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {102};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {mm_bridge_0_m0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_ST_DATA_W} {102};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {80};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {79};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {81};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {83};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_ST_DATA_W} {84};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_bridge_0_m0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_0_m0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {80};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {79};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {81};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {83};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_ST_DATA_W} {84};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {98};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {97};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {99};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {101};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_ST_DATA_W} {102};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {mm_bridge_0_m0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {master_0_master_translator.avalon_universal_master_0} {master_0_master_agent.av} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/master_0_master_agent.rp} {qsys_mm.response};add_connection {modular_adc_0_sequencer_csr_agent.m0} {modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {modular_adc_0_sequencer_csr_agent.m0/modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {modular_adc_0_sequencer_csr_agent.m0/modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {modular_adc_0_sequencer_csr_agent.m0/modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {modular_adc_0_sequencer_csr_agent.rf_source} {modular_adc_0_sequencer_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {modular_adc_0_sequencer_csr_agent_rsp_fifo.out} {modular_adc_0_sequencer_csr_agent.rf_sink} {avalon_streaming};add_connection {modular_adc_0_sequencer_csr_agent.rdata_fifo_src} {modular_adc_0_sequencer_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {modular_adc_0_sequencer_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/modular_adc_0_sequencer_csr_agent.cp} {qsys_mm.command};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {master_0_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {modular_adc_0_sequencer_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {modular_adc_0_sequencer_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_mux.src} {mm_bridge_0_m0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_rsp_width_adapter.src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_rsp_width_adapter.src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_cmd_width_adapter.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_cmd_width_adapter.src/cmd_demux.sink} {qsys_mm.command};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {master_0_master_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {modular_adc_0_sequencer_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {modular_adc_0_sequencer_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {modular_adc_0_sequencer_csr} {avalon} {master};set_interface_property {modular_adc_0_sequencer_csr} {EXPORT_OF} {modular_adc_0_sequencer_csr_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.master_0.master} {0};set_module_assignment {interconnect_id.mm_bridge_0.m0} {1};set_module_assignment {interconnect_id.modular_adc_0.sequencer_csr} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ADC" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 12 starting:altera_mm_interconnect "submodules/ADC_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.008s/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.054s/0.084s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>22</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ADC_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ADC_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ADC_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ADC_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ADC_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ADC_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ADC_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ADC_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ADC_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ADC_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>ADC</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 18 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 16 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="modular_adc_0_sequencer_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>modular_adc_0_sequencer_csr_translator</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 15 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 13 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="modular_adc_0_sequencer_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>modular_adc_0_sequencer_csr_agent</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 27 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 11 starting:altera_merlin_router "submodules/ADC_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 10 starting:altera_merlin_router "submodules/ADC_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 9 starting:altera_merlin_router "submodules/ADC_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 8 starting:altera_merlin_demultiplexer "submodules/ADC_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 6 starting:altera_merlin_multiplexer "submodules/ADC_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 5 starting:altera_merlin_demultiplexer "submodules/ADC_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 4 starting:altera_merlin_multiplexer "submodules/ADC_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ADC">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mm_bridge_0_m0_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ADC">queue size: 0 starting:altera_avalon_st_adapter "submodules/ADC_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 0 starting:error_adapter "submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:21.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="ADC:.:rst_controller"
   kind="altera_reset_controller"
   version="21.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC" as="rst_controller" />
  <instantiator instantiator="ADC_master_0" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 30 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>ADC</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:21.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="ADC:.:master_0:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="21.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_master_0" as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 29 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="ADC:.:master_0:.:timing_adt"
   kind="timing_adapter"
   version="21.1"
   name="ADC_master_0_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_master_0" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 28 starting:timing_adapter "submodules/ADC_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:21.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="ADC:.:master_0:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="21.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_master_0" as="fifo" />
  <instantiator
     instantiator="ADC_mm_interconnect_0"
     as="modular_adc_0_sequencer_csr_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 27 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="ADC:.:master_0:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="21.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_master_0" as="b2p" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 26 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:21.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="ADC:.:master_0:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="21.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_master_0" as="p2b" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 25 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:21.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="ADC:.:master_0:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="21.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_master_0" as="transacto" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 24 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="ADC:.:master_0:.:b2p_adapter"
   kind="channel_adapter"
   version="21.1"
   name="ADC_master_0_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_master_0" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 23 starting:channel_adapter "submodules/ADC_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:21.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="ADC:.:master_0:.:p2b_adapter"
   kind="channel_adapter"
   version="21.1"
   name="ADC_master_0_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_master_0" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 22 starting:channel_adapter "submodules/ADC_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_modular_adc_control:21.1:analog_input_pin_mask=1,clkdiv=2,device_partname_fivechar_prefix=10M50,dual_adc_mode=false,enable_usr_sim=0,hard_pwd=0,is_this_first_or_second_adc=1,prescalar=0,reference_voltage_sim=49648,refsel=0,simfilename_ch0=,simfilename_ch1=,simfilename_ch10=,simfilename_ch11=,simfilename_ch12=,simfilename_ch13=,simfilename_ch14=,simfilename_ch15=,simfilename_ch16=,simfilename_ch2=,simfilename_ch3=,simfilename_ch4=,simfilename_ch5=,simfilename_ch6=,simfilename_ch7=,simfilename_ch8=,simfilename_ch9=,tsclkdiv=1,tsclksel=1"
   instancePathKey="ADC:.:modular_adc_0:.:control_internal"
   kind="altera_modular_adc_control"
   version="21.1"
   name="altera_modular_adc_control">
  <parameter name="is_this_first_or_second_adc" value="1" />
  <parameter name="device_partname_fivechar_prefix" value="10M50" />
  <parameter name="dual_adc_mode" value="false" />
  <parameter name="hard_pwd" value="0" />
  <parameter name="simfilename_ch6" value="" />
  <parameter name="simfilename_ch7" value="" />
  <parameter name="simfilename_ch8" value="" />
  <parameter name="simfilename_ch9" value="" />
  <parameter name="simfilename_ch2" value="" />
  <parameter name="simfilename_ch3" value="" />
  <parameter name="simfilename_ch4" value="" />
  <parameter name="simfilename_ch5" value="" />
  <parameter name="simfilename_ch0" value="" />
  <parameter name="simfilename_ch1" value="" />
  <parameter name="refsel" value="0" />
  <parameter name="prescalar" value="0" />
  <parameter name="tsclkdiv" value="1" />
  <parameter name="reference_voltage_sim" value="49648" />
  <parameter name="enable_usr_sim" value="0" />
  <parameter name="simfilename_ch15" value="" />
  <parameter name="simfilename_ch16" value="" />
  <parameter name="simfilename_ch13" value="" />
  <parameter name="simfilename_ch14" value="" />
  <parameter name="simfilename_ch11" value="" />
  <parameter name="simfilename_ch12" value="" />
  <parameter name="analog_input_pin_mask" value="1" />
  <parameter name="simfilename_ch10" value="" />
  <parameter name="clkdiv" value="2" />
  <parameter name="tsclksel" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_control.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_control.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/altera_modular_adc/control/altera_modular_adc_control_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_modular_adc_0" as="control_internal" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 20 starting:altera_modular_adc_control "submodules/altera_modular_adc_control"</message>
   <message level="Info" culprit="control_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_control</b> "<b>control_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_modular_adc_sequencer:21.1:CSD_LENGTH=1,CSD_SLOT_0=1,CSD_SLOT_0_ADC2=0,CSD_SLOT_1=0,CSD_SLOT_10=0,CSD_SLOT_10_ADC2=0,CSD_SLOT_11=0,CSD_SLOT_11_ADC2=0,CSD_SLOT_12=0,CSD_SLOT_12_ADC2=0,CSD_SLOT_13=0,CSD_SLOT_13_ADC2=0,CSD_SLOT_14=0,CSD_SLOT_14_ADC2=0,CSD_SLOT_15=0,CSD_SLOT_15_ADC2=0,CSD_SLOT_16=0,CSD_SLOT_16_ADC2=0,CSD_SLOT_17=0,CSD_SLOT_17_ADC2=0,CSD_SLOT_18=0,CSD_SLOT_18_ADC2=0,CSD_SLOT_19=0,CSD_SLOT_19_ADC2=0,CSD_SLOT_1_ADC2=0,CSD_SLOT_2=0,CSD_SLOT_20=0,CSD_SLOT_20_ADC2=0,CSD_SLOT_21=0,CSD_SLOT_21_ADC2=0,CSD_SLOT_22=0,CSD_SLOT_22_ADC2=0,CSD_SLOT_23=0,CSD_SLOT_23_ADC2=0,CSD_SLOT_24=0,CSD_SLOT_24_ADC2=0,CSD_SLOT_25=0,CSD_SLOT_25_ADC2=0,CSD_SLOT_26=0,CSD_SLOT_26_ADC2=0,CSD_SLOT_27=0,CSD_SLOT_27_ADC2=0,CSD_SLOT_28=0,CSD_SLOT_28_ADC2=0,CSD_SLOT_29=0,CSD_SLOT_29_ADC2=0,CSD_SLOT_2_ADC2=0,CSD_SLOT_3=0,CSD_SLOT_30=0,CSD_SLOT_30_ADC2=0,CSD_SLOT_31=0,CSD_SLOT_31_ADC2=0,CSD_SLOT_32=0,CSD_SLOT_32_ADC2=0,CSD_SLOT_33=0,CSD_SLOT_33_ADC2=0,CSD_SLOT_34=0,CSD_SLOT_34_ADC2=0,CSD_SLOT_35=0,CSD_SLOT_35_ADC2=0,CSD_SLOT_36=0,CSD_SLOT_36_ADC2=0,CSD_SLOT_37=0,CSD_SLOT_37_ADC2=0,CSD_SLOT_38=0,CSD_SLOT_38_ADC2=0,CSD_SLOT_39=0,CSD_SLOT_39_ADC2=0,CSD_SLOT_3_ADC2=0,CSD_SLOT_4=0,CSD_SLOT_40=0,CSD_SLOT_40_ADC2=0,CSD_SLOT_41=0,CSD_SLOT_41_ADC2=0,CSD_SLOT_42=0,CSD_SLOT_42_ADC2=0,CSD_SLOT_43=0,CSD_SLOT_43_ADC2=0,CSD_SLOT_44=0,CSD_SLOT_44_ADC2=0,CSD_SLOT_45=0,CSD_SLOT_45_ADC2=0,CSD_SLOT_46=0,CSD_SLOT_46_ADC2=0,CSD_SLOT_47=0,CSD_SLOT_47_ADC2=0,CSD_SLOT_48=0,CSD_SLOT_48_ADC2=0,CSD_SLOT_49=0,CSD_SLOT_49_ADC2=0,CSD_SLOT_4_ADC2=0,CSD_SLOT_5=0,CSD_SLOT_50=0,CSD_SLOT_50_ADC2=0,CSD_SLOT_51=0,CSD_SLOT_51_ADC2=0,CSD_SLOT_52=0,CSD_SLOT_52_ADC2=0,CSD_SLOT_53=0,CSD_SLOT_53_ADC2=0,CSD_SLOT_54=0,CSD_SLOT_54_ADC2=0,CSD_SLOT_55=0,CSD_SLOT_55_ADC2=0,CSD_SLOT_56=0,CSD_SLOT_56_ADC2=0,CSD_SLOT_57=0,CSD_SLOT_57_ADC2=0,CSD_SLOT_58=0,CSD_SLOT_58_ADC2=0,CSD_SLOT_59=0,CSD_SLOT_59_ADC2=0,CSD_SLOT_5_ADC2=0,CSD_SLOT_6=0,CSD_SLOT_60=0,CSD_SLOT_60_ADC2=0,CSD_SLOT_61=0,CSD_SLOT_61_ADC2=0,CSD_SLOT_62=0,CSD_SLOT_62_ADC2=0,CSD_SLOT_63=0,CSD_SLOT_63_ADC2=0,CSD_SLOT_6_ADC2=0,CSD_SLOT_7=0,CSD_SLOT_7_ADC2=0,CSD_SLOT_8=0,CSD_SLOT_8_ADC2=0,CSD_SLOT_9=0,CSD_SLOT_9_ADC2=0,DUAL_ADC_MODE=false"
   instancePathKey="ADC:.:modular_adc_0:.:sequencer_internal"
   kind="altera_modular_adc_sequencer"
   version="21.1"
   name="altera_modular_adc_sequencer">
  <parameter name="CSD_SLOT_52_ADC2" value="0" />
  <parameter name="CSD_SLOT_19_ADC2" value="0" />
  <parameter name="CSD_SLOT_2_ADC2" value="0" />
  <parameter name="CSD_SLOT_61" value="0" />
  <parameter name="CSD_SLOT_60" value="0" />
  <parameter name="CSD_SLOT_63" value="0" />
  <parameter name="CSD_SLOT_62" value="0" />
  <parameter name="CSD_SLOT_21_ADC2" value="0" />
  <parameter name="CSD_SLOT_49_ADC2" value="0" />
  <parameter name="CSD_SLOT_35_ADC2" value="0" />
  <parameter name="CSD_SLOT_51_ADC2" value="0" />
  <parameter name="CSD_SLOT_1_ADC2" value="0" />
  <parameter name="CSD_SLOT_58" value="0" />
  <parameter name="CSD_SLOT_57" value="0" />
  <parameter name="CSD_SLOT_59" value="0" />
  <parameter name="CSD_SLOT_54" value="0" />
  <parameter name="CSD_SLOT_53" value="0" />
  <parameter name="CSD_SLOT_56" value="0" />
  <parameter name="CSD_SLOT_55" value="0" />
  <parameter name="CSD_SLOT_50" value="0" />
  <parameter name="CSD_SLOT_52" value="0" />
  <parameter name="CSD_SLOT_51" value="0" />
  <parameter name="CSD_SLOT_22_ADC2" value="0" />
  <parameter name="CSD_SLOT_33_ADC2" value="0" />
  <parameter name="CSD_SLOT_36_ADC2" value="0" />
  <parameter name="CSD_SLOT_17_ADC2" value="0" />
  <parameter name="CSD_SLOT_55_ADC2" value="0" />
  <parameter name="CSD_SLOT_16_ADC2" value="0" />
  <parameter name="CSD_SLOT_10_ADC2" value="0" />
  <parameter name="CSD_SLOT_32_ADC2" value="0" />
  <parameter name="CSD_SLOT_54_ADC2" value="0" />
  <parameter name="CSD_SLOT_38_ADC2" value="0" />
  <parameter name="CSD_SLOT_4" value="0" />
  <parameter name="CSD_SLOT_3_ADC2" value="0" />
  <parameter name="CSD_SLOT_5" value="0" />
  <parameter name="CSD_SLOT_2" value="0" />
  <parameter name="CSD_SLOT_0_ADC2" value="0" />
  <parameter name="CSD_SLOT_3" value="0" />
  <parameter name="CSD_SLOT_6_ADC2" value="0" />
  <parameter name="CSD_SLOT_20_ADC2" value="0" />
  <parameter name="CSD_SLOT_0" value="1" />
  <parameter name="CSD_SLOT_1" value="0" />
  <parameter name="CSD_SLOT_48_ADC2" value="0" />
  <parameter name="CSD_SLOT_23_ADC2" value="0" />
  <parameter name="CSD_SLOT_42_ADC2" value="0" />
  <parameter name="CSD_SLOT_45_ADC2" value="0" />
  <parameter name="CSD_SLOT_26_ADC2" value="0" />
  <parameter name="CSD_SLOT_29_ADC2" value="0" />
  <parameter name="DUAL_ADC_MODE" value="false" />
  <parameter name="CSD_SLOT_9_ADC2" value="0" />
  <parameter name="CSD_SLOT_29" value="0" />
  <parameter name="CSD_SLOT_58_ADC2" value="0" />
  <parameter name="CSD_SLOT_28" value="0" />
  <parameter name="CSD_SLOT_25" value="0" />
  <parameter name="CSD_SLOT_24" value="0" />
  <parameter name="CSD_SLOT_44_ADC2" value="0" />
  <parameter name="CSD_SLOT_27" value="0" />
  <parameter name="CSD_SLOT_27_ADC2" value="0" />
  <parameter name="CSD_SLOT_26" value="0" />
  <parameter name="CSD_SLOT_21" value="0" />
  <parameter name="CSD_SLOT_20" value="0" />
  <parameter name="CSD_SLOT_23" value="0" />
  <parameter name="CSD_SLOT_22" value="0" />
  <parameter name="CSD_SLOT_61_ADC2" value="0" />
  <parameter name="CSD_SLOT_13_ADC2" value="0" />
  <parameter name="CSD_SLOT_8_ADC2" value="0" />
  <parameter name="CSD_SLOT_43_ADC2" value="0" />
  <parameter name="CSD_SLOT_7_ADC2" value="0" />
  <parameter name="CSD_SLOT_12_ADC2" value="0" />
  <parameter name="CSD_SLOT_57_ADC2" value="0" />
  <parameter name="CSD_SLOT_8" value="0" />
  <parameter name="CSD_SLOT_9" value="0" />
  <parameter name="CSD_SLOT_6" value="0" />
  <parameter name="CSD_SLOT_7" value="0" />
  <parameter name="CSD_SLOT_18" value="0" />
  <parameter name="CSD_SLOT_17" value="0" />
  <parameter name="CSD_SLOT_19" value="0" />
  <parameter name="CSD_SLOT_14" value="0" />
  <parameter name="CSD_SLOT_13" value="0" />
  <parameter name="CSD_SLOT_16" value="0" />
  <parameter name="CSD_SLOT_15" value="0" />
  <parameter name="CSD_SLOT_10" value="0" />
  <parameter name="CSD_SLOT_12" value="0" />
  <parameter name="CSD_SLOT_11" value="0" />
  <parameter name="CSD_SLOT_28_ADC2" value="0" />
  <parameter name="CSD_SLOT_14_ADC2" value="0" />
  <parameter name="CSD_SLOT_39_ADC2" value="0" />
  <parameter name="CSD_SLOT_11_ADC2" value="0" />
  <parameter name="CSD_SLOT_60_ADC2" value="0" />
  <parameter name="CSD_SLOT_30_ADC2" value="0" />
  <parameter name="CSD_SLOT_25_ADC2" value="0" />
  <parameter name="CSD_SLOT_41_ADC2" value="0" />
  <parameter name="CSD_SLOT_47" value="0" />
  <parameter name="CSD_SLOT_46" value="0" />
  <parameter name="CSD_SLOT_47_ADC2" value="0" />
  <parameter name="CSD_SLOT_49" value="0" />
  <parameter name="CSD_SLOT_48" value="0" />
  <parameter name="CSD_SLOT_43" value="0" />
  <parameter name="CSD_SLOT_63_ADC2" value="0" />
  <parameter name="CSD_SLOT_42" value="0" />
  <parameter name="CSD_SLOT_45" value="0" />
  <parameter name="CSD_SLOT_44" value="0" />
  <parameter name="CSD_SLOT_24_ADC2" value="0" />
  <parameter name="CSD_SLOT_41" value="0" />
  <parameter name="CSD_SLOT_40" value="0" />
  <parameter name="CSD_SLOT_5_ADC2" value="0" />
  <parameter name="CSD_SLOT_46_ADC2" value="0" />
  <parameter name="CSD_SLOT_50_ADC2" value="0" />
  <parameter name="CSD_SLOT_40_ADC2" value="0" />
  <parameter name="CSD_SLOT_15_ADC2" value="0" />
  <parameter name="CSD_SLOT_4_ADC2" value="0" />
  <parameter name="CSD_SLOT_62_ADC2" value="0" />
  <parameter name="CSD_SLOT_39" value="0" />
  <parameter name="CSD_SLOT_37_ADC2" value="0" />
  <parameter name="CSD_SLOT_34_ADC2" value="0" />
  <parameter name="CSD_SLOT_36" value="0" />
  <parameter name="CSD_SLOT_31_ADC2" value="0" />
  <parameter name="CSD_SLOT_35" value="0" />
  <parameter name="CSD_SLOT_38" value="0" />
  <parameter name="CSD_SLOT_37" value="0" />
  <parameter name="CSD_SLOT_32" value="0" />
  <parameter name="CSD_SLOT_31" value="0" />
  <parameter name="CSD_SLOT_34" value="0" />
  <parameter name="CSD_SLOT_33" value="0" />
  <parameter name="CSD_SLOT_18_ADC2" value="0" />
  <parameter name="CSD_SLOT_30" value="0" />
  <parameter name="CSD_SLOT_53_ADC2" value="0" />
  <parameter name="CSD_SLOT_56_ADC2" value="0" />
  <parameter name="CSD_LENGTH" value="1" />
  <parameter name="CSD_SLOT_59_ADC2" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/altera_modular_adc/sequencer/altera_modular_adc_sequencer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_modular_adc_0" as="sequencer_internal" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 19 starting:altera_modular_adc_sequencer "submodules/altera_modular_adc_sequencer"</message>
   <message level="Info" culprit="sequencer_internal"><![CDATA["<b>modular_adc_0</b>" instantiated <b>altera_modular_adc_sequencer</b> "<b>sequencer_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="ADC:.:mm_interconnect_0:.:mm_bridge_0_m0_translator"
   kind="altera_merlin_master_translator"
   version="21.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ADC_mm_interconnect_0"
     as="mm_bridge_0_m0_translator,master_0_master_translator" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 18 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:21.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="ADC:.:mm_interconnect_0:.:modular_adc_0_sequencer_csr_translator"
   kind="altera_merlin_slave_translator"
   version="21.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ADC_mm_interconnect_0"
     as="modular_adc_0_sequencer_csr_translator" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 16 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="modular_adc_0_sequencer_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>modular_adc_0_sequencer_csr_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:21.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;modular_adc_0_sequencer_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000008&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_ADDR_SIDEBAND_H=65,PKT_ADDR_SIDEBAND_L=65,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_CACHE_H=78,PKT_CACHE_L=75,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=66,PKT_DATA_SIDEBAND_L=66,PKT_DEST_ID_H=70,PKT_DEST_ID_L=70,PKT_ORI_BURST_SIZE_H=83,PKT_ORI_BURST_SIZE_L=81,PKT_PROTECTION_H=74,PKT_PROTECTION_L=72,PKT_QOS_H=68,PKT_QOS_L=68,PKT_RESPONSE_STATUS_H=80,PKT_RESPONSE_STATUS_L=79,PKT_SRC_ID_H=69,PKT_SRC_ID_L=69,PKT_THREAD_ID_H=71,PKT_THREAD_ID_L=71,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=84,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="ADC:.:mm_interconnect_0:.:mm_bridge_0_m0_agent"
   kind="altera_merlin_master_agent"
   version="21.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ADC_mm_interconnect_0"
     as="mm_bridge_0_m0_agent,master_0_master_agent" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 15 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:21.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=101,PKT_ORI_BURST_SIZE_L=99,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_RESPONSE_STATUS_H=98,PKT_RESPONSE_STATUS_L=97,PKT_SRC_ID_H=87,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=102,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="ADC:.:mm_interconnect_0:.:modular_adc_0_sequencer_csr_agent"
   kind="altera_merlin_slave_agent"
   version="21.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ADC_mm_interconnect_0"
     as="modular_adc_0_sequencer_csr_agent" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 13 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="modular_adc_0_sequencer_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>modular_adc_0_sequencer_csr_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=70,PKT_DEST_ID_L=70,PKT_PROTECTION_H=74,PKT_PROTECTION_L=72,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=84,TYPE_OF_TRANSACTION=both"
   instancePathKey="ADC:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="21.1"
   name="ADC_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x8:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="70" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="70" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="84" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="74" />
  <parameter name="END_ADDRESS" value="0x8" />
  <parameter name="PKT_PROTECTION_L" value="72" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 11 starting:altera_merlin_router "submodules/ADC_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both"
   instancePathKey="ADC:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="21.1"
   name="ADC_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x8:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="88" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="92" />
  <parameter name="END_ADDRESS" value="0x8" />
  <parameter name="PKT_PROTECTION_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 10 starting:altera_merlin_router "submodules/ADC_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:21.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=88,PKT_DEST_ID_L=88,PKT_PROTECTION_H=92,PKT_PROTECTION_L=90,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=102,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="ADC:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="21.1"
   name="ADC_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="88" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="92" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="90" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 9 starting:altera_merlin_router "submodules/ADC_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1"
   instancePathKey="ADC:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="ADC_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_mm_interconnect_0" as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 8 starting:altera_merlin_demultiplexer "submodules/ADC_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0"
   instancePathKey="ADC:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="ADC_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 6 starting:altera_merlin_multiplexer "submodules/ADC_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:21.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=102,VALID_WIDTH=1"
   instancePathKey="ADC:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="21.1"
   name="ADC_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_mm_interconnect_0" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 5 starting:altera_merlin_demultiplexer "submodules/ADC_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:21.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=102,USE_EXTERNAL_ARB=0"
   instancePathKey="ADC:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="21.1"
   name="ADC_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="102" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ADC_mm_interconnect_0" as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 4 starting:altera_merlin_multiplexer "submodules/ADC_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:21.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=77,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=80,IN_PKT_BURST_SIZE_L=78,IN_PKT_BURST_TYPE_H=82,IN_PKT_BURST_TYPE_L=81,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=101,IN_PKT_ORI_BURST_SIZE_L=99,IN_PKT_RESPONSE_STATUS_H=98,IN_PKT_RESPONSE_STATUS_L=97,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=102,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=62,OUT_PKT_BURST_SIZE_L=60,OUT_PKT_BURST_TYPE_H=64,OUT_PKT_BURST_TYPE_L=63,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=83,OUT_PKT_ORI_BURST_SIZE_L=81,OUT_PKT_RESPONSE_STATUS_H=80,OUT_PKT_RESPONSE_STATUS_L=79,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=84,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2"
   instancePathKey="ADC:.:mm_interconnect_0:.:mm_bridge_0_m0_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="21.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="83" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="81" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="101" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(83:81) response_status(80:79) cache(78:75) protection(74:72) thread_id(71) dest_id(70) src_id(69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(101:99) response_status(98:97) cache(96:93) protection(92:90) thread_id(89) dest_id(88) src_id(87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="99" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ADC_mm_interconnect_0"
     as="mm_bridge_0_m0_rsp_width_adapter,mm_bridge_0_m0_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>mm_bridge_0_m0_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:21.1:AUTO_DEVICE=10M50DAF484C6GES,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:21.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:21.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:21.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:21.1:)(clock:21.1:)(reset:21.1:)"
   instancePathKey="ADC:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="21.1"
   name="ADC_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C6GES" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ADC_mm_interconnect_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 0 starting:altera_avalon_st_adapter "submodules/ADC_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ADC">queue size: 0 starting:error_adapter "submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:21.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="ADC:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="21.1"
   name="ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/dinca/Documents/FPGA_Coursera_Course/Capstone/FPGA_Capstone_Building_FPGA_Projects_Course/week2/ADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/21.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ADC_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="ADC">queue size: 0 starting:error_adapter "submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
