Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 11 01:16:58 2022
| Host         : NGHIA running 64-bit major release  (build 9200)
| Command      : report_methodology -file fifo_methodology_drc_routed.rpt -pb fifo_methodology_drc_routed.pb -rpx fifo_methodology_drc_routed.rpx
| Design       : fifo
| Device       : xcku5p-ffvb676-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 21
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 21         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Data_In[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Data_In[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Data_In[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Data_In[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Data_In[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Data_In[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on Data_In[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on Data_In[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on Read relative to clock(s) Clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on Reset relative to clock(s) Clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on Write relative to clock(s) Clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on Data_Out[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Data_Out[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Data_Out[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Data_Out[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Data_Out[4] relative to clock(s) Clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Data_Out[5] relative to clock(s) Clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Data_Out[6] relative to clock(s) Clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Data_Out[7] relative to clock(s) Clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Empty relative to clock(s) Clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Full relative to clock(s) Clk
Related violations: <none>


