Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Aug  8 17:04:11 2025
| Host         : voidknight-XPS-13-7390 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i2cmaster_timing_summary_routed.rpt -pb i2cmaster_timing_summary_routed.pb -rpx i2cmaster_timing_summary_routed.rpx -warn_on_violation
| Design       : i2cmaster
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (46)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (46)
-------------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   90          inf        0.000                      0                   90           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvsr[9]
                            (input port)
  Destination:            count_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.915ns  (logic 1.895ns (21.250%)  route 7.021ns (78.750%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  dvsr[9] (IN)
                         net (fo=0)                   0.000     0.000    dvsr[9]
    W4                   IBUF (Prop_ibuf_I_O)         0.873     0.873 r  dvsr_IBUF[9]_inst/O
                         net (fo=12, routed)          1.913     2.785    dvsr_IBUF[9]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.105     2.890 r  FSM_sequential_state[4]_i_25/O
                         net (fo=3, routed)           0.502     3.392    FSM_sequential_state[4]_i_25_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.497 r  FSM_sequential_state[4]_i_23/O
                         net (fo=2, routed)           0.600     4.097    FSM_sequential_state[4]_i_23_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.105     4.202 r  FSM_sequential_state[4]_i_16/O
                         net (fo=1, routed)           0.000     4.202    FSM_sequential_state[4]_i_16_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.518 f  FSM_sequential_state_reg[4]_i_7/CO[3]
                         net (fo=5, routed)           2.135     6.654    state_next0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.778 r  count[9]_i_5/O
                         net (fo=9, routed)           1.870     8.648    count[9]_i_5_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.267     8.915 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.915    count[9]_i_1_n_0
    SLICE_X49Y21         FDCE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvsr[9]
                            (input port)
  Destination:            count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.868ns  (logic 1.895ns (21.363%)  route 6.974ns (78.637%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  dvsr[9] (IN)
                         net (fo=0)                   0.000     0.000    dvsr[9]
    W4                   IBUF (Prop_ibuf_I_O)         0.873     0.873 r  dvsr_IBUF[9]_inst/O
                         net (fo=12, routed)          1.913     2.785    dvsr_IBUF[9]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.105     2.890 r  FSM_sequential_state[4]_i_25/O
                         net (fo=3, routed)           0.502     3.392    FSM_sequential_state[4]_i_25_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.497 r  FSM_sequential_state[4]_i_23/O
                         net (fo=2, routed)           0.600     4.097    FSM_sequential_state[4]_i_23_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.105     4.202 r  FSM_sequential_state[4]_i_16/O
                         net (fo=1, routed)           0.000     4.202    FSM_sequential_state[4]_i_16_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.518 f  FSM_sequential_state_reg[4]_i_7/CO[3]
                         net (fo=5, routed)           2.135     6.654    state_next0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.778 r  count[9]_i_5/O
                         net (fo=9, routed)           1.823     8.601    count[9]_i_5_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.267     8.868 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.868    count[6]_i_1_n_0
    SLICE_X49Y21         FDCE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvsr[9]
                            (input port)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.735ns  (logic 1.895ns (21.689%)  route 6.841ns (78.312%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  dvsr[9] (IN)
                         net (fo=0)                   0.000     0.000    dvsr[9]
    W4                   IBUF (Prop_ibuf_I_O)         0.873     0.873 r  dvsr_IBUF[9]_inst/O
                         net (fo=12, routed)          1.913     2.785    dvsr_IBUF[9]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.105     2.890 r  FSM_sequential_state[4]_i_25/O
                         net (fo=3, routed)           0.502     3.392    FSM_sequential_state[4]_i_25_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.497 r  FSM_sequential_state[4]_i_23/O
                         net (fo=2, routed)           0.600     4.097    FSM_sequential_state[4]_i_23_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.105     4.202 r  FSM_sequential_state[4]_i_16/O
                         net (fo=1, routed)           0.000     4.202    FSM_sequential_state[4]_i_16_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.518 f  FSM_sequential_state_reg[4]_i_7/CO[3]
                         net (fo=5, routed)           2.135     6.654    state_next0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.778 r  count[9]_i_5/O
                         net (fo=9, routed)           1.690     8.468    count[9]_i_5_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I3_O)        0.267     8.735 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.735    count[7]_i_1_n_0
    SLICE_X47Y21         FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvsr[9]
                            (input port)
  Destination:            count_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 1.895ns (21.698%)  route 6.837ns (78.302%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  dvsr[9] (IN)
                         net (fo=0)                   0.000     0.000    dvsr[9]
    W4                   IBUF (Prop_ibuf_I_O)         0.873     0.873 r  dvsr_IBUF[9]_inst/O
                         net (fo=12, routed)          1.913     2.785    dvsr_IBUF[9]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.105     2.890 r  FSM_sequential_state[4]_i_25/O
                         net (fo=3, routed)           0.502     3.392    FSM_sequential_state[4]_i_25_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.497 r  FSM_sequential_state[4]_i_23/O
                         net (fo=2, routed)           0.600     4.097    FSM_sequential_state[4]_i_23_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.105     4.202 r  FSM_sequential_state[4]_i_16/O
                         net (fo=1, routed)           0.000     4.202    FSM_sequential_state[4]_i_16_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.518 f  FSM_sequential_state_reg[4]_i_7/CO[3]
                         net (fo=5, routed)           2.135     6.654    state_next0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.778 r  count[9]_i_5/O
                         net (fo=9, routed)           1.686     8.464    count[9]_i_5_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I3_O)        0.267     8.731 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.731    count[8]_i_1_n_0
    SLICE_X49Y21         FDCE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvsr[4]
                            (input port)
  Destination:            write_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.615ns  (logic 1.618ns (18.782%)  route 6.997ns (81.218%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  dvsr[4] (IN)
                         net (fo=0)                   0.000     0.000    dvsr[4]
    U5                   IBUF (Prop_ibuf_I_O)         0.882     0.882 r  dvsr_IBUF[4]_inst/O
                         net (fo=6, routed)           1.544     2.426    dvsr_IBUF[4]
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.105     2.531 r  FSM_sequential_state[4]_i_20/O
                         net (fo=12, routed)          1.191     3.722    FSM_sequential_state[4]_i_20_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.105     3.827 r  FSM_sequential_state[4]_i_12/O
                         net (fo=1, routed)           0.000     3.827    FSM_sequential_state[4]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.143 r  FSM_sequential_state_reg[4]_i_3/CO[3]
                         net (fo=15, routed)          2.479     6.622    state_next01_out
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.105     6.727 r  write_reg[8]_i_7/O
                         net (fo=1, routed)           0.711     7.438    write_reg[8]_i_7_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  write_reg[8]_i_1/O
                         net (fo=9, routed)           1.072     8.615    write_next
    SLICE_X0Y21          FDCE                                         r  write_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvsr[4]
                            (input port)
  Destination:            write_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.615ns  (logic 1.618ns (18.782%)  route 6.997ns (81.218%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  dvsr[4] (IN)
                         net (fo=0)                   0.000     0.000    dvsr[4]
    U5                   IBUF (Prop_ibuf_I_O)         0.882     0.882 r  dvsr_IBUF[4]_inst/O
                         net (fo=6, routed)           1.544     2.426    dvsr_IBUF[4]
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.105     2.531 r  FSM_sequential_state[4]_i_20/O
                         net (fo=12, routed)          1.191     3.722    FSM_sequential_state[4]_i_20_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.105     3.827 r  FSM_sequential_state[4]_i_12/O
                         net (fo=1, routed)           0.000     3.827    FSM_sequential_state[4]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.143 r  FSM_sequential_state_reg[4]_i_3/CO[3]
                         net (fo=15, routed)          2.479     6.622    state_next01_out
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.105     6.727 r  write_reg[8]_i_7/O
                         net (fo=1, routed)           0.711     7.438    write_reg[8]_i_7_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  write_reg[8]_i_1/O
                         net (fo=9, routed)           1.072     8.615    write_next
    SLICE_X0Y21          FDCE                                         r  write_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvsr[9]
                            (input port)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 1.895ns (22.028%)  route 6.706ns (77.972%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  dvsr[9] (IN)
                         net (fo=0)                   0.000     0.000    dvsr[9]
    W4                   IBUF (Prop_ibuf_I_O)         0.873     0.873 r  dvsr_IBUF[9]_inst/O
                         net (fo=12, routed)          1.913     2.785    dvsr_IBUF[9]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.105     2.890 r  FSM_sequential_state[4]_i_25/O
                         net (fo=3, routed)           0.502     3.392    FSM_sequential_state[4]_i_25_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.497 r  FSM_sequential_state[4]_i_23/O
                         net (fo=2, routed)           0.600     4.097    FSM_sequential_state[4]_i_23_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.105     4.202 r  FSM_sequential_state[4]_i_16/O
                         net (fo=1, routed)           0.000     4.202    FSM_sequential_state[4]_i_16_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.518 f  FSM_sequential_state_reg[4]_i_7/CO[3]
                         net (fo=5, routed)           2.135     6.654    state_next0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.778 r  count[9]_i_5/O
                         net (fo=9, routed)           1.556     8.333    count[9]_i_5_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I3_O)        0.267     8.600 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.600    count[4]_i_1_n_0
    SLICE_X46Y22         FDCE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvsr[9]
                            (input port)
  Destination:            count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 1.895ns (22.044%)  route 6.700ns (77.956%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  dvsr[9] (IN)
                         net (fo=0)                   0.000     0.000    dvsr[9]
    W4                   IBUF (Prop_ibuf_I_O)         0.873     0.873 r  dvsr_IBUF[9]_inst/O
                         net (fo=12, routed)          1.913     2.785    dvsr_IBUF[9]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.105     2.890 r  FSM_sequential_state[4]_i_25/O
                         net (fo=3, routed)           0.502     3.392    FSM_sequential_state[4]_i_25_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.497 r  FSM_sequential_state[4]_i_23/O
                         net (fo=2, routed)           0.600     4.097    FSM_sequential_state[4]_i_23_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.105     4.202 r  FSM_sequential_state[4]_i_16/O
                         net (fo=1, routed)           0.000     4.202    FSM_sequential_state[4]_i_16_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.518 f  FSM_sequential_state_reg[4]_i_7/CO[3]
                         net (fo=5, routed)           2.135     6.654    state_next0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.778 r  count[9]_i_5/O
                         net (fo=9, routed)           1.550     8.327    count[9]_i_5_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.267     8.594 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     8.594    count[5]_i_1_n_0
    SLICE_X47Y22         FDCE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvsr[4]
                            (input port)
  Destination:            write_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.593ns  (logic 1.618ns (18.831%)  route 6.975ns (81.169%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  dvsr[4] (IN)
                         net (fo=0)                   0.000     0.000    dvsr[4]
    U5                   IBUF (Prop_ibuf_I_O)         0.882     0.882 r  dvsr_IBUF[4]_inst/O
                         net (fo=6, routed)           1.544     2.426    dvsr_IBUF[4]
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.105     2.531 r  FSM_sequential_state[4]_i_20/O
                         net (fo=12, routed)          1.191     3.722    FSM_sequential_state[4]_i_20_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I5_O)        0.105     3.827 r  FSM_sequential_state[4]_i_12/O
                         net (fo=1, routed)           0.000     3.827    FSM_sequential_state[4]_i_12_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.143 r  FSM_sequential_state_reg[4]_i_3/CO[3]
                         net (fo=15, routed)          2.479     6.622    state_next01_out
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.105     6.727 r  write_reg[8]_i_7/O
                         net (fo=1, routed)           0.711     7.438    write_reg[8]_i_7_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I5_O)        0.105     7.543 r  write_reg[8]_i_1/O
                         net (fo=9, routed)           1.049     8.593    write_next
    SLICE_X0Y19          FDCE                                         r  write_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvsr[9]
                            (input port)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.556ns  (logic 1.895ns (22.142%)  route 6.662ns (77.858%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  dvsr[9] (IN)
                         net (fo=0)                   0.000     0.000    dvsr[9]
    W4                   IBUF (Prop_ibuf_I_O)         0.873     0.873 r  dvsr_IBUF[9]_inst/O
                         net (fo=12, routed)          1.913     2.785    dvsr_IBUF[9]
    SLICE_X49Y22         LUT2 (Prop_lut2_I0_O)        0.105     2.890 r  FSM_sequential_state[4]_i_25/O
                         net (fo=3, routed)           0.502     3.392    FSM_sequential_state[4]_i_25_n_0
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.105     3.497 r  FSM_sequential_state[4]_i_23/O
                         net (fo=2, routed)           0.600     4.097    FSM_sequential_state[4]_i_23_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I0_O)        0.105     4.202 r  FSM_sequential_state[4]_i_16/O
                         net (fo=1, routed)           0.000     4.202    FSM_sequential_state[4]_i_16_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.518 f  FSM_sequential_state_reg[4]_i_7/CO[3]
                         net (fo=5, routed)           2.135     6.654    state_next0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     6.778 r  count[9]_i_5/O
                         net (fo=9, routed)           1.511     8.289    count[9]_i_5_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.267     8.556 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.556    count[1]_i_1_n_0
    SLICE_X46Y21         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            write_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.727%)  route 0.136ns (42.273%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE                         0.000     0.000 r  write_reg_reg[7]/C
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  write_reg_reg[7]/Q
                         net (fo=1, routed)           0.136     0.277    in19[8]
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.045     0.322 r  write_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     0.322    write_reg[8]_i_2_n_0
    SLICE_X1Y21          FDCE                                         r  write_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.226ns (67.485%)  route 0.109ns (32.515%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE                         0.000     0.000 r  bit_reg_reg[4]/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  bit_reg_reg[4]/Q
                         net (fo=8, routed)           0.109     0.237    bit_reg[4]
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.098     0.335 r  bit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.335    bit_reg[0]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  bit_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[5]/Q
                         net (fo=6, routed)           0.167     0.308    count[5]
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.353    count[5]_i_1_n_0
    SLICE_X47Y22         FDCE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.161%)  route 0.178ns (48.839%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  count_reg[7]/Q
                         net (fo=6, routed)           0.178     0.319    count[7]
    SLICE_X47Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.364    count[7]_i_1_n_0
    SLICE_X47Y21         FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readbyte_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            readbyte_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.554%)  route 0.189ns (50.446%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE                         0.000     0.000 r  readbyte_reg_reg/C
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  readbyte_reg_reg/Q
                         net (fo=4, routed)           0.189     0.330    readbyte_reg
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.045     0.375 r  readbyte_reg_i_1/O
                         net (fo=1, routed)           0.000     0.375    readbyte_reg_i_1_n_0
    SLICE_X4Y22          FDCE                                         r  readbyte_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.951%)  route 0.194ns (51.049%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE                         0.000     0.000 r  bit_reg_reg[3]/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_reg_reg[3]/Q
                         net (fo=8, routed)           0.194     0.335    bit_reg[3]
    SLICE_X3Y23          LUT5 (Prop_lut5_I1_O)        0.045     0.380 r  bit_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.380    bit_reg[3]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  bit_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  count_reg[1]/Q
                         net (fo=9, routed)           0.174     0.338    count[1]
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.383    count[1]_i_1_n_0
    SLICE_X46Y21         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.192ns (49.745%)  route 0.194ns (50.255%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE                         0.000     0.000 r  bit_reg_reg[3]/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_reg_reg[3]/Q
                         net (fo=8, routed)           0.194     0.335    bit_reg[3]
    SLICE_X3Y23          LUT5 (Prop_lut5_I3_O)        0.051     0.386 r  bit_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.386    bit_reg[4]_i_2_n_0
    SLICE_X3Y23          FDCE                                         r  bit_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.209ns (53.658%)  route 0.181ns (46.342%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDCE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X46Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  count_reg[3]/Q
                         net (fo=10, routed)          0.181     0.345    count[3]
    SLICE_X46Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.390 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.390    count[3]_i_1_n_0
    SLICE_X46Y21         FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bit_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.184ns (46.779%)  route 0.209ns (53.221%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE                         0.000     0.000 r  bit_reg_reg[0]/C
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bit_reg_reg[0]/Q
                         net (fo=9, routed)           0.209     0.350    bit_reg[0]
    SLICE_X3Y23          LUT3 (Prop_lut3_I1_O)        0.043     0.393 r  bit_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.393    bit_reg[2]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  bit_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------





