
*** Running vivado
    with args -log S_box_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source S_box_wrapper.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source S_box_wrapper.tcl -notrace
Command: link_design -top S_box_wrapper -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/constrs_1/new/tim.xdc]
Finished Parsing XDC File [C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.srcs/constrs_1/new/tim.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 613.508 ; gain = 373.301
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.700 . Memory (MB): peak = 625.289 ; gain = 11.781
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15336175f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1220.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15336175f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1220.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15336175f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1220.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15336175f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1220.508 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15336175f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1220.508 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1220.508 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15336175f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1220.508 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15336175f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1220.508 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1220.508 ; gain = 607.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.runs/impl_2/S_box_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file S_box_wrapper_drc_opted.rpt -pb S_box_wrapper_drc_opted.pb -rpx S_box_wrapper_drc_opted.rpx
Command: report_drc -file S_box_wrapper_drc_opted.rpt -pb S_box_wrapper_drc_opted.pb -rpx S_box_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.runs/impl_2/S_box_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1220.508 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: db067dbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1220.508 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1220.508 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13b2ade92

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1220.508 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 183dd6b27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1220.508 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 183dd6b27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1220.508 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 183dd6b27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1220.508 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f51a512d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1220.508 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f51a512d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1220.508 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14d71544d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.508 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 133b889f1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.508 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14a9a0a49

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.508 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 96be9d86

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.508 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 96be9d86

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.508 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 96be9d86

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.508 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 96be9d86

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1220.508 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: aad7a779

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: aad7a779

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.031 ; gain = 38.523
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.586. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b276375b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.031 ; gain = 38.523
Phase 4.1 Post Commit Optimization | Checksum: 1b276375b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.031 ; gain = 38.523

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b276375b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.031 ; gain = 38.523

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b276375b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.031 ; gain = 38.523

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2445dc2cd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.031 ; gain = 38.523
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2445dc2cd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.031 ; gain = 38.523
Ending Placer Task | Checksum: 16182baa1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.031 ; gain = 38.523
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1259.031 ; gain = 38.523
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1259.031 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.runs/impl_2/S_box_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file S_box_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1259.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file S_box_wrapper_utilization_placed.rpt -pb S_box_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1259.031 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file S_box_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1259.031 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 867c3ce2 ConstDB: 0 ShapeSum: db067dbf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 143d7e1a9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:57 . Memory (MB): peak = 1487.363 ; gain = 228.332
Post Restoration Checksum: NetGraph: da27efd6 NumContArr: 69aff1d3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 143d7e1a9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:57 . Memory (MB): peak = 1487.363 ; gain = 228.332

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 143d7e1a9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:57 . Memory (MB): peak = 1487.363 ; gain = 228.332

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 143d7e1a9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:57 . Memory (MB): peak = 1487.363 ; gain = 228.332
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b361ed96

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1520.531 ; gain = 261.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.690  | TNS=0.000  | WHS=-0.103 | THS=-18.982|

Phase 2 Router Initialization | Checksum: 72203e9b

Time (s): cpu = 00:01:08 ; elapsed = 00:00:59 . Memory (MB): peak = 1520.531 ; gain = 261.500

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 140363a50

Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 1520.531 ; gain = 261.500

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10fadda81

Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 1520.531 ; gain = 261.500
Phase 4 Rip-up And Reroute | Checksum: 10fadda81

Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 1520.531 ; gain = 261.500

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10fadda81

Time (s): cpu = 00:01:09 ; elapsed = 00:00:59 . Memory (MB): peak = 1520.531 ; gain = 261.500

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10fadda81

Time (s): cpu = 00:01:09 ; elapsed = 00:01:00 . Memory (MB): peak = 1520.531 ; gain = 261.500
Phase 5 Delay and Skew Optimization | Checksum: 10fadda81

Time (s): cpu = 00:01:09 ; elapsed = 00:01:00 . Memory (MB): peak = 1520.531 ; gain = 261.500

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 118eb9b3f

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1520.531 ; gain = 261.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.270  | TNS=0.000  | WHS=0.213  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 118eb9b3f

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1520.531 ; gain = 261.500
Phase 6 Post Hold Fix | Checksum: 118eb9b3f

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1520.531 ; gain = 261.500

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.245369 %
  Global Horizontal Routing Utilization  = 0.501124 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1464786fe

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1520.531 ; gain = 261.500

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1464786fe

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1520.531 ; gain = 261.500

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1501c9ed0

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1520.531 ; gain = 261.500

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.270  | TNS=0.000  | WHS=0.213  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1501c9ed0

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1520.531 ; gain = 261.500
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1520.531 ; gain = 261.500

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 1520.531 ; gain = 261.500
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.240 . Memory (MB): peak = 1520.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.runs/impl_2/S_box_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file S_box_wrapper_drc_routed.rpt -pb S_box_wrapper_drc_routed.pb -rpx S_box_wrapper_drc_routed.rpx
Command: report_drc -file S_box_wrapper_drc_routed.rpt -pb S_box_wrapper_drc_routed.pb -rpx S_box_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.runs/impl_2/S_box_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file S_box_wrapper_methodology_drc_routed.rpt -pb S_box_wrapper_methodology_drc_routed.pb -rpx S_box_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file S_box_wrapper_methodology_drc_routed.rpt -pb S_box_wrapper_methodology_drc_routed.pb -rpx S_box_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/uttej/Desktop/VivadoProjs/learn_hw/AES_algorithm/AES_algorithm.runs/impl_2/S_box_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file S_box_wrapper_power_routed.rpt -pb S_box_wrapper_power_summary_routed.pb -rpx S_box_wrapper_power_routed.rpx
Command: report_power -file S_box_wrapper_power_routed.rpt -pb S_box_wrapper_power_summary_routed.pb -rpx S_box_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file S_box_wrapper_route_status.rpt -pb S_box_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file S_box_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx S_box_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file S_box_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file S_box_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 18:32:20 2019...
