verilog work ../a_igual_b.v
