

================================================================
== Vivado HLS Report for 'Block_codeRepl1_proc'
================================================================
* Date:           Thu Apr  4 22:36:56 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        latcher
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.97|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      12|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      51|
|Register         |        -|      -|      37|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      37|      63|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1_io              |    and   |      0|  0|   2|           1|           1|
    |ap_condition_66                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_97                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op10_write_state1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op16_read_state1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  12|           6|           6|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done                        |   9|          2|    1|          2|
    |ap_sig_ioackin_out_V_V_TREADY  |   9|          2|    1|          2|
    |in_V_V_TDATA_blk_n             |   9|          2|    1|          2|
    |out_V_V_TDATA_blk_n            |   9|          2|    1|          2|
    |state                          |  15|          3|    2|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  51|         11|    6|         14|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   1|   0|    1|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_reg_ioackin_out_V_V_TREADY  |   1|   0|    1|          0|
    |state                          |   2|   0|    2|          0|
    |tmp_V                          |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |  37|   0|   37|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Block_codeRepl1_proc | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Block_codeRepl1_proc | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Block_codeRepl1_proc | return value |
|ap_done         | out |    1| ap_ctrl_hs | Block_codeRepl1_proc | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Block_codeRepl1_proc | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Block_codeRepl1_proc | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Block_codeRepl1_proc | return value |
|latch_V         |  in |    1|   ap_none  |        latch_V       |    scalar    |
|in_V_V_TDATA    |  in |   32|    axis    |        in_V_V        |    pointer   |
|in_V_V_TVALID   |  in |    1|    axis    |        in_V_V        |    pointer   |
|in_V_V_TREADY   | out |    1|    axis    |        in_V_V        |    pointer   |
|out_V_V_TDATA   | out |   32|    axis    |        out_V_V       |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |        out_V_V       |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |        out_V_V       |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

