// Seed: 3741475361
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2 = 1'h0;
  assign id_2 = (1'b0);
  assign id_1 = id_2;
  type_5(
      1'b0, 1, id_1, 1
  );
  assign id_1 = 1;
  tri id_3;
  assign id_3 = id_3[1 : 1];
endmodule
