

================================================================
== Vitis HLS Report for 'Linear_layer_ds1_Pipeline_l_bias_i16_l_j15'
================================================================
* Date:           Sun Sep  3 07:20:28 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36872|    36872|  0.369 ms|  0.369 ms|  36872|  36872|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_bias_i16_l_j15  |    36870|    36870|         8|          1|          1|  36864|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1097|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     676|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     676|   1297|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln1150_fu_447_p2      |         +|   0|  0|   32|          25|           6|
    |add_ln1159_fu_488_p2      |         +|   0|  0|   39|          32|           6|
    |add_ln1170_fu_561_p2      |         +|   0|  0|    8|           8|           8|
    |add_ln336_1_fu_191_p2     |         +|   0|  0|   23|          16|           1|
    |add_ln336_fu_203_p2       |         +|   0|  0|   13|           4|           1|
    |add_ln337_fu_231_p2       |         +|   0|  0|   12|          12|           1|
    |add_ln344_fu_283_p2       |         +|   0|  0|   16|          16|          16|
    |lsb_index_fu_380_p2       |         +|   0|  0|   39|          32|           6|
    |m_3_fu_522_p2             |         +|   0|  0|   71|          64|          64|
    |v203_fu_302_p2            |         +|   0|  0|   32|          25|          25|
    |sub_ln1145_fu_362_p2      |         -|   0|  0|   39|           5|          32|
    |sub_ln1148_fu_401_p2      |         -|   0|  0|   13|           5|           5|
    |sub_ln1165_fu_556_p2      |         -|   0|  0|    8|           4|           8|
    |sub_ln344_fu_270_p2       |         -|   0|  0|   16|          16|          16|
    |tmp_V_fu_321_p2           |         -|   0|  0|   32|           1|          25|
    |a_fu_427_p2               |       and|   0|  0|    2|           1|           1|
    |and_ln1150_fu_459_p2      |       and|   0|  0|    2|           1|           1|
    |p_Result_35_fu_416_p2     |       and|   0|  0|   25|          25|          25|
    |icmp_ln1136_fu_316_p2     |      icmp|   0|  0|   15|          25|           1|
    |icmp_ln1147_fu_395_p2     |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1148_fu_421_p2     |      icmp|   0|  0|   15|          25|           1|
    |icmp_ln1159_fu_479_p2     |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln336_fu_185_p2      |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln337_fu_209_p2      |      icmp|   0|  0|   12|          12|          12|
    |lshr_ln1148_fu_410_p2     |      lshr|   0|  0|   71|           2|          25|
    |lshr_ln1159_fu_497_p2     |      lshr|   0|  0|  182|          64|          64|
    |or_ln1150_fu_465_p2       |        or|   0|  0|    2|           1|           1|
    |m_2_fu_512_p3             |    select|   0|  0|   64|           1|          64|
    |select_ln1144_fu_549_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln336_1_fu_223_p3  |    select|   0|  0|    4|           1|           4|
    |select_ln336_fu_215_p3    |    select|   0|  0|   12|           1|           1|
    |tmp_V_2_fu_326_p3         |    select|   0|  0|   25|           1|          25|
    |v204_fu_594_p3            |    select|   0|  0|   32|           1|           1|
    |shl_ln1160_fu_506_p2      |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln1150_fu_441_p2      |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1097|         572|         539|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i16_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_j15_load               |   9|          2|   12|         24|
    |i16_fu_120                              |   9|          2|    4|          8|
    |indvar_flatten20_fu_124                 |   9|          2|   16|         32|
    |j15_fu_116                              |   9|          2|   12|         24|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   66|        132|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i16_fu_120                        |   4|   0|    4|          0|
    |icmp_ln1136_reg_666               |   1|   0|    1|          0|
    |icmp_ln1159_reg_709               |   1|   0|    1|          0|
    |indvar_flatten20_fu_124           |  16|   0|   16|          0|
    |j15_fu_116                        |  12|   0|   12|          0|
    |l_reg_678                         |  32|   0|   32|          0|
    |l_reg_678_pp0_iter4_reg           |  32|   0|   32|          0|
    |m_4_reg_714                       |  63|   0|   63|          0|
    |or_ln_reg_704                     |   1|   0|    2|          1|
    |p_Result_37_reg_719               |   1|   0|    1|          0|
    |p_Result_39_reg_660               |   1|   0|    1|          0|
    |select_ln336_1_reg_632            |   4|   0|    4|          0|
    |select_ln336_reg_626              |  12|   0|   12|          0|
    |sub_ln1145_reg_683                |  32|   0|   32|          0|
    |sub_ln1145_reg_683_pp0_iter4_reg  |  32|   0|   32|          0|
    |tmp_V_2_reg_671                   |  25|   0|   25|          0|
    |tmp_V_2_reg_671_pp0_iter4_reg     |  25|   0|   25|          0|
    |trunc_ln1144_reg_699              |   8|   0|    8|          0|
    |trunc_ln1145_reg_689              |  25|   0|   25|          0|
    |trunc_ln1148_reg_694              |   5|   0|    5|          0|
    |v203_reg_653                      |  25|   0|   25|          0|
    |v204_reg_724                      |  32|   0|   32|          0|
    |zext_ln344_2_reg_638              |  16|   0|   64|         48|
    |icmp_ln1136_reg_666               |  64|  32|    1|          0|
    |p_Result_39_reg_660               |  64|  32|    1|          0|
    |trunc_ln1144_reg_699              |  64|  32|    8|          0|
    |zext_ln344_2_reg_638              |  64|  32|   64|         48|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 676| 128|  543|         97|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_bias_i16_l_j15|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_bias_i16_l_j15|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_bias_i16_l_j15|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_bias_i16_l_j15|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_bias_i16_l_j15|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1_Pipeline_l_bias_i16_l_j15|  return value|
|v179_address0     |  out|   16|   ap_memory|                                        v179|         array|
|v179_ce0          |  out|    1|   ap_memory|                                        v179|         array|
|v179_we0          |  out|    1|   ap_memory|                                        v179|         array|
|v179_d0           |  out|   32|   ap_memory|                                        v179|         array|
|outp1_V_address0  |  out|   16|   ap_memory|                                     outp1_V|         array|
|outp1_V_ce0       |  out|    1|   ap_memory|                                     outp1_V|         array|
|outp1_V_q0        |   in|   24|   ap_memory|                                     outp1_V|         array|
|v252_address0     |  out|   12|   ap_memory|                                        v252|         array|
|v252_ce0          |  out|    1|   ap_memory|                                        v252|         array|
|v252_q0           |   in|   24|   ap_memory|                                        v252|         array|
+------------------+-----+-----+------------+--------------------------------------------+--------------+

