# Reading pref.tcl
# do {D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbench/testbench.mdo}
# Loading project testbench
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:57:08 on Oct 15,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbench/packageshiftMux.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package packageshiftMux
# End time: 16:57:09 on Oct 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:57:09 on Oct 15,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbench/rotationLR.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rotationLR
# -- Compiling architecture rotationLR0 of rotationLR
# End time: 16:57:09 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:57:09 on Oct 15,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbench/rotationRL.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rotationRL
# -- Compiling architecture rotationRL0 of rotationRL
# End time: 16:57:09 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:57:09 on Oct 15,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbench/shiftLR.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shiftLR
# -- Compiling architecture shiftLR0 of shiftLR
# End time: 16:57:09 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:57:09 on Oct 15,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbench/shiftRL.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity shiftRL
# -- Compiling architecture shiftRL0 of shiftRL
# End time: 16:57:09 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:57:10 on Oct 15,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbench/shiftMux.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package packageshiftMux
# -- Compiling entity mux00
# -- Compiling architecture mux0 of mux00
# End time: 16:57:10 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 16:57:10 on Oct 15,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbench/testbenchShiftMux.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbenchShiftMux
# -- Compiling architecture testbenchShiftMux0 of testbenchShiftMux
# End time: 16:57:10 on Oct 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 testbenchShiftMux 
# Start time: 16:57:10 on Oct 15,2021
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbenchshiftmux(testbenchshiftmux0)
# Loading work.packageshiftmux
# Loading work.mux00(mux0)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.shiftrl(shiftrl0)
# Loading work.shiftlr(shiftlr0)
# Loading work.rotationrl(rotationrl0)
# Loading work.rotationlr(rotationlr0)
# .main_pane.wave.interior.cs.body.pw.wf
# A bookmark named "bookmark0" has been added for window "Wave"
# End time: 17:32:57 on Oct 15,2021, Elapsed time: 0:35:47
# Errors: 0, Warnings: 10
