#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Sep 23 19:32:23 2015
# Process ID: 2488
# Log file: C:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.runs/impl_1/top.vdi
# Journal file: C:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_sys_inst/mb_system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_microblaze_0_0/mb_system_microblaze_0_0.xdc] for cell 'mb_sys_inst/mb_system_i/microblaze_0/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_sys_inst/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_dlmb_v10_0/mb_system_dlmb_v10_0.xdc] for cell 'mb_sys_inst/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_sys_inst/mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_ilmb_v10_0/mb_system_ilmb_v10_0.xdc] for cell 'mb_sys_inst/mb_system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_1_100M_0/mb_system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_1_100M_0/mb_system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_1_100M_0/mb_system_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_sys_inst/mb_system_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_rst_clk_wiz_1_100M_0/mb_system_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_sys_inst/mb_system_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_axi_gpio_0_0/mb_system_axi_gpio_0_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_leds/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_axi_gpio_0_0/mb_system_axi_gpio_0_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_leds/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_axi_gpio_0_0/mb_system_axi_gpio_0_0.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_leds/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_axi_gpio_0_0/mb_system_axi_gpio_0_0.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_leds/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_leds_0/mb_system_gpio_leds_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_s_switches/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_leds_0/mb_system_gpio_leds_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_s_switches/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_leds_0/mb_system_gpio_leds_0.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_s_switches/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_leds_0/mb_system_gpio_leds_0.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_s_switches/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_0/mb_system_gpio_s_switches_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_u/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_0/mb_system_gpio_s_switches_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_u/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_0/mb_system_gpio_s_switches_0.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_u/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_0/mb_system_gpio_s_switches_0.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_u/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_leds_1/mb_system_gpio_leds_1_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_leds_1/mb_system_gpio_leds_1_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_leds_1/mb_system_gpio_leds_1.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_leds_1/mb_system_gpio_leds_1.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_7seg_hex_out/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_7seg_0/mb_system_gpio_7seg_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_7seg_sel/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_7seg_0/mb_system_gpio_7seg_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_7seg_sel/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_7seg_0/mb_system_gpio_7seg_0.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_7seg_sel/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_7seg_0/mb_system_gpio_7seg_0.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_7seg_sel/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_1/mb_system_gpio_s_switches_1_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vgs_vs/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_1/mb_system_gpio_s_switches_1_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vgs_vs/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_1/mb_system_gpio_s_switches_1.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vgs_vs/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_1/mb_system_gpio_s_switches_1.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vgs_vs/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_2/mb_system_gpio_s_switches_2_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vga_colour_out/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_2/mb_system_gpio_s_switches_2_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vga_colour_out/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_2/mb_system_gpio_s_switches_2.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vga_colour_out/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_2/mb_system_gpio_s_switches_2.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vga_colour_out/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_3/mb_system_gpio_s_switches_3_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vga_hs/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_3/mb_system_gpio_s_switches_3_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vga_hs/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_3/mb_system_gpio_s_switches_3.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vga_hs/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_s_switches_3/mb_system_gpio_s_switches_3.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vga_hs/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_vga_hs_0/mb_system_gpio_vga_hs_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vga_region/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_vga_hs_0/mb_system_gpio_vga_hs_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vga_region/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_vga_hs_0/mb_system_gpio_vga_hs_0.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vga_region/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_vga_hs_0/mb_system_gpio_vga_hs_0.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_vga_region/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_p_btn_u_0/mb_system_gpio_p_btn_u_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_l/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_p_btn_u_0/mb_system_gpio_p_btn_u_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_l/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_p_btn_u_0/mb_system_gpio_p_btn_u_0.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_l/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_p_btn_u_0/mb_system_gpio_p_btn_u_0.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_l/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_p_btn_u_1/mb_system_gpio_p_btn_u_1_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_r/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_p_btn_u_1/mb_system_gpio_p_btn_u_1_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_r/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_p_btn_u_1/mb_system_gpio_p_btn_u_1.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_r/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_p_btn_u_1/mb_system_gpio_p_btn_u_1.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_r/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_p_btn_u_2/mb_system_gpio_p_btn_u_2_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_d/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_p_btn_u_2/mb_system_gpio_p_btn_u_2_board.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_d/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_p_btn_u_2/mb_system_gpio_p_btn_u_2.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_d/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_gpio_p_btn_u_2/mb_system_gpio_p_btn_u_2.xdc] for cell 'mb_sys_inst/mb_system_i/gpio_p_btn_d/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0_board.xdc] for cell 'mb_sys_inst/mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_sys_inst/mb_system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_axi_uartlite_0_0/mb_system_axi_uartlite_0_0.xdc] for cell 'mb_sys_inst/mb_system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_0_0/mb_system_mdm_0_0.xdc] for cell 'mb_sys_inst/mb_system_i/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_0_0/mb_system_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 975.555 ; gain = 483.434
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_mdm_0_0/mb_system_mdm_0_0.xdc] for cell 'mb_sys_inst/mb_system_i/mdm_0/U0'
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_axi_intc_0_0/mb_system_axi_intc_0_0.xdc] for cell 'mb_sys_inst/mb_system_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_axi_intc_0_0/mb_system_axi_intc_0_0.xdc] for cell 'mb_sys_inst/mb_system_i/axi_intc_0/U0'
Parsing XDC File [C:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/constrs_1/imports/sources_1/constraints.xdc]
Finished Parsing XDC File [C:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/constrs_1/imports/sources_1/constraints.xdc]
Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_axi_intc_0_0/mb_system_axi_intc_0_0_clocks.xdc] for cell 'mb_sys_inst/mb_system_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/bd/mb_system/ip/mb_system_axi_intc_0_0/mb_system_axi_intc_0_0_clocks.xdc] for cell 'mb_sys_inst/mb_system_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 976.520 ; gain = 774.660
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 976.520 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f77e97af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.780 . Memory (MB): peak = 981.730 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 477 cells.
Phase 2 Constant Propagation | Checksum: c09b0418

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 981.730 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/LO_2.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/ex_branch_with_delayslot_reg.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.Native.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/ex_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/use_Reg_Neg_S_reg.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/mem_is_multi_or_load_instr_reg.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_reg[29].
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/Carry_IN0_in.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/Performace_Debug_Control.dbg_stop_if_delay_i_reg.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_IN.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: mb_sys_inst/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/Carry_OUT.
INFO: [Opt 31-12] Eliminated 1717 unconnected nets.
INFO: [Opt 31-11] Eliminated 4632 unconnected cells.
Phase 3 Sweep | Checksum: 16a748ed6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 981.730 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 981.730 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16a748ed6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 981.730 ; gain = 0.000
Implement Debug Cores | Checksum: d44a1414
Logic Optimization | Checksum: d44a1414

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 16a748ed6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1030.992 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16a748ed6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.992 ; gain = 49.262
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.992 ; gain = 54.473
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1030.992 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.runs/impl_1/top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: aabfc142

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1030.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 517d8ae0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1030.992 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 517d8ae0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 517d8ae0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 8a981537

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1030.992 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1682420bc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 21cc72b9d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1030.992 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: 25427f5e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1030.992 ; gain = 0.000
Phase 2.2 Build Placer Netlist Model | Checksum: 25427f5e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 25427f5e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1030.992 ; gain = 0.000
Phase 2.3 Constrain Clocks/Macros | Checksum: 25427f5e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1030.992 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 25427f5e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 17fc841ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 17fc841ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1a591b72a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 240a45ed9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 240a45ed9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 16a15a01a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1f013f167

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 24c0b5a3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.992 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 24c0b5a3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 24c0b5a3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 24c0b5a3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.992 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 24c0b5a3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 24c0b5a3d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.992 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 24c0b5a3d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1c62d7c20

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1c62d7c20

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.953. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 187f66df8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.992 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 187f66df8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.992 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 187f66df8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 187f66df8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 187f66df8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 187f66df8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.992 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 187f66df8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.992 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: f8b4183b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.992 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: f8b4183b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.992 ; gain = 0.000
Ending Placer Task | Checksum: bc5ed200

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.992 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1030.992 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1030.992 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1030.992 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1030.992 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1030.992 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f3e3969d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1086.113 ; gain = 55.121

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f3e3969d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1088.723 ; gain = 57.730

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f3e3969d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1095.773 ; gain = 64.781
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1db25b7fd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1106.902 ; gain = 75.910
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.092  | TNS=0.000  | WHS=-0.190 | THS=-46.499|

Phase 2 Router Initialization | Checksum: 11015996d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1110.059 ; gain = 79.066

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1110724d5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1137.707 ; gain = 106.715

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 516
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 140408a98

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1137.707 ; gain = 106.715
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.739  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24bc1e66a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1137.707 ; gain = 106.715

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 6c844f91

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1137.707 ; gain = 106.715
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.739  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 54c26422

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1137.707 ; gain = 106.715
Phase 4 Rip-up And Reroute | Checksum: 54c26422

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1137.707 ; gain = 106.715

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 9ea82941

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1137.707 ; gain = 106.715
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.746  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 9ea82941

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1137.707 ; gain = 106.715

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9ea82941

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1137.707 ; gain = 106.715
Phase 5 Delay and Skew Optimization | Checksum: 9ea82941

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1137.707 ; gain = 106.715

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: ee40415c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1137.707 ; gain = 106.715
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.746  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 120e2e79b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1137.707 ; gain = 106.715

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.68899 %
  Global Horizontal Routing Utilization  = 1.83342 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 5bafc706

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1137.707 ; gain = 106.715

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 5bafc706

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1137.707 ; gain = 106.715

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 90b4b365

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1137.707 ; gain = 106.715

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.746  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 90b4b365

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1137.707 ; gain = 106.715
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1137.707 ; gain = 106.715

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1137.707 ; gain = 106.715
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.860 . Memory (MB): peak = 1137.707 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/s1301217/Desktop/ES3_Lab_Upgrade/Upgrade/Assessment_1_Calculator/es3_hw_assmnt_1/es3_hw_assmnt_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/cfde4cbb/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1455.203 ; gain = 317.496
INFO: [Common 17-206] Exiting Vivado at Wed Sep 23 19:34:31 2015...
