<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › spi › spi-bfin-sport.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>spi-bfin-sport.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SPI bus via the Blackfin SPORT peripheral</span>
<span class="cm"> *</span>
<span class="cm"> * Enter bugs at http://blackfin.uclinux.org/</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2009-2011 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>
<span class="cp">#include &lt;linux/workqueue.h&gt;</span>

<span class="cp">#include &lt;asm/portmux.h&gt;</span>
<span class="cp">#include &lt;asm/bfin5xx_spi.h&gt;</span>
<span class="cp">#include &lt;asm/blackfin.h&gt;</span>
<span class="cp">#include &lt;asm/bfin_sport.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;bfin-sport-spi&quot;</span>
<span class="cp">#define DRV_DESC	&quot;SPI bus via the Blackfin SPORT&quot;</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Cliff Cai&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="n">DRV_DESC</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:bfin-sport-spi&quot;</span><span class="p">);</span>

<span class="k">enum</span> <span class="n">bfin_sport_spi_state</span> <span class="p">{</span>
	<span class="n">START_STATE</span><span class="p">,</span>
	<span class="n">RUNNING_STATE</span><span class="p">,</span>
	<span class="n">DONE_STATE</span><span class="p">,</span>
	<span class="n">ERROR_STATE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">bfin_sport_transfer_ops</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">read</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">duplex</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="p">{</span>
	<span class="cm">/* Driver model hookup */</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>

	<span class="cm">/* SPI framework hookup */</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>

	<span class="cm">/* Regs base of SPI controller */</span>
	<span class="k">struct</span> <span class="n">sport_register</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err_irq</span><span class="p">;</span>

	<span class="cm">/* Pin request list */</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">pin_req</span><span class="p">;</span>

	<span class="cm">/* Driver message queue */</span>
	<span class="k">struct</span> <span class="n">workqueue_struct</span> <span class="o">*</span><span class="n">workqueue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">pump_messages</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">queue</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">busy</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">run</span><span class="p">;</span>

	<span class="cm">/* Message Transfer pump */</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span> <span class="n">pump_transfers</span><span class="p">;</span>

	<span class="cm">/* Current message transfer state info */</span>
	<span class="k">enum</span> <span class="n">bfin_sport_spi_state</span> <span class="n">state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">cur_msg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">cur_transfer</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_slave_data</span> <span class="o">*</span><span class="n">cur_chip</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="o">*</span><span class="n">tx</span><span class="p">;</span>
		<span class="n">u8</span> <span class="o">*</span><span class="n">tx8</span><span class="p">;</span>
		<span class="n">u16</span> <span class="o">*</span><span class="n">tx16</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">tx_end</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="o">*</span><span class="n">rx</span><span class="p">;</span>
		<span class="n">u8</span> <span class="o">*</span><span class="n">rx8</span><span class="p">;</span>
		<span class="n">u16</span> <span class="o">*</span><span class="n">rx16</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">rx_end</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">cs_change</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_sport_transfer_ops</span> <span class="o">*</span><span class="n">ops</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">bfin_sport_spi_slave_data</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">ctl_reg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">baud</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cs_chg_udelay</span><span class="p">;</span>	<span class="cm">/* Some devices require &gt; 255usec delay */</span>
	<span class="n">u32</span> <span class="n">cs_gpio</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">idle_tx_val</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_sport_transfer_ops</span> <span class="o">*</span><span class="n">ops</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bfin_write_or</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tcr1</span><span class="p">,</span> <span class="n">TSPEN</span><span class="p">);</span>
	<span class="n">bfin_write_or</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rcr1</span><span class="p">,</span> <span class="n">TSPEN</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bfin_write_and</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tcr1</span><span class="p">,</span> <span class="o">~</span><span class="n">TSPEN</span><span class="p">);</span>
	<span class="n">bfin_write_and</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rcr1</span><span class="p">,</span> <span class="o">~</span><span class="n">TSPEN</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* Caculate the SPI_BAUD register value based on input HZ */</span>
<span class="k">static</span> <span class="n">u16</span>
<span class="nf">bfin_sport_hz_to_spi_baud</span><span class="p">(</span><span class="n">u32</span> <span class="n">speed_hz</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u_long</span> <span class="n">clk</span><span class="p">,</span> <span class="n">sclk</span> <span class="o">=</span> <span class="n">get_sclk</span><span class="p">();</span>
	<span class="kt">int</span> <span class="n">div</span> <span class="o">=</span> <span class="p">(</span><span class="n">sclk</span> <span class="o">/</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">speed_hz</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">clk</span> <span class="o">=</span> <span class="n">sclk</span> <span class="o">/</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="p">(</span><span class="n">div</span> <span class="o">+</span> <span class="mi">1</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">&gt;</span> <span class="n">speed_hz</span><span class="p">)</span>
		<span class="n">div</span><span class="o">++</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Chip select operation functions for cs_change flag */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_cs_active</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">gpio_direction_output</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_cs_deactive</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">gpio_direction_output</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* Move delay here for consistency */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_chg_udelay</span><span class="p">)</span>
		<span class="n">udelay</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_chg_udelay</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_stat_poll_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">HZ</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RXNE</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">time_before</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_u8_writer</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">dummy</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">&lt;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tx16</span><span class="p">,</span> <span class="o">*</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx8</span><span class="o">++</span><span class="p">);</span>
		<span class="n">bfin_sport_spi_stat_poll_complete</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="n">dummy</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rx16</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_u8_reader</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">tx_val</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="o">-&gt;</span><span class="n">idle_tx_val</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">&lt;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tx16</span><span class="p">,</span> <span class="n">tx_val</span><span class="p">);</span>
		<span class="n">bfin_sport_spi_stat_poll_complete</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="o">*</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx8</span><span class="o">++</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rx16</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_u8_duplex</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">&lt;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tx16</span><span class="p">,</span> <span class="o">*</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx8</span><span class="o">++</span><span class="p">);</span>
		<span class="n">bfin_sport_spi_stat_poll_complete</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="o">*</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx8</span><span class="o">++</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rx16</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">bfin_sport_transfer_ops</span> <span class="n">bfin_sport_transfer_ops_u8</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">write</span>  <span class="o">=</span> <span class="n">bfin_sport_spi_u8_writer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>   <span class="o">=</span> <span class="n">bfin_sport_spi_u8_reader</span><span class="p">,</span>
	<span class="p">.</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">bfin_sport_spi_u8_duplex</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_u16_writer</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">dummy</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">&lt;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tx16</span><span class="p">,</span> <span class="o">*</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx16</span><span class="o">++</span><span class="p">);</span>
		<span class="n">bfin_sport_spi_stat_poll_complete</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="n">dummy</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rx16</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_u16_reader</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">tx_val</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="o">-&gt;</span><span class="n">idle_tx_val</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">&lt;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tx16</span><span class="p">,</span> <span class="n">tx_val</span><span class="p">);</span>
		<span class="n">bfin_sport_spi_stat_poll_complete</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="o">*</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx16</span><span class="o">++</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rx16</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_u16_duplex</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">&lt;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tx16</span><span class="p">,</span> <span class="o">*</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx16</span><span class="o">++</span><span class="p">);</span>
		<span class="n">bfin_sport_spi_stat_poll_complete</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="o">*</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx16</span><span class="o">++</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rx16</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">bfin_sport_transfer_ops</span> <span class="n">bfin_sport_transfer_ops_u16</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">write</span>  <span class="o">=</span> <span class="n">bfin_sport_spi_u16_writer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>   <span class="o">=</span> <span class="n">bfin_sport_spi_u16_reader</span><span class="p">,</span>
	<span class="p">.</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">bfin_sport_spi_u16_duplex</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* stop controller and re-config current chip */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_restore_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="p">;</span>

	<span class="n">bfin_sport_spi_disable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;restoring spi ctl state</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tcr1</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tclkdiv</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">baud</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rcr1</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">ITCLK</span> <span class="o">|</span> <span class="n">ITFS</span><span class="p">));</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="n">bfin_sport_spi_cs_active</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* test if there is more transfer to be done */</span>
<span class="k">static</span> <span class="k">enum</span> <span class="n">bfin_sport_spi_state</span>
<span class="nf">bfin_sport_spi_next_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">msg</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">trans</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span><span class="p">;</span>

	<span class="cm">/* Move to next transfer */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">transfer_list</span><span class="p">.</span><span class="n">next</span> <span class="o">!=</span> <span class="o">&amp;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span> <span class="o">=</span>
		    <span class="n">list_entry</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">transfer_list</span><span class="p">.</span><span class="n">next</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">spi_transfer</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">RUNNING_STATE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">DONE_STATE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * caller already set message-&gt;status;</span>
<span class="cm"> * dma and pio irqs are blocked give finished message back</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_giveback</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">msg</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">msg</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">START_STATE</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">queue_work</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">workqueue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_messages</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cs_change</span><span class="p">)</span>
		<span class="n">bfin_sport_spi_cs_deactive</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">)</span>
		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span>
<span class="nf">sport_err_handler</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s enter</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">TOVF</span> <span class="o">|</span> <span class="n">TUVF</span> <span class="o">|</span> <span class="n">ROVF</span> <span class="o">|</span> <span class="n">RUVF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
		<span class="n">SSYNC</span><span class="p">();</span>

		<span class="n">bfin_sport_spi_disable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;status error:%s%s%s%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">status</span> <span class="o">&amp;</span> <span class="n">TOVF</span> <span class="o">?</span> <span class="s">&quot; TOVF&quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">status</span> <span class="o">&amp;</span> <span class="n">TUVF</span> <span class="o">?</span> <span class="s">&quot; TUVF&quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">status</span> <span class="o">&amp;</span> <span class="n">ROVF</span> <span class="o">?</span> <span class="s">&quot; ROVF&quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">,</span>
			<span class="n">status</span> <span class="o">&amp;</span> <span class="n">RUVF</span> <span class="o">?</span> <span class="s">&quot; RUVF&quot;</span> <span class="o">:</span> <span class="s">&quot;&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_pump_transfers</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">message</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">transfer</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">previous</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bits_per_word</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tranf_success</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">transfer_speed</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">full_duplex</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Get current state information */</span>
	<span class="n">message</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">;</span>
	<span class="n">transfer</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span><span class="p">;</span>
	<span class="n">chip</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">speed_hz</span><span class="p">)</span>
		<span class="n">transfer_speed</span> <span class="o">=</span> <span class="n">bfin_sport_hz_to_spi_baud</span><span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">speed_hz</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">transfer_speed</span> <span class="o">=</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">baud</span><span class="p">;</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tclkdiv</span><span class="p">,</span> <span class="n">transfer_speed</span><span class="p">);</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * if msg is error or done, report it back using complete() callback</span>
<span class="cm">	 */</span>

	 <span class="cm">/* Handle for abort */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">ERROR_STATE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transfer: we&#39;ve hit an error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="n">bfin_sport_spi_giveback</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Handle end of message */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">DONE_STATE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transfer: all done!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">bfin_sport_spi_giveback</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Delay if requested at end of transfer */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">RUNNING_STATE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transfer: still running ...</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">previous</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">transfer_list</span><span class="p">.</span><span class="n">prev</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">spi_transfer</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">previous</span><span class="o">-&gt;</span><span class="n">delay_usecs</span><span class="p">)</span>
			<span class="n">udelay</span><span class="p">(</span><span class="n">previous</span><span class="o">-&gt;</span><span class="n">delay_usecs</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Move to next transfer of this msg */</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">bfin_sport_spi_next_transfer</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="cm">/* Schedule next transfer tasklet */</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_transfers</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">;</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">+</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tx_buf is %p, tx_end is %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">transfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">transfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">full_duplex</span> <span class="o">=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">;</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span> <span class="o">=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">+</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;rx_buf is %p, rx_end is %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">transfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cs_change</span> <span class="o">=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">cs_change</span><span class="p">;</span>

	<span class="cm">/* Bits per word setup */</span>
	<span class="n">bits_per_word</span> <span class="o">=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">?</span> <span class="o">:</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">?</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bits_per_word</span> <span class="o">%</span> <span class="mi">16</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bfin_sport_transfer_ops_u16</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bfin_sport_transfer_ops_u8</span><span class="p">;</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tcr2</span><span class="p">,</span> <span class="n">bits_per_word</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tfsdiv</span><span class="p">,</span> <span class="n">bits_per_word</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">bfin_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rcr2</span><span class="p">,</span> <span class="n">bits_per_word</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">RUNNING_STATE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cs_change</span><span class="p">)</span>
		<span class="n">bfin_sport_spi_cs_active</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;now pumping a transfer: width is %d, len is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">bits_per_word</span><span class="p">,</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>

	<span class="cm">/* PIO mode write then read */</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;doing IO transfer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">bfin_sport_spi_enable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">full_duplex</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* full duplex mode */</span>
		<span class="n">BUG_ON</span><span class="p">((</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span> <span class="o">-</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">)</span> <span class="o">!=</span>
		       <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span> <span class="o">-</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">));</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">duplex</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">!=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span><span class="p">)</span>
			<span class="n">tranf_success</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* write only half duplex */</span>

		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">!=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">tx_end</span><span class="p">)</span>
			<span class="n">tranf_success</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* read only half duplex */</span>

		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">!=</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">rx_end</span><span class="p">)</span>
			<span class="n">tranf_success</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">bfin_sport_spi_disable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tranf_success</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IO write error!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">ERROR_STATE</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Update total byte transfered */</span>
		<span class="n">message</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">transfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
		<span class="cm">/* Move to next transfer of this msg */</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">bfin_sport_spi_next_transfer</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cs_change</span><span class="p">)</span>
			<span class="n">bfin_sport_spi_cs_deactive</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Schedule next transfer tasklet */</span>
	<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_transfers</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* pop a msg from queue and kick off real transfer */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_pump_messages</span><span class="p">(</span><span class="k">struct</span> <span class="n">work_struct</span> <span class="o">*</span><span class="n">work</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">next_msg</span><span class="p">;</span>

	<span class="n">drv_data</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">work</span><span class="p">,</span> <span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span><span class="p">,</span> <span class="n">pump_messages</span><span class="p">);</span>

	<span class="cm">/* Lock queue and check for queue work */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">run</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* pumper kicked off but no work to do */</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Make sure we are not already running a message */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Extract head of queue */</span>
	<span class="n">next_msg</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">.</span><span class="n">next</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">spi_message</span><span class="p">,</span> <span class="n">queue</span><span class="p">);</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span> <span class="o">=</span> <span class="n">next_msg</span><span class="p">;</span>

	<span class="cm">/* Setup the SSP using the per chip configuration */</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span> <span class="o">=</span> <span class="n">spi_get_ctldata</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">);</span>

	<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>

	<span class="cm">/* Initialize message state */</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">START_STATE</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">.</span><span class="n">next</span><span class="p">,</span>
					    <span class="k">struct</span> <span class="n">spi_transfer</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">);</span>
	<span class="n">bfin_sport_spi_restore_state</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;got a message to pump, &quot;</span>
		<span class="s">&quot;state is set to: baud %d, cs_gpio %i, ctl 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="o">-&gt;</span><span class="n">baud</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span><span class="p">,</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;the first transfer len is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>

	<span class="cm">/* Mark as busy and launch transfers */</span>
	<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_transfers</span><span class="p">);</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * got a msg to transfer, queue it in drv_data-&gt;queue.</span>
<span class="cm"> * And kick off message pumper</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">bfin_sport_spi_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">msg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">run</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ESHUTDOWN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINPROGRESS</span><span class="p">;</span>
	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">START_STATE</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;adding an msg in transfer()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">run</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span><span class="p">)</span>
		<span class="n">queue_work</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">workqueue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_messages</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Called every time common spi devices change state */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">bfin_sport_spi_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="o">*</span><span class="n">first</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* Only alloc (or use chip_info) on first setup */</span>
	<span class="n">chip</span> <span class="o">=</span> <span class="n">spi_get_ctldata</span><span class="p">(</span><span class="n">spi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chip</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">bfin5xx_spi_chip</span> <span class="o">*</span><span class="n">chip_info</span><span class="p">;</span>

		<span class="n">chip</span> <span class="o">=</span> <span class="n">first</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">chip</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chip</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

		<span class="cm">/* platform chip_info isn&#39;t required */</span>
		<span class="n">chip_info</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">controller_data</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">chip_info</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * DITFS and TDTYPE are only thing we don&#39;t set, but</span>
<span class="cm">			 * they probably shouldn&#39;t be changed by people.</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">chip_info</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">||</span> <span class="n">chip_info</span><span class="o">-&gt;</span><span class="n">enable_dma</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;don&#39;t set ctl_reg/enable_dma fields&quot;</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_chg_udelay</span> <span class="o">=</span> <span class="n">chip_info</span><span class="o">-&gt;</span><span class="n">cs_chg_udelay</span><span class="p">;</span>
			<span class="n">chip</span><span class="o">-&gt;</span><span class="n">idle_tx_val</span> <span class="o">=</span> <span class="n">chip_info</span><span class="o">-&gt;</span><span class="n">idle_tx_val</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">%</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%d bits_per_word is not supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* translate common spi framework into our register</span>
<span class="cm">	 * following configure contents are same for tx and rx.</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPHA</span><span class="p">)</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TCKFE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">|=</span> <span class="n">TCKFE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_LSB_FIRST</span><span class="p">)</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">|=</span> <span class="n">TLSBIT</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TLSBIT</span><span class="p">;</span>

	<span class="cm">/* Sport in master mode */</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span> <span class="o">|=</span> <span class="n">ITCLK</span> <span class="o">|</span> <span class="n">ITFS</span> <span class="o">|</span> <span class="n">TFSR</span> <span class="o">|</span> <span class="n">LATFS</span> <span class="o">|</span> <span class="n">LTFS</span><span class="p">;</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">baud</span> <span class="o">=</span> <span class="n">bfin_sport_hz_to_spi_baud</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span><span class="p">);</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span><span class="p">,</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">modalias</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;setup spi chip %s, width is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">spi</span><span class="o">-&gt;</span><span class="n">modalias</span><span class="p">,</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ctl_reg is 0x%x, GPIO is %i</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ctl_reg</span><span class="p">,</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">);</span>

	<span class="n">spi_set_ctldata</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>

	<span class="n">bfin_sport_spi_cs_deactive</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

 <span class="nl">error:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">first</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * callback for spi framework.</span>
<span class="cm"> * clean driver specific data</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">bfin_sport_spi_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_slave_data</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">spi_get_ctldata</span><span class="p">(</span><span class="n">spi</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chip</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">gpio_free</span><span class="p">(</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">cs_gpio</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">bfin_sport_spi_init_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">run</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* init transfer tasklet */</span>
	<span class="n">tasklet_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_transfers</span><span class="p">,</span>
		     <span class="n">bfin_sport_spi_pump_transfers</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="cm">/* init messages workqueue */</span>
	<span class="n">INIT_WORK</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_messages</span><span class="p">,</span> <span class="n">bfin_sport_spi_pump_messages</span><span class="p">);</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">workqueue</span> <span class="o">=</span>
	    <span class="n">create_singlethread_workqueue</span><span class="p">(</span><span class="n">dev_name</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">workqueue</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">bfin_sport_spi_start_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">run</span> <span class="o">||</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">run</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_msg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_transfer</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">cur_chip</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">queue_work</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">workqueue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pump_messages</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">bfin_sport_spi_stop_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">limit</span> <span class="o">=</span> <span class="mi">500</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * This is a bit lame, but is optimized for the common execution path.</span>
<span class="cm">	 * A wait_queue on the drv_data-&gt;busy could be used, but then the common</span>
<span class="cm">	 * execution path (pump_messages) would be required to call wake_up or</span>
<span class="cm">	 * friends on every SPI message. Do this instead</span>
<span class="cm">	 */</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">run</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span> <span class="o">&amp;&amp;</span> <span class="n">limit</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)</span> <span class="o">||</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">busy</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">bfin_sport_spi_destroy_queue</span><span class="p">(</span><span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_sport_spi_stop_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">destroy_workqueue</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">workqueue</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span>
<span class="nf">bfin_sport_spi_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin5xx_spi_master</span> <span class="o">*</span><span class="n">platform_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">,</span> <span class="o">*</span><span class="n">ires</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">platform_info</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">;</span>

	<span class="cm">/* Allocate master with space for drv_data */</span>
	<span class="n">master</span> <span class="o">=</span> <span class="n">spi_alloc_master</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">master</span><span class="p">)</span> <span class="o">+</span> <span class="mi">16</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">master</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot alloc spi_master</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">drv_data</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">master</span> <span class="o">=</span> <span class="n">master</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pin_req</span> <span class="o">=</span> <span class="n">platform_info</span><span class="o">-&gt;</span><span class="n">pin_req</span><span class="p">;</span>

	<span class="n">master</span><span class="o">-&gt;</span><span class="n">mode_bits</span> <span class="o">=</span> <span class="n">SPI_CPOL</span> <span class="o">|</span> <span class="n">SPI_CPHA</span> <span class="o">|</span> <span class="n">SPI_LSB_FIRST</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">bus_num</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">num_chipselect</span> <span class="o">=</span> <span class="n">platform_info</span><span class="o">-&gt;</span><span class="n">num_chipselect</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">cleanup</span> <span class="o">=</span> <span class="n">bfin_sport_spi_cleanup</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">setup</span> <span class="o">=</span> <span class="n">bfin_sport_spi_setup</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">transfer</span> <span class="o">=</span> <span class="n">bfin_sport_spi_transfer</span><span class="p">;</span>

	<span class="cm">/* Find and map our resources */</span>
	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot get IORESOURCE_MEM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_error_get_res</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot map registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_error_ioremap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ires</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ires</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot get IORESOURCE_IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_error_get_ires</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">err_irq</span> <span class="o">=</span> <span class="n">ires</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>

	<span class="cm">/* Initial and start queue */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_sport_spi_init_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;problem initializing queue</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error_queue_alloc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_sport_spi_start_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;problem starting queue</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error_queue_alloc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">err_irq</span><span class="p">,</span> <span class="n">sport_err_handler</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="s">&quot;sport_spi_err&quot;</span><span class="p">,</span> <span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to request sport err irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">peripheral_request_list</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pin_req</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;requesting peripherals failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error_peripheral</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Register with the SPI framework */</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">drv_data</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">spi_register_master</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;problem registering spi master</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error_master</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s, regs_base@%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">DRV_DESC</span><span class="p">,</span> <span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">out_error_master:</span>
	<span class="n">peripheral_free_list</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pin_req</span><span class="p">);</span>
 <span class="nl">out_error_peripheral:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">err_irq</span><span class="p">,</span> <span class="n">drv_data</span><span class="p">);</span>
 <span class="nl">out_error_irq:</span>
 <span class="nl">out_error_queue_alloc:</span>
	<span class="n">bfin_sport_spi_destroy_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
 <span class="nl">out_error_get_ires:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
 <span class="nl">out_error_ioremap:</span>
 <span class="nl">out_error_get_res:</span>
	<span class="n">spi_master_put</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* stop hardware and remove the driver */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span>
<span class="nf">bfin_sport_spi_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drv_data</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Remove the queue */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_sport_spi_destroy_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">status</span><span class="p">;</span>

	<span class="cm">/* Disable the SSP at the peripheral and SOC level */</span>
	<span class="n">bfin_sport_spi_disable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="cm">/* Disconnect from the SPI framework */</span>
	<span class="n">spi_unregister_master</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>

	<span class="n">peripheral_free_list</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">pin_req</span><span class="p">);</span>

	<span class="cm">/* Prevent double remove */</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">bfin_sport_spi_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_sport_spi_stop_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">status</span><span class="p">;</span>

	<span class="cm">/* stop hardware */</span>
	<span class="n">bfin_sport_spi_disable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">bfin_sport_spi_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bfin_sport_spi_master_data</span> <span class="o">*</span><span class="n">drv_data</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="cm">/* Enable the SPI interface */</span>
	<span class="n">bfin_sport_spi_enable</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>

	<span class="cm">/* Start the queue running */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">bfin_sport_spi_start_queue</span><span class="p">(</span><span class="n">drv_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">drv_data</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;problem resuming queue</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp"># define bfin_sport_spi_suspend NULL</span>
<span class="cp"># define bfin_sport_spi_resume  NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">bfin_sport_spi_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>   <span class="o">=</span> <span class="n">bfin_sport_spi_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>  <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">bfin_sport_spi_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span> <span class="n">bfin_sport_spi_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>  <span class="o">=</span> <span class="n">bfin_sport_spi_resume</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">bfin_sport_spi_driver</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
