Interrupt
==========

1. AP (8-core A53) Interrupt processing: GIC (0x3100_0000)

2. RISC-V interrupt processing: PLIC (0x9000_0000)

.. table:: interrupt information

   +-----------+---------+----------------------+-----------------+
   | IP        | Comments| Chip Interrupt Signal| RV Interrupt ID |
   +===========+=========+======================+=================+
   | SYS_CTRL  | 0	 | reg_gp_intr0[0]      | 64              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[1]      | 65              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[2]      | 66              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[3]	| 67              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[4]	| 68              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[5]	| 69              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[6]	| 70              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[7]	| 71              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[8]	| 72              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[9]	| 73              |
   +-----------+---------+----------------------+-----------------+        
   | SYS_CTRL  | 0	 | reg_gp_intr0[10]	| 74              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[11]	| 75              |
   +-----------+---------+----------------------+-----------------+  
   | SYS_CTRL  | 0	 | reg_gp_intr0[12]	| 76              |
   +-----------+---------+----------------------+-----------------+ 
   | SYS_CTRL  | 0	 | reg_gp_intr0[13]	| 77              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[14]	| 78              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[15]	| 79              |
   +-----------+---------+----------------------+-----------------+  
   | SYS_CTRL  | 0	 | reg_gp_intr0[16]	| 80              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[17]	| 81              |
   +-----------+---------+----------------------+-----------------+ 
   | SYS_CTRL  | 0	 | reg_gp_intr0[18]	| 82              |
   +-----------+---------+----------------------+-----------------+ 
   | SYS_CTRL  | 0	 | reg_gp_intr0[19]     | 83              |
   +-----------+---------+----------------------+-----------------+  
   | SYS_CTRL  | 0	 | reg_gp_intr0[20]	| 84              |
   +-----------+---------+----------------------+-----------------+  
   | SYS_CTRL  | 0	 | reg_gp_intr0[21]	| 85              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[22]	| 86              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[23]     | 87              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[24]  	| 88              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[25]	| 89              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[26]	| 90              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[27]	| 91              |
   +-----------+---------+----------------------+-----------------+ 
   | SYS_CTRL  | 0	 | reg_gp_intr0[28]	| 92              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[29]	| 93              |  
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[30]	| 94              |
   +-----------+---------+----------------------+-----------------+
   | SYS_CTRL  | 0	 | reg_gp_intr0[31]	| 95              |
   +-----------+---------+----------------------+-----------------+
   | GPIO      | 0	 | gpio0_intr	        | 96              |
   +-----------+---------+----------------------+-----------------+
   | GPIO      | 0	 | gpio1_intr	        | 97              |
   +-----------+---------+----------------------+-----------------+
   | GPIO      | 0	 | gpio2_intr	        | 98              |
   +-----------+---------+----------------------+-----------------+
   | WDT       | 0       | wdt_intr	        | 99              |
   +-----------+---------+----------------------+-----------------+
   | TIMER     | 0	 | timer_intr	        | 100             |
   +-----------+---------+----------------------+-----------------+
   | I2C       | 0	 | i2c0_intr	        | 101             |
   +-----------+---------+----------------------+-----------------+
   | I2C       | 0	 | i2c1_intr	        | 102             |
   +-----------+---------+----------------------+-----------------+
   | I2C       | 0	 | i2c2_intr	        | 103             |
   +-----------+---------+----------------------+-----------------+
   | I2C       | 0	 | i2c3_intr	        | 104             |
   +-----------+---------+----------------------+-----------------+
   | RTC       | 0	 | rtc_intr	        | 105             |
   +-----------+---------+----------------------+-----------------+
   | SYSDMA    | 0	 | sysdma_intr	        | 106             |
   +-----------+---------+----------------------+-----------------+
   | LPC       | 0	 | lpc_intr	        | 107             |
   +-----------+---------+----------------------+-----------------+
   | SF	       | 0	 | spif0_intr	        | 108             |
   +-----------+---------+----------------------+-----------------+
   | SF	       | 0	 | spif1_intr	        | 109             |
   +-----------+---------+----------------------+-----------------+
   | SPI       | 0 	 | spi0_intr	        | 110             |
   +-----------+---------+----------------------+-----------------+
   | SPI       | 0	 | spi1_intr	        | 111             |
   +-----------+---------+----------------------+-----------------+
   | UART      | 0	 | uart0_intr	        | 112             |
   +-----------+---------+----------------------+-----------------+
   | UART      | 0	 | uart1_intr	        | 113             |  
   +-----------+---------+----------------------+-----------------+
   | UART      | 0	 | uart2_intr	        | 114             |
   +-----------+---------+----------------------+-----------------+
   | UART      | 0       | uart3_intr	        | 115             |
   +-----------+---------+----------------------+-----------------+
   | GPM_HSPERI| 0	 | hsperi_sys_gpm_intr  | 116             |
   +-----------+---------+----------------------+-----------------+
   | GPM_TOP   | 0	 | top_gpm_intr	        | 117             |
   +-----------+---------+----------------------+-----------------+
   |	       | 0	 | ddr0_controller_int	| 118             |
   +-----------+---------+----------------------+-----------------+
   |           | 0	 | ddr1_controller_int	| 119             |
   +-----------+---------+----------------------+-----------------+
   |	       | 0	 | ddr2_controller_int	| 120             |
   +-----------+---------+----------------------+-----------------+
   |           | 0	 | ddr3_controller_int	| 121             |
   +-----------+---------+----------------------+-----------------+
   |           | 0	 | pcie0_subsys_int_o	| 122             |
   +-----------+---------+----------------------+-----------------+
   |           | 0	 | pcie1_subsys_int_o	| 123             |
   +-----------+---------+----------------------+-----------------+
   |           | 0	 | ether0_sbd_intr	| 132             |
   +-----------+---------+----------------------+-----------------+
   |           | 0	 | emmc_wakeup_intr     | 133             |
   +-----------+---------+----------------------+-----------------+
   |           | 0	 | emmc_intr	        | 134             |
   +-----------+---------+----------------------+-----------------+
   |           | 0	 | sd_wakeup_intr       | 135             |
   +-----------+---------+----------------------+-----------------+
   |           | 0	 | sd_intr	        | 136             |
   +-----------+---------+----------------------+-----------------+  
