{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477666459534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477666459538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 12:54:19 2016 " "Processing started: Fri Oct 28 12:54:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477666459538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666459538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666459538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1477666459950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocessor-behavior " "Found design unit 1: microprocessor-behavior" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477666483028 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477666483028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477666483070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUS_ULA1 microprocessor.vhd(29) " "Verilog HDL or VHDL warning at microprocessor.vhd(29): object \"BUS_ULA1\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483074 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUS_ULA2 microprocessor.vhd(30) " "Verilog HDL or VHDL warning at microprocessor.vhd(30): object \"BUS_ULA2\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483075 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUS_EXT3 microprocessor.vhd(32) " "Verilog HDL or VHDL warning at microprocessor.vhd(32): object \"BUS_EXT3\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483075 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUS_INT1 microprocessor.vhd(35) " "Verilog HDL or VHDL warning at microprocessor.vhd(35): object \"BUS_INT1\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483075 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUS_INT2 microprocessor.vhd(36) " "Verilog HDL or VHDL warning at microprocessor.vhd(36): object \"BUS_INT2\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483075 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUS_INT3 microprocessor.vhd(37) " "Verilog HDL or VHDL warning at microprocessor.vhd(37): object \"BUS_INT3\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483075 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PRIN_MEM microprocessor.vhd(41) " "Verilog HDL or VHDL warning at microprocessor.vhd(41): object \"PRIN_MEM\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483075 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIC_MEM microprocessor.vhd(43) " "Verilog HDL or VHDL warning at microprocessor.vhd(43): object \"MIC_MEM\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483077 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC microprocessor.vhd(47) " "Verilog HDL or VHDL warning at microprocessor.vhd(47): object \"PC\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483078 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RDM microprocessor.vhd(56) " "Verilog HDL or VHDL warning at microprocessor.vhd(56): object \"RDM\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483079 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REM1 microprocessor.vhd(58) " "Verilog HDL or VHDL warning at microprocessor.vhd(58): object \"REM1\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483079 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 microprocessor.vhd(61) " "Verilog HDL or VHDL warning at microprocessor.vhd(61): object \"R1\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483079 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 microprocessor.vhd(62) " "Verilog HDL or VHDL warning at microprocessor.vhd(62): object \"R2\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483079 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slow_count microprocessor.vhd(70) " "Verilog HDL or VHDL warning at microprocessor.vhd(70): object \"slow_count\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483079 "|microprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_all microprocessor.vhd(73) " "Verilog HDL or VHDL warning at microprocessor.vhd(73): object \"reset_all\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477666483079 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seg_nums microprocessor.vhd(85) " "VHDL Signal Declaration warning at microprocessor.vhd(85): used explicit default value for signal \"seg_nums\" because signal was never assigned a value" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1477666483080 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(159) " "VHDL Process Statement warning at microprocessor.vhd(159): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477666483082 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC microprocessor.vhd(399) " "VHDL Process Statement warning at microprocessor.vhd(399): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477666483105 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC microprocessor.vhd(413) " "VHDL Process Statement warning at microprocessor.vhd(413): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477666483106 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR microprocessor.vhd(425) " "VHDL Process Statement warning at microprocessor.vhd(425): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477666483106 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(435) " "VHDL Process Statement warning at microprocessor.vhd(435): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477666483106 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_all_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"reset_all_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483118 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MIC_MEM_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"MIC_MEM_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483118 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_ULA1_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"BUS_ULA1_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483120 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_ULA2_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"BUS_ULA2_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483121 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_EXT3_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"BUS_EXT3_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483121 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"PC_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483121 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ACC_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"ACC_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483121 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"R1_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483121 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"R2_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483122 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RDM_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"RDM_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483122 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REM1_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"REM1_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483122 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PRIN_MEM_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"PRIN_MEM_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483122 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"IR_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483127 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT1_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"BUS_INT1_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483127 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT2_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"BUS_INT2_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483127 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT3_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"BUS_INT3_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483128 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MPC_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"MPC_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483128 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SC_v microprocessor.vhd(195) " "VHDL Process Statement warning at microprocessor.vhd(195): inferring latch(es) for signal or variable \"SC_v\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477666483128 "|microprocessor"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output_process:MIC_MEM_v\[5..10\] microprocessor.vhd(211) " "Using initial value X (don't care) for net \"output_process:MIC_MEM_v\[5..10\]\" at microprocessor.vhd(211)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 211 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483169 "|microprocessor"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output_process:MIC_MEM_v\[17..49\] microprocessor.vhd(211) " "Using initial value X (don't care) for net \"output_process:MIC_MEM_v\[17..49\]\" at microprocessor.vhd(211)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 211 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483170 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[1\] microprocessor.vhd(449) " "Inferred latch for \"SC\[1\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483198 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[2\] microprocessor.vhd(449) " "Inferred latch for \"SC\[2\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483198 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[3\] microprocessor.vhd(449) " "Inferred latch for \"SC\[3\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483199 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[4\] microprocessor.vhd(449) " "Inferred latch for \"SC\[4\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483199 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[5\] microprocessor.vhd(449) " "Inferred latch for \"SC\[5\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483199 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[6\] microprocessor.vhd(449) " "Inferred latch for \"SC\[6\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483199 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[7\] microprocessor.vhd(449) " "Inferred latch for \"SC\[7\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483199 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[8\] microprocessor.vhd(449) " "Inferred latch for \"SC\[8\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483199 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[9\] microprocessor.vhd(449) " "Inferred latch for \"SC\[9\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483199 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[10\] microprocessor.vhd(449) " "Inferred latch for \"SC\[10\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483200 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[11\] microprocessor.vhd(449) " "Inferred latch for \"SC\[11\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483200 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[12\] microprocessor.vhd(449) " "Inferred latch for \"SC\[12\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483200 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[13\] microprocessor.vhd(449) " "Inferred latch for \"SC\[13\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483200 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[14\] microprocessor.vhd(449) " "Inferred latch for \"SC\[14\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483200 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[15\] microprocessor.vhd(449) " "Inferred latch for \"SC\[15\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483200 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[16\] microprocessor.vhd(449) " "Inferred latch for \"SC\[16\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483200 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[17\] microprocessor.vhd(449) " "Inferred latch for \"SC\[17\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483201 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[18\] microprocessor.vhd(449) " "Inferred latch for \"SC\[18\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483201 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[19\] microprocessor.vhd(449) " "Inferred latch for \"SC\[19\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483201 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[20\] microprocessor.vhd(449) " "Inferred latch for \"SC\[20\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483201 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[21\] microprocessor.vhd(449) " "Inferred latch for \"SC\[21\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483201 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[22\] microprocessor.vhd(449) " "Inferred latch for \"SC\[22\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483201 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[23\] microprocessor.vhd(449) " "Inferred latch for \"SC\[23\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483202 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[24\] microprocessor.vhd(449) " "Inferred latch for \"SC\[24\]\" at microprocessor.vhd(449)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483202 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[0\] microprocessor.vhd(429) " "Inferred latch for \"BUS_INT2\[0\]\" at microprocessor.vhd(429)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483202 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[1\] microprocessor.vhd(429) " "Inferred latch for \"BUS_INT2\[1\]\" at microprocessor.vhd(429)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483202 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[2\] microprocessor.vhd(429) " "Inferred latch for \"BUS_INT2\[2\]\" at microprocessor.vhd(429)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483202 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[3\] microprocessor.vhd(429) " "Inferred latch for \"BUS_INT2\[3\]\" at microprocessor.vhd(429)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483202 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[4\] microprocessor.vhd(429) " "Inferred latch for \"BUS_INT2\[4\]\" at microprocessor.vhd(429)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483202 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[5\] microprocessor.vhd(429) " "Inferred latch for \"BUS_INT2\[5\]\" at microprocessor.vhd(429)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483203 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[6\] microprocessor.vhd(429) " "Inferred latch for \"BUS_INT2\[6\]\" at microprocessor.vhd(429)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483203 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[7\] microprocessor.vhd(429) " "Inferred latch for \"BUS_INT2\[7\]\" at microprocessor.vhd(429)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483203 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[8\] microprocessor.vhd(429) " "Inferred latch for \"BUS_INT2\[8\]\" at microprocessor.vhd(429)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483203 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[9\] microprocessor.vhd(429) " "Inferred latch for \"BUS_INT2\[9\]\" at microprocessor.vhd(429)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483203 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[0\] microprocessor.vhd(391) " "Inferred latch for \"BUS_INT1\[0\]\" at microprocessor.vhd(391)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483203 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[1\] microprocessor.vhd(391) " "Inferred latch for \"BUS_INT1\[1\]\" at microprocessor.vhd(391)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483203 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[2\] microprocessor.vhd(391) " "Inferred latch for \"BUS_INT1\[2\]\" at microprocessor.vhd(391)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483204 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[3\] microprocessor.vhd(391) " "Inferred latch for \"BUS_INT1\[3\]\" at microprocessor.vhd(391)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483204 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[4\] microprocessor.vhd(391) " "Inferred latch for \"BUS_INT1\[4\]\" at microprocessor.vhd(391)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483204 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[5\] microprocessor.vhd(391) " "Inferred latch for \"BUS_INT1\[5\]\" at microprocessor.vhd(391)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483204 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[6\] microprocessor.vhd(391) " "Inferred latch for \"BUS_INT1\[6\]\" at microprocessor.vhd(391)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483204 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[7\] microprocessor.vhd(391) " "Inferred latch for \"BUS_INT1\[7\]\" at microprocessor.vhd(391)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483204 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[8\] microprocessor.vhd(391) " "Inferred latch for \"BUS_INT1\[8\]\" at microprocessor.vhd(391)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483204 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[9\] microprocessor.vhd(391) " "Inferred latch for \"BUS_INT1\[9\]\" at microprocessor.vhd(391)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 391 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483205 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] microprocessor.vhd(380) " "Inferred latch for \"IR\[0\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483205 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] microprocessor.vhd(380) " "Inferred latch for \"IR\[1\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483205 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] microprocessor.vhd(380) " "Inferred latch for \"IR\[2\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483205 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] microprocessor.vhd(380) " "Inferred latch for \"IR\[3\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483205 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] microprocessor.vhd(380) " "Inferred latch for \"IR\[4\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483205 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] microprocessor.vhd(380) " "Inferred latch for \"IR\[5\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483205 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] microprocessor.vhd(380) " "Inferred latch for \"IR\[6\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483206 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] microprocessor.vhd(380) " "Inferred latch for \"IR\[7\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483206 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] microprocessor.vhd(380) " "Inferred latch for \"IR\[8\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483206 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] microprocessor.vhd(380) " "Inferred latch for \"IR\[9\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483206 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] microprocessor.vhd(380) " "Inferred latch for \"IR\[10\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483206 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] microprocessor.vhd(380) " "Inferred latch for \"IR\[11\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483206 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_process:IR_v\[12\] microprocessor.vhd(380) " "Inferred latch for \"output_process:IR_v\[12\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483207 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_process:IR_v\[13\] microprocessor.vhd(380) " "Inferred latch for \"output_process:IR_v\[13\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483207 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_process:IR_v\[14\] microprocessor.vhd(380) " "Inferred latch for \"output_process:IR_v\[14\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483207 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_process:IR_v\[15\] microprocessor.vhd(380) " "Inferred latch for \"output_process:IR_v\[15\]\" at microprocessor.vhd(380)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483207 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483207 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483207 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483207 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483208 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483208 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483208 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483208 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483208 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483208 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483209 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483209 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483209 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483209 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483209 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483209 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[49\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[49\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483209 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483210 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483210 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483210 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483210 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483210 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483210 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483211 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483211 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483211 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483211 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483211 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483211 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483211 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483212 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483212 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[48\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[48\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483212 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483212 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483212 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483212 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483213 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483213 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483213 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483213 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483213 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483213 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483213 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483214 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483214 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483214 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483214 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483214 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[47\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[47\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483214 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483215 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483215 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483215 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483215 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483215 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483215 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483216 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483216 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483216 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483216 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483216 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483216 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483217 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483217 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483217 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[46\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[46\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483217 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483217 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483217 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483217 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483218 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483218 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483218 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483218 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483218 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483218 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483219 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483219 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483219 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483219 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483219 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483219 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[45\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[45\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483219 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483220 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483220 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483220 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483220 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483220 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483220 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483221 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483221 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483221 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483221 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483221 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483221 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483222 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483222 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483222 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[44\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[44\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483222 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483222 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483222 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483223 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483223 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483223 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483223 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483223 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483223 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483223 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483224 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483224 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483224 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483224 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483224 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483224 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[43\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[43\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483225 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483225 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483225 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483225 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483225 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483225 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483226 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483226 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483226 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483226 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483226 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483226 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483226 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483227 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483227 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483227 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[42\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[42\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483227 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483227 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483227 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483227 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483228 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483228 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483228 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483228 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483228 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483228 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483229 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483229 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483229 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483229 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483229 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483229 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[41\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[41\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483230 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483230 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483230 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483230 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483230 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483230 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483231 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483231 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483231 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483231 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483232 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483232 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483232 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483232 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483232 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483232 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[40\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[40\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483233 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483233 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483233 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483233 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483233 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483234 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483234 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483234 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483234 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483234 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483234 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483235 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483235 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483235 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483235 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483235 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[39\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[39\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483235 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483236 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483236 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483236 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483236 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483236 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483237 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483237 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483237 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483238 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483238 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483238 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483238 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483239 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483239 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483239 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[38\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[38\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483240 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483240 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483240 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483240 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483241 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483241 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483241 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483241 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483242 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483242 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483243 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483243 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483243 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483244 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483244 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483244 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[37\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[37\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483244 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483245 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483245 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483245 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483245 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483245 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483246 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483246 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483246 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483246 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483247 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483247 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483247 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483247 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483247 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483247 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[36\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[36\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483248 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483248 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483248 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483248 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483248 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483248 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483249 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483249 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483249 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483249 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483249 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483250 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483250 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483250 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483250 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483250 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[35\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[35\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483250 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483250 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483251 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483251 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483251 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483251 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483251 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483251 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483252 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483252 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483252 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483252 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483252 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483252 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483253 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483253 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[34\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[34\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483253 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483253 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483253 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483253 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483254 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483254 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483254 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483254 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483254 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483254 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483254 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483255 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483255 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483255 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483255 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483255 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[33\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[33\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483255 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483256 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483256 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483256 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483256 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483256 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483256 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483257 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483257 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483257 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483257 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483257 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483257 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483258 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483258 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483258 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[32\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[32\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483258 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483258 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483258 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483259 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483259 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483259 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483259 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483259 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483259 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483259 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483260 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483260 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483260 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483260 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483260 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483260 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[31\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[31\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483261 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483261 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483261 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483261 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483261 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483261 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483261 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483262 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483262 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483262 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483262 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483262 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483263 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483263 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483263 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483263 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[30\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[30\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483263 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483263 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483263 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483264 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483264 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483264 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483264 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483264 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483264 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483265 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483265 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483265 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483265 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483265 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483266 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483266 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[29\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[29\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483266 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483266 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483266 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483266 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483266 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483267 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483267 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483267 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483267 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483267 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483267 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483267 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483268 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483268 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483268 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483268 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[28\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[28\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483268 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483268 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483269 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483269 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483269 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483269 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483269 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483269 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483270 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483270 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483270 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483270 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483270 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483270 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483270 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483271 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[27\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[27\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483271 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483271 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483271 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483271 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483271 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483272 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483272 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483272 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483272 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483272 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483272 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483273 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483273 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483273 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483273 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483273 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[26\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[26\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483273 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483273 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483274 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483274 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483274 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483274 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483274 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483274 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483275 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483275 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483275 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483275 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483275 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483275 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483276 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483276 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[25\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[25\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483276 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483276 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483276 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483276 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483276 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483277 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483277 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483277 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483277 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483277 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483277 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483278 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483278 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483278 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483278 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483278 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[24\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[24\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483278 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483278 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483279 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483279 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483279 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483279 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483279 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483279 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483280 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483280 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483280 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483280 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483280 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483280 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483280 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483281 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[23\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[23\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483281 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483281 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483281 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483281 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483281 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483282 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483282 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483282 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483282 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483282 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483282 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483283 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483283 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483283 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483283 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483283 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[22\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[22\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483283 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483283 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483284 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483284 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483284 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483284 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483284 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483284 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483284 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483285 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483285 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483285 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483285 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483285 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483285 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483286 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[21\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[21\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483286 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483286 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483286 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483286 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483286 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483286 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483287 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483287 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483287 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483287 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483287 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483287 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483288 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483288 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483288 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483288 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[20\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[20\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483288 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483288 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483289 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483289 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483289 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483289 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483290 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483290 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483290 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483290 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483291 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483291 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483291 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483291 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483292 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483292 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[19\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[19\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483292 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483292 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483293 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483293 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483293 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483293 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483293 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483294 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483294 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483294 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483294 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483294 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483294 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483294 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483295 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483295 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[18\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[18\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483295 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483295 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483295 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483295 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483296 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483296 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483296 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483296 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483296 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483296 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483297 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483297 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483297 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483297 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483297 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483297 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[17\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[17\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483298 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483298 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483298 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483298 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483298 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483299 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483299 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483299 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483299 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483299 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483299 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483299 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483300 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483300 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483300 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483300 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[16\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[16\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483300 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483300 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483300 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483301 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483301 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483301 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483301 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483301 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483301 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483302 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483302 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483302 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483302 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483302 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483302 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483303 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[15\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[15\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483303 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483303 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483303 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483303 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483303 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483304 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483304 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483304 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483304 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483304 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483304 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483304 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483305 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483305 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483305 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483305 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[14\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[14\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483305 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483305 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483306 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483306 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483306 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483306 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483306 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483306 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483306 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483307 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483307 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483307 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483307 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483307 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483307 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483308 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[13\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[13\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483308 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483308 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483308 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483308 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483309 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483309 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483309 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483310 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483310 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483310 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483310 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483311 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483311 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483311 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483312 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483312 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[12\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[12\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483312 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483313 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483313 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483313 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483313 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483314 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483314 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483314 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483314 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483315 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483315 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483315 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483316 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483316 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483316 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483316 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[11\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[11\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483317 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483317 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483317 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483318 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483318 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483318 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483319 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483319 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483319 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483320 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483320 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483321 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483321 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483321 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483321 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483322 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[10\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[10\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483322 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483322 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483323 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483323 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483323 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483324 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483324 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483324 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483325 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483325 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483325 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483326 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483326 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483326 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483327 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483328 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[9\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[9\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483328 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483329 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483329 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483329 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483330 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483330 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483330 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483331 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483331 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483331 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483332 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483332 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483332 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483333 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483333 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483333 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[8\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[8\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483333 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483334 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483334 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483334 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483334 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483334 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483335 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483335 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483335 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483335 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483335 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483336 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483336 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483336 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483336 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483336 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[7\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[7\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483336 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483337 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483337 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483337 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483337 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483337 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483338 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483338 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483338 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483338 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483338 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483339 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483339 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483339 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483339 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483339 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[6\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[6\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483340 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483340 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483340 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483340 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483340 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483341 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483341 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483342 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483342 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483342 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483343 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483343 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483343 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483343 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483344 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483344 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[5\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[5\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483344 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483344 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483344 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483345 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483345 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483345 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483345 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483345 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483346 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483346 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483346 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483346 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483346 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483347 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483347 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483347 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[4\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[4\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483347 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483347 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483348 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483348 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483348 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483348 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483348 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483349 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483349 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483349 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483350 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483350 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483350 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483350 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483351 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483351 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[3\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[3\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483351 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483351 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483351 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483351 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483352 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483352 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483352 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483352 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483352 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483353 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483353 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483353 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483354 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483354 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483354 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483354 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[2\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[2\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483355 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483355 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483355 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483355 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483355 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483356 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483356 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483356 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483356 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483356 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483357 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483357 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483357 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483357 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483357 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483358 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[1\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[1\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483358 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[0\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483358 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[1\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483358 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[2\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483358 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[3\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483359 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[4\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483359 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[5\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483359 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[6\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483359 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[7\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483359 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[8\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483360 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[9\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483360 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[10\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483360 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[11\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483360 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[12\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483360 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[13\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483360 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[14\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483361 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRIN_MEM\[0\]\[15\] microprocessor.vhd(370) " "Inferred latch for \"PRIN_MEM\[0\]\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483361 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[0\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[0\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483361 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[1\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[1\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483361 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[2\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[2\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483361 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[3\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[3\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483362 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[4\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[4\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483362 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[5\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[5\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483362 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[6\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[6\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483362 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[7\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[7\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483362 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[8\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[8\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483363 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[9\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[9\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483363 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[10\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[10\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483363 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[11\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[11\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483363 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[12\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[12\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483363 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[13\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[13\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483364 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[14\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[14\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483364 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[15\] microprocessor.vhd(370) " "Inferred latch for \"RDM\[15\]\" at microprocessor.vhd(370)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483364 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[4\] microprocessor.vhd(360) " "Inferred latch for \"REM1\[4\]\" at microprocessor.vhd(360)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483364 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[5\] microprocessor.vhd(360) " "Inferred latch for \"REM1\[5\]\" at microprocessor.vhd(360)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483364 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[6\] microprocessor.vhd(360) " "Inferred latch for \"REM1\[6\]\" at microprocessor.vhd(360)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483364 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[7\] microprocessor.vhd(360) " "Inferred latch for \"REM1\[7\]\" at microprocessor.vhd(360)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483365 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[8\] microprocessor.vhd(360) " "Inferred latch for \"REM1\[8\]\" at microprocessor.vhd(360)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483365 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[9\] microprocessor.vhd(360) " "Inferred latch for \"REM1\[9\]\" at microprocessor.vhd(360)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 360 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483365 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] microprocessor.vhd(348) " "Inferred latch for \"R2\[0\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483365 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] microprocessor.vhd(348) " "Inferred latch for \"R2\[1\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483365 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] microprocessor.vhd(348) " "Inferred latch for \"R2\[2\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483365 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] microprocessor.vhd(348) " "Inferred latch for \"R2\[3\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483366 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] microprocessor.vhd(348) " "Inferred latch for \"R2\[4\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483366 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] microprocessor.vhd(348) " "Inferred latch for \"R2\[5\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483366 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] microprocessor.vhd(348) " "Inferred latch for \"R2\[6\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483366 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] microprocessor.vhd(348) " "Inferred latch for \"R2\[7\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483366 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[8\] microprocessor.vhd(348) " "Inferred latch for \"R2\[8\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483367 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[9\] microprocessor.vhd(348) " "Inferred latch for \"R2\[9\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483367 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[10\] microprocessor.vhd(348) " "Inferred latch for \"R2\[10\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483367 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[11\] microprocessor.vhd(348) " "Inferred latch for \"R2\[11\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483367 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[12\] microprocessor.vhd(348) " "Inferred latch for \"R2\[12\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483367 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[13\] microprocessor.vhd(348) " "Inferred latch for \"R2\[13\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483368 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[14\] microprocessor.vhd(348) " "Inferred latch for \"R2\[14\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483368 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[15\] microprocessor.vhd(348) " "Inferred latch for \"R2\[15\]\" at microprocessor.vhd(348)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483368 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] microprocessor.vhd(342) " "Inferred latch for \"R1\[0\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483368 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] microprocessor.vhd(342) " "Inferred latch for \"R1\[1\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483369 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] microprocessor.vhd(342) " "Inferred latch for \"R1\[2\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483369 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] microprocessor.vhd(342) " "Inferred latch for \"R1\[3\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483369 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] microprocessor.vhd(342) " "Inferred latch for \"R1\[4\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483369 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] microprocessor.vhd(342) " "Inferred latch for \"R1\[5\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483369 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] microprocessor.vhd(342) " "Inferred latch for \"R1\[6\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483370 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] microprocessor.vhd(342) " "Inferred latch for \"R1\[7\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483370 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[8\] microprocessor.vhd(342) " "Inferred latch for \"R1\[8\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483370 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[9\] microprocessor.vhd(342) " "Inferred latch for \"R1\[9\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483370 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[10\] microprocessor.vhd(342) " "Inferred latch for \"R1\[10\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483370 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[11\] microprocessor.vhd(342) " "Inferred latch for \"R1\[11\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483371 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[12\] microprocessor.vhd(342) " "Inferred latch for \"R1\[12\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483371 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[13\] microprocessor.vhd(342) " "Inferred latch for \"R1\[13\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483371 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[14\] microprocessor.vhd(342) " "Inferred latch for \"R1\[14\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483371 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[15\] microprocessor.vhd(342) " "Inferred latch for \"R1\[15\]\" at microprocessor.vhd(342)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483371 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[0\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[0\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483372 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[1\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[1\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483372 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[2\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[2\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483372 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[3\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[3\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483372 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[4\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[4\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483373 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[5\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[5\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483373 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[6\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[6\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483373 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[7\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[7\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483373 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[8\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[8\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483373 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[9\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[9\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483373 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[10\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[10\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483374 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[11\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[11\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483374 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[12\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[12\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483374 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[13\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[13\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483374 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[14\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[14\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483374 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[15\] microprocessor.vhd(336) " "Inferred latch for \"ACC\[15\]\" at microprocessor.vhd(336)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 336 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483374 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] microprocessor.vhd(330) " "Inferred latch for \"PC\[0\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483374 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] microprocessor.vhd(330) " "Inferred latch for \"PC\[1\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483374 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] microprocessor.vhd(330) " "Inferred latch for \"PC\[2\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483375 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] microprocessor.vhd(330) " "Inferred latch for \"PC\[3\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483375 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] microprocessor.vhd(330) " "Inferred latch for \"PC\[4\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483375 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] microprocessor.vhd(330) " "Inferred latch for \"PC\[5\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483375 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] microprocessor.vhd(330) " "Inferred latch for \"PC\[6\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483375 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] microprocessor.vhd(330) " "Inferred latch for \"PC\[7\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483375 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] microprocessor.vhd(330) " "Inferred latch for \"PC\[8\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483375 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] microprocessor.vhd(330) " "Inferred latch for \"PC\[9\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483375 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] microprocessor.vhd(330) " "Inferred latch for \"PC\[10\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483376 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] microprocessor.vhd(330) " "Inferred latch for \"PC\[11\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483376 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] microprocessor.vhd(330) " "Inferred latch for \"PC\[12\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483376 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] microprocessor.vhd(330) " "Inferred latch for \"PC\[13\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483376 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] microprocessor.vhd(330) " "Inferred latch for \"PC\[14\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483376 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] microprocessor.vhd(330) " "Inferred latch for \"PC\[15\]\" at microprocessor.vhd(330)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 330 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483376 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[0\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[0\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483376 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[1\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[1\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483377 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[2\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[2\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483377 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[3\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[3\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483377 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[4\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[4\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483377 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[5\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[5\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483377 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[6\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[6\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483377 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[7\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[7\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483378 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[8\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[8\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483378 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[9\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[9\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483378 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[10\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[10\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483378 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[11\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[11\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483378 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[12\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[12\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483378 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[13\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[13\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483378 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[14\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[14\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483379 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[15\] microprocessor.vhd(287) " "Inferred latch for \"BUS_ULA2\[15\]\" at microprocessor.vhd(287)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483379 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[0\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[0\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483379 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[1\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[1\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483379 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[2\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[2\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483379 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[3\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[3\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483379 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[4\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[4\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483380 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[5\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[5\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483380 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[6\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[6\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483380 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[7\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[7\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483380 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[8\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[8\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483380 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[9\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[9\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483380 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[10\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[10\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483381 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[11\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[11\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483381 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[12\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[12\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483381 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[13\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[13\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483381 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[14\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[14\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483381 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[15\] microprocessor.vhd(272) " "Inferred latch for \"BUS_ULA1\[15\]\" at microprocessor.vhd(272)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483381 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[1\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[1\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483381 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[2\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[2\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483381 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[3\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[3\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483382 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[4\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[4\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483382 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[5\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[5\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483382 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[6\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[6\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483382 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[7\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[7\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483382 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[8\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[8\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483382 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[9\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[9\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483382 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[10\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[10\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483382 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[11\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[11\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483383 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[12\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[12\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483383 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[13\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[13\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483383 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[14\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[14\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483383 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[15\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[15\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483383 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[16\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[16\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483383 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[17\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[17\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483383 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[18\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[18\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483384 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[19\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[19\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483384 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[20\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[20\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483384 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[21\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[21\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483384 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[22\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[22\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483384 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[23\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[23\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483385 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[24\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[16\]\[24\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483385 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[1\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[1\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483385 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[2\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[2\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483385 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[3\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[3\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483385 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[4\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[4\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483386 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[5\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[5\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483386 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[6\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[6\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483386 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[7\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[7\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483386 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[8\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[8\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483386 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[9\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[9\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483386 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[10\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[10\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483386 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[11\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[11\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483387 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[12\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[12\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483387 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[13\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[13\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483387 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[14\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[14\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483387 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[15\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[15\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483387 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[16\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[16\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483387 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[17\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[17\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483387 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[18\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[18\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483387 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[19\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[19\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483388 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[20\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[20\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483388 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[21\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[21\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483388 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[22\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[22\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483388 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[23\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[23\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483388 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[24\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[15\]\[24\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483388 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[1\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[1\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483388 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[2\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[2\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483389 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[3\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[3\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483389 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[4\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[4\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483389 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[5\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[5\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483389 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[6\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[6\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483389 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[7\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[7\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483389 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[8\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[8\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483389 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[9\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[9\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483389 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[10\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[10\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483390 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[11\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[11\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483390 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[12\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[12\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483390 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[13\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[13\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483390 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[14\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[14\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483390 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[15\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[15\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483390 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[16\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[16\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483390 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[17\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[17\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483391 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[18\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[18\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483391 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[19\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[19\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483391 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[20\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[20\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483391 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[21\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[21\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483391 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[22\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[22\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483391 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[23\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[23\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483393 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[24\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[14\]\[24\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483393 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[1\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[1\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483393 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[2\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[2\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483393 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[3\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[3\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483394 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[4\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[4\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483394 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[5\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[5\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483394 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[6\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[6\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483394 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[7\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[7\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483394 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[8\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[8\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483394 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[9\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[9\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483394 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[10\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[10\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483395 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[11\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[11\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483395 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[12\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[12\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483395 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[13\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[13\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483395 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[14\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[14\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483395 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[15\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[15\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483395 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[16\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[16\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483395 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[17\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[17\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483395 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[18\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[18\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483396 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[19\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[19\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483396 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[20\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[20\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483396 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[21\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[21\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483396 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[22\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[22\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483396 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[23\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[23\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483396 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[24\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[13\]\[24\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483396 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[1\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[1\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483397 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[2\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[2\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483397 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[3\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[3\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483397 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[4\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[4\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483397 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[5\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[5\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483397 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[6\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[6\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483397 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[7\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[7\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483397 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[8\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[8\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483397 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[9\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[9\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483398 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[10\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[10\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483398 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[11\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[11\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483398 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[12\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[12\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483398 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[13\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[13\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483398 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[14\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[14\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483398 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[15\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[15\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483398 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[16\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[16\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483399 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[17\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[17\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483399 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[18\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[18\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483399 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[19\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[19\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483399 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[20\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[20\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483399 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[21\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[21\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483399 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[22\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[22\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483399 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[23\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[23\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483399 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[24\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[12\]\[24\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483400 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[1\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[1\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483400 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[2\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[2\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483400 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[3\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[3\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483400 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[4\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[4\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483400 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[5\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[5\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483400 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[6\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[6\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483400 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[7\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[7\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483401 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[8\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[8\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483401 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[9\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[9\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483401 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[10\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[10\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483401 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[11\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[11\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483401 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[12\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[12\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483401 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[13\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[13\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483401 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[14\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[14\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483402 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[15\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[15\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483402 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[16\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[16\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483402 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[17\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[17\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483402 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[18\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[18\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483402 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[19\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[19\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483402 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[20\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[20\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483402 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[21\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[21\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483403 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[22\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[22\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483403 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[23\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[23\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483403 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[24\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[11\]\[24\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483403 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[1\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[1\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483403 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[2\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[2\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483403 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[3\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[3\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483403 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[4\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[4\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483404 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[5\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[5\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483404 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[6\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[6\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483404 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[7\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[7\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483404 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[8\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[8\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483404 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[9\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[9\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483404 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[10\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[10\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483405 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[11\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[11\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483405 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[12\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[12\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483405 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[13\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[13\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483405 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[14\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[14\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483405 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[15\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[15\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483405 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[16\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[16\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483405 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[17\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[17\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483406 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[18\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[18\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483406 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[19\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[19\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483406 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[20\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[20\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483406 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[21\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[21\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483406 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[22\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[22\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483406 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[23\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[23\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483406 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[24\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[4\]\[24\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483407 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[1\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[1\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483407 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[2\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[2\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483407 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[3\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[3\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483407 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[4\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[4\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483407 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[5\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[5\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483407 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[6\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[6\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483407 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[7\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[7\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483408 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[8\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[8\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483408 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[9\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[9\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483408 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[10\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[10\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483408 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[11\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[11\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483408 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[12\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[12\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483408 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[13\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[13\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483408 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[14\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[14\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483409 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[15\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[15\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483409 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[16\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[16\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483409 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[17\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[17\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483409 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[18\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[18\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483409 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[19\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[19\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483409 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[20\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[20\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483409 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[21\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[21\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483410 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[22\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[22\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483410 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[23\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[23\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483410 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[24\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[3\]\[24\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483410 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[1\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[1\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483410 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[2\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[2\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483410 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[3\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[3\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483410 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[4\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[4\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483411 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[5\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[5\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483411 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[6\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[6\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483411 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[7\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[7\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483411 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[8\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[8\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483411 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[9\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[9\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483411 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[10\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[10\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483412 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[11\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[11\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483412 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[12\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[12\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483412 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[13\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[13\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483412 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[14\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[14\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483412 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[15\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[15\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483412 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[16\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[16\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483412 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[17\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[17\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483413 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[18\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[18\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483413 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[19\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[19\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483413 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[20\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[20\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483413 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[21\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[21\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483413 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[22\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[22\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483413 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[23\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[23\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483413 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[24\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[2\]\[24\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483414 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[1\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[1\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483414 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[2\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[2\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483414 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[3\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[3\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483414 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[4\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[4\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483414 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[5\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[5\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483414 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[6\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[6\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483414 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[7\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[7\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483415 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[8\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[8\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483415 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[9\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[9\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483415 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[10\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[10\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483415 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[11\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[11\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483415 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[12\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[12\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483415 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[13\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[13\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483416 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[14\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[14\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483416 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[15\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[15\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483416 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[16\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[16\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483416 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[17\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[17\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483416 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[18\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[18\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483416 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[19\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[19\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483416 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[20\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[20\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483417 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[21\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[21\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483417 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[22\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[22\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483417 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[23\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[23\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483417 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[24\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[1\]\[24\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483417 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[1\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[1\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483417 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[2\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[2\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483417 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[3\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[3\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483418 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[4\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[4\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483418 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[5\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[5\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483418 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[6\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[6\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483418 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[7\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[7\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483418 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[8\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[8\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483418 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[9\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[9\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483418 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[10\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[10\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483419 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[11\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[11\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483419 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[12\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[12\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483419 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[13\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[13\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483419 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[14\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[14\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483419 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[15\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[15\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483419 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[16\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[16\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483420 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[17\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[17\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483420 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[18\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[18\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483420 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[19\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[19\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483420 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[20\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[20\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483420 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[21\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[21\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483420 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[22\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[22\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483420 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[23\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[23\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483421 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[24\] microprocessor.vhd(243) " "Inferred latch for \"MIC_MEM\[0\]\[24\]\" at microprocessor.vhd(243)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 243 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666483421 "|microprocessor"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[0\]_18781 " "LATCH primitive \"R2\[0\]_18781\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[1\]_18787 " "LATCH primitive \"R2\[1\]_18787\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[2\]_18793 " "LATCH primitive \"R2\[2\]_18793\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[3\]_18799 " "LATCH primitive \"R2\[3\]_18799\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[4\]_18805 " "LATCH primitive \"R2\[4\]_18805\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[5\]_18811 " "LATCH primitive \"R2\[5\]_18811\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[6\]_18817 " "LATCH primitive \"R2\[6\]_18817\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[7\]_18823 " "LATCH primitive \"R2\[7\]_18823\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[8\]_18829 " "LATCH primitive \"R2\[8\]_18829\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[9\]_18835 " "LATCH primitive \"R2\[9\]_18835\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[10\]_18841 " "LATCH primitive \"R2\[10\]_18841\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[11\]_18847 " "LATCH primitive \"R2\[11\]_18847\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[12\]_18853 " "LATCH primitive \"R2\[12\]_18853\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[13\]_18859 " "LATCH primitive \"R2\[13\]_18859\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[14\]_18865 " "LATCH primitive \"R2\[14\]_18865\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[15\]_18871 " "LATCH primitive \"R2\[15\]_18871\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[0\]_18877 " "LATCH primitive \"R1\[0\]_18877\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[1\]_18883 " "LATCH primitive \"R1\[1\]_18883\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484345 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[2\]_18889 " "LATCH primitive \"R1\[2\]_18889\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[3\]_18895 " "LATCH primitive \"R1\[3\]_18895\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[4\]_18901 " "LATCH primitive \"R1\[4\]_18901\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[5\]_18907 " "LATCH primitive \"R1\[5\]_18907\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[6\]_18913 " "LATCH primitive \"R1\[6\]_18913\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[7\]_18919 " "LATCH primitive \"R1\[7\]_18919\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[8\]_18925 " "LATCH primitive \"R1\[8\]_18925\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[9\]_18931 " "LATCH primitive \"R1\[9\]_18931\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[10\]_18937 " "LATCH primitive \"R1\[10\]_18937\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[11\]_18943 " "LATCH primitive \"R1\[11\]_18943\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[12\]_18949 " "LATCH primitive \"R1\[12\]_18949\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[13\]_18955 " "LATCH primitive \"R1\[13\]_18955\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[14\]_18961 " "LATCH primitive \"R1\[14\]_18961\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[15\]_18967 " "LATCH primitive \"R1\[15\]_18967\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[15\]_18967 " "LATCH primitive \"R1\[15\]_18967\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[14\]_18961 " "LATCH primitive \"R1\[14\]_18961\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[13\]_18955 " "LATCH primitive \"R1\[13\]_18955\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[12\]_18949 " "LATCH primitive \"R1\[12\]_18949\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[11\]_18943 " "LATCH primitive \"R1\[11\]_18943\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484724 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[10\]_18937 " "LATCH primitive \"R1\[10\]_18937\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[9\]_18931 " "LATCH primitive \"R1\[9\]_18931\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[8\]_18925 " "LATCH primitive \"R1\[8\]_18925\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[7\]_18919 " "LATCH primitive \"R1\[7\]_18919\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[6\]_18913 " "LATCH primitive \"R1\[6\]_18913\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[5\]_18907 " "LATCH primitive \"R1\[5\]_18907\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[4\]_18901 " "LATCH primitive \"R1\[4\]_18901\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[3\]_18895 " "LATCH primitive \"R1\[3\]_18895\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[2\]_18889 " "LATCH primitive \"R1\[2\]_18889\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[1\]_18883 " "LATCH primitive \"R1\[1\]_18883\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[0\]_18877 " "LATCH primitive \"R1\[0\]_18877\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 342 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[15\]_18871 " "LATCH primitive \"R2\[15\]_18871\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[14\]_18865 " "LATCH primitive \"R2\[14\]_18865\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[13\]_18859 " "LATCH primitive \"R2\[13\]_18859\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[12\]_18853 " "LATCH primitive \"R2\[12\]_18853\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484725 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[11\]_18847 " "LATCH primitive \"R2\[11\]_18847\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[10\]_18841 " "LATCH primitive \"R2\[10\]_18841\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[9\]_18835 " "LATCH primitive \"R2\[9\]_18835\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[8\]_18829 " "LATCH primitive \"R2\[8\]_18829\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[7\]_18823 " "LATCH primitive \"R2\[7\]_18823\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[6\]_18817 " "LATCH primitive \"R2\[6\]_18817\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[5\]_18811 " "LATCH primitive \"R2\[5\]_18811\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[4\]_18805 " "LATCH primitive \"R2\[4\]_18805\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[3\]_18799 " "LATCH primitive \"R2\[3\]_18799\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[2\]_18793 " "LATCH primitive \"R2\[2\]_18793\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[1\]_18787 " "LATCH primitive \"R2\[1\]_18787\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484726 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[0\]_18781 " "LATCH primitive \"R2\[0\]_18781\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 348 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477666484726 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SC\[22\]_9569 SC\[18\]_9545 " "Duplicate LATCH primitive \"SC\[22\]_9569\" merged with LATCH primitive \"SC\[18\]_9545\"" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1477666485667 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SC\[5\]_9467 SC\[18\]_9545 " "Duplicate LATCH primitive \"SC\[5\]_9467\" merged with LATCH primitive \"SC\[18\]_9545\"" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1477666485667 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SC\[15\]_9527 SC\[19\]_9551 " "Duplicate LATCH primitive \"SC\[15\]_9527\" merged with LATCH primitive \"SC\[19\]_9551\"" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1477666485667 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SC\[14\]_9521 SC\[17\]_9539 " "Duplicate LATCH primitive \"SC\[14\]_9521\" merged with LATCH primitive \"SC\[17\]_9539\"" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 449 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1477666485667 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1477666485667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[0\]_9589 " "Latch BUS_INT2\[0\]_9589 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\]~5 " "Ports D and ENA on the latch are fed by the same signal SC\[23\]~5" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485671 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[1\]_9597 " "Latch BUS_INT2\[1\]_9597 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\]~5 " "Ports D and ENA on the latch are fed by the same signal SC\[23\]~5" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485672 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[2\]_9605 " "Latch BUS_INT2\[2\]_9605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\]~5 " "Ports D and ENA on the latch are fed by the same signal SC\[23\]~5" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485672 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[3\]_9613 " "Latch BUS_INT2\[3\]_9613 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\]~5 " "Ports D and ENA on the latch are fed by the same signal SC\[23\]~5" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485672 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[5\]_9629 " "Latch BUS_INT2\[5\]_9629 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\]~5 " "Ports D and ENA on the latch are fed by the same signal SC\[23\]~5" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485674 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[4\]_9621 " "Latch BUS_INT2\[4\]_9621 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\]~5 " "Ports D and ENA on the latch are fed by the same signal SC\[23\]~5" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485675 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 429 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[9\]_19451 " "Latch BUS_ULA1\[9\]_19451 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485675 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[9\]_19279 " "Latch BUS_ULA2\[9\]_19279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[5\]~14 " "Ports D and ENA on the latch are fed by the same signal SC\[5\]~14" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485675 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[8\]_19441 " "Latch BUS_ULA1\[8\]_19441 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485675 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[8\]_19267 " "Latch BUS_ULA2\[8\]_19267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[5\]~14 " "Ports D and ENA on the latch are fed by the same signal SC\[5\]~14" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485675 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[7\]_19431 " "Latch BUS_ULA1\[7\]_19431 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485675 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[7\]_19255 " "Latch BUS_ULA2\[7\]_19255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[5\]~14 " "Ports D and ENA on the latch are fed by the same signal SC\[5\]~14" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485675 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[6\]_19421 " "Latch BUS_ULA1\[6\]_19421 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485676 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[6\]_19243 " "Latch BUS_ULA2\[6\]_19243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[5\]~14 " "Ports D and ENA on the latch are fed by the same signal SC\[5\]~14" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485676 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[5\]_19411 " "Latch BUS_ULA1\[5\]_19411 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485676 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[5\]_19231 " "Latch BUS_ULA2\[5\]_19231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[5\]~14 " "Ports D and ENA on the latch are fed by the same signal SC\[5\]~14" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485676 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[4\]_19401 " "Latch BUS_ULA1\[4\]_19401 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485676 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[4\]_19219 " "Latch BUS_ULA2\[4\]_19219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[5\]~14 " "Ports D and ENA on the latch are fed by the same signal SC\[5\]~14" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485676 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[3\]_19391 " "Latch BUS_ULA1\[3\]_19391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485676 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[3\]_19207 " "Latch BUS_ULA2\[3\]_19207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[5\]~14 " "Ports D and ENA on the latch are fed by the same signal SC\[5\]~14" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485676 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[2\]_19381 " "Latch BUS_ULA1\[2\]_19381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485677 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[2\]_19195 " "Latch BUS_ULA2\[2\]_19195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[5\]~14 " "Ports D and ENA on the latch are fed by the same signal SC\[5\]~14" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485677 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[1\]_19371 " "Latch BUS_ULA1\[1\]_19371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485677 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[1\]_19183 " "Latch BUS_ULA2\[1\]_19183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[5\]~14 " "Ports D and ENA on the latch are fed by the same signal SC\[5\]~14" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485677 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[0\]_19361 " "Latch BUS_ULA1\[0\]_19361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485677 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[0\]_19171 " "Latch BUS_ULA2\[0\]_19171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[5\]~14 " "Ports D and ENA on the latch are fed by the same signal SC\[5\]~14" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485677 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[11\]_19471 " "Latch BUS_ULA1\[11\]_19471 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485677 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485677 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[11\]_19303 " "Latch BUS_ULA2\[11\]_19303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[5\]~14 " "Ports D and ENA on the latch are fed by the same signal SC\[5\]~14" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485678 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[10\]_19461 " "Latch BUS_ULA1\[10\]_19461 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485678 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[10\]_19291 " "Latch BUS_ULA2\[10\]_19291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[5\]~14 " "Ports D and ENA on the latch are fed by the same signal SC\[5\]~14" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485678 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[12\]_19481 " "Latch BUS_ULA1\[12\]_19481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485678 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[12\]_19315 " "Latch BUS_ULA2\[12\]_19315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[6\]~4 " "Ports D and ENA on the latch are fed by the same signal SC\[6\]~4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485678 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[13\]_19491 " "Latch BUS_ULA1\[13\]_19491 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485678 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[13\]_19327 " "Latch BUS_ULA2\[13\]_19327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[6\]~4 " "Ports D and ENA on the latch are fed by the same signal SC\[6\]~4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485678 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[14\]_19501 " "Latch BUS_ULA1\[14\]_19501 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485679 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[14\]_19339 " "Latch BUS_ULA2\[14\]_19339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[6\]~4 " "Ports D and ENA on the latch are fed by the same signal SC\[6\]~4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485679 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[15\]_19511 " "Latch BUS_ULA1\[15\]_19511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\]~13 " "Ports D and ENA on the latch are fed by the same signal SC\[1\]~13" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485679 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 272 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[15\]_19351 " "Latch BUS_ULA2\[15\]_19351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[6\]~4 " "Ports D and ENA on the latch are fed by the same signal SC\[6\]~4" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477666485679 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 287 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477666485679 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs3\[0\] GND " "Pin \"display_segs3\[0\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs3\[1\] VCC " "Pin \"display_segs3\[1\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs3\[2\] VCC " "Pin \"display_segs3\[2\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs3\[3\] GND " "Pin \"display_segs3\[3\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs3\[4\] GND " "Pin \"display_segs3\[4\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs3\[5\] GND " "Pin \"display_segs3\[5\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs3\[6\] GND " "Pin \"display_segs3\[6\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[0\] GND " "Pin \"display_segs4\[0\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[1\] GND " "Pin \"display_segs4\[1\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[2\] VCC " "Pin \"display_segs4\[2\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[3\] VCC " "Pin \"display_segs4\[3\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[4\] GND " "Pin \"display_segs4\[4\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[5\] GND " "Pin \"display_segs4\[5\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs4\[6\] VCC " "Pin \"display_segs4\[6\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[0\] GND " "Pin \"display_segs5\[0\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[1\] GND " "Pin \"display_segs5\[1\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[2\] VCC " "Pin \"display_segs5\[2\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[3\] GND " "Pin \"display_segs5\[3\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[4\] GND " "Pin \"display_segs5\[4\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[5\] VCC " "Pin \"display_segs5\[5\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs5\[6\] GND " "Pin \"display_segs5\[6\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[0\] GND " "Pin \"display_segs6\[0\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[1\] GND " "Pin \"display_segs6\[1\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[2\] GND " "Pin \"display_segs6\[2\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[3\] GND " "Pin \"display_segs6\[3\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[4\] GND " "Pin \"display_segs6\[4\]\" is stuck at GND" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[5\] VCC " "Pin \"display_segs6\[5\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_segs6\[6\] VCC " "Pin \"display_segs6\[6\]\" is stuck at VCC" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1477666487300 "|microprocessor|display_segs6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1477666487300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1477666487743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477666495885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477666495885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2726 " "Implemented 2726 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477666496107 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477666496107 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2681 " "Implemented 2681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477666496107 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477666496107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 210 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 210 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "817 " "Peak virtual memory: 817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477666496220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 12:54:56 2016 " "Processing ended: Fri Oct 28 12:54:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477666496220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477666496220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477666496220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477666496220 ""}
