<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="dma_ps.cpp:8:8" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="mem" VarName="A" ParentFunc="activ(hls::vector&lt;float, 16ul&gt;*, int, int, int)" OrigID="LAA.load.4" OrigAccess-DebugLoc="dma_ps.cpp:8:8" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="dma_ps.cpp:15:11" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="mem" VarName="A" ParentFunc="activ(hls::vector&lt;float, 16ul&gt;*, int, int, int)" OrigID="for.inc13.store.67" OrigAccess-DebugLoc="dma_ps.cpp:15:11" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="dma_ps.cpp:51:23" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem" VarName="mem" LoopLoc="dma_ps.cpp:51:23" LoopName="VITIS_LOOP_51_8" ParentFunc="matmul(hls::vector&lt;float, 16ul&gt;*, int, int, int, int)" OrigID="VITIS_LOOP_55_9.load.264" OrigAccess-DebugLoc="dma_ps.cpp:54:13" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="dma_ps.cpp:42:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem" VarName="mem" LoopLoc="dma_ps.cpp:42:22" LoopName="VITIS_LOOP_42_6" ParentFunc="matmul(hls::vector&lt;float, 16ul&gt;*, int, int, int, int)" OrigID="VITIS_LOOP_45_7.load.279" OrigAccess-DebugLoc="dma_ps.cpp:44:13" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="dma_ps.cpp:64:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem" VarName="mem" LoopLoc="dma_ps.cpp:64:22" LoopName="VITIS_LOOP_64_10" ParentFunc="matmul(hls::vector&lt;float, 16ul&gt;*, int, int, int, int)" OrigID="VITIS_LOOP_68_11.load.10" OrigAccess-DebugLoc="dma_ps.cpp:67:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="dma_ps.cpp:64:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="mem" VarName="mem" LoopLoc="dma_ps.cpp:64:22" LoopName="VITIS_LOOP_64_10" ParentFunc="matmul(hls::vector&lt;float, 16ul&gt;*, int, int, int, int)" OrigID="for.inc114.store.65" OrigAccess-DebugLoc="dma_ps.cpp:72:39" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="dma_ps.cpp:85:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="dma_ps.cpp:85:19" LoopName="VITIS_LOOP_85_1" ParentFunc="acti_proc(ap_int&lt;64&gt;*, hls::vector&lt;float, 16ul&gt;*)"/>
</VitisHLS:BurstInfo>

