{"vcs1":{"timestamp_begin":1719327189.185881566, "rt":1.98, "ut":0.18, "st":0.18}}
{"vcselab":{"timestamp_begin":1719327191.239761864, "rt":1.91, "ut":0.22, "st":0.15}}
{"link":{"timestamp_begin":1719327193.213413571, "rt":0.14, "ut":0.08, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1719327188.899381874}
{"VCS_COMP_START_TIME": 1719327188.899381874}
{"VCS_COMP_END_TIME": 1719327193.479971836}
{"VCS_USER_OPTIONS": "-sverilog -lca -debug_access+all -Mdir=sim_build/csrc -o sim_build/simv src/tb_pc.sv src/pc.sv"}
{"vcs1": {"peak_mem": 384540}}
{"vcselab": {"peak_mem": 245452}}
