verilog work ../../clk_wiz_v3_6_1.v
verilog work ../example_design/clk_wiz_v3_6_1_exdes.v
