#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed May 31 23:12:06 2017
# Process ID: 17517
# Current directory: /home/netarchlab/p4fpga/p4fpga/examples/simple_router/kc705
# Command line: vivado -notrace -mode batch -source /home/netarchlab/p4fpga/connectal/scripts/connectal-synth-pcie.tcl
# Log file: /home/netarchlab/p4fpga/p4fpga/examples/simple_router/kc705/vivado.log
# Journal file: /home/netarchlab/p4fpga/p4fpga/examples/simple_router/kc705/vivado.jou
#-----------------------------------------------------------
source /home/netarchlab/p4fpga/connectal/scripts/connectal-synth-pcie.tcl -notrace
core was generated by vivado 2015.4, currently running vivado 2015.4
Core generated: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
Core requested: pcie_7x 3.2 CONFIG.mode_selection Advanced CONFIG.ASPM_Optionality true CONFIG.Disable_Tx_ASPM_L0s true CONFIG.Buf_Opt_BMA true CONFIG.Bar0_64bit true CONFIG.Bar0_Size 16 CONFIG.Bar0_Scale Kilobytes CONFIG.Bar2_64bit true CONFIG.Bar2_Enabled true CONFIG.Bar2_Scale Megabytes CONFIG.Bar2_Size 1 CONFIG.Base_Class_Menu Memory_controller CONFIG.Device_ID c100 CONFIG.IntX_Generation false CONFIG.MSI_Enabled false CONFIG.MSIx_Enabled true CONFIG.MSIx_PBA_Offset 1f0 CONFIG.MSIx_Table_Offset 200 CONFIG.MSIx_Table_Size 10 CONFIG.Maximum_Link_Width X8 CONFIG.Subsystem_ID a705 CONFIG.Subsystem_Vendor_ID 1be7 CONFIG.Use_Class_Code_Lookup_Assistant false CONFIG.Vendor_ID 1be7
generate_ip 0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'pcie_7x_0' generated file not found '/home/netarchlab/connectalip/kc705/pcie_7x_0/pcie_7x_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pcie_7x_0' generated file not found '/home/netarchlab/connectalip/kc705/pcie_7x_0/pcie_7x_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pcie_7x_0' generated file not found '/home/netarchlab/connectalip/kc705/pcie_7x_0/pcie_7x_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pcie_7x_0' generated file not found '/home/netarchlab/connectalip/kc705/pcie_7x_0/pcie_7x_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'pcie_7x_0' generated file not found '/home/netarchlab/connectalip/kc705/pcie_7x_0/pcie_7x_0_sim_netlist.v'. Please regenerate to continue.
RUNNING: synth_ip
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top pcie_7x_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
WARNING: [Common 17-348] Failed to get the license for feature 'Synthesis' and/or device 'xc7k325t'
6 Infos, 6 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xc7k325t'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.
ERROR: [Vivado 12-398] No designs are open
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/netarchlab/p4fpga/p4fpga/examples/simple_router/kc705/.Xil/Vivado-17517-ubuntu/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 31 23:12:13 2017...
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
AFTER: synth_ip
INFO: [Common 17-206] Exiting Vivado at Wed May 31 23:12:13 2017...
