Warning (10268): Verilog HDL information at FSM.v(76): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Projects/FSM/FSM.v Line: 76
