---
rw_wire_assign_1_dim:
    rtl: |
        // Assign register-activation signals
        assign {path}_reg_active{genvars} = addr == {addr};

        assign {path}_sw_wr = {path}_reg_active && r_vld;
        assign {path}_sw_rd = {path}_reg_active && w_vld;
    signals:
        - name: '{path}_sw_wr'
          signal_type: 'logic'
        - name: '{path}_sw_rd'
          signal_type: 'logic'
        - name: '{path}_reg_active'
          signal_type: 'logic'
    input_ports:
    output_ports:
rw_wire_assign_multi_dim: 
    rtl: |
    
        // Assign register-activation signals
        assign {path}_reg_active{genvars} = addr == {addr}+({genvars_sum});

        assign {path}_sw_wr{genvars} = {path}_reg_active{genvars} && r_vld;
        assign {path}_sw_rd{genvars} = {path}_reg_active{genvars} && w_vld;
    signals:
        - name: '{path}_sw_wr'
          signal_type: 'logic'
        - name: '{path}_sw_rd'
          signal_type: 'logic'
        - name: '{path}_reg_active'
          signal_type: 'logic'
    input_ports:
    output_ports:
reg_comment: |-

    /*******************************************************************
     *******************************************************************
     * REGISTER              : {name}
     * DIMENSION             : {dimensions}
     * DEPTHS (per dimension): {depth}
     *******************************************************************
     *******************************************************************/
generate_for_start: |-
    for ({iterator} = 0; {iterator} < {limit}; {iterator}++)
    begin
generate_for_end: |-
    end // of for loop with iterator {dimension}
signal_declaration: |-
    {type:{signal_width}} {name:{name_width}}{unpacked_dim};
