Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd" into library work
Parsing entity <TLB>.
Parsing architecture <Behavioral> of entity <tlb>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Rom.vhd" into library work
Parsing entity <Rom>.
Parsing architecture <Behavioral> of entity <rom>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd" into library work
Parsing entity <Device_Ram2>.
Parsing architecture <Behavioral> of entity <device_ram2>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd" into library work
Parsing entity <Device_Ram1>.
Parsing architecture <Behavioral> of entity <device_ram1>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd" into library work
Parsing entity <Device_Flash>.
Parsing architecture <Behavioral> of entity <device_flash>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_COM.vhd" into library work
Parsing entity <Device_COM>.
Parsing architecture <Behavioral> of entity <device_com>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\RegistersFile.vhd" into library work
Parsing entity <RegistersFile>.
Parsing architecture <Behavioral> of entity <registersfile>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\MUL.vhd" into library work
Parsing entity <MUL>.
Parsing architecture <Behavioral> of entity <mul>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd" into library work
Parsing entity <mm_manager>.
Parsing architecture <Behavioral> of entity <mm_manager>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Extend.vhd" into library work
Parsing entity <Extend>.
Parsing architecture <Behavioral> of entity <extend>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" into library work
Parsing entity <Controller>.
Parsing architecture <Behavioral> of entity <controller>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Clock.vhd" into library work
Parsing entity <Clock>.
Parsing architecture <Behavioral> of entity <clock>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 85: Using initial value '0' for clk_com since it is never assigned
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 376: ctrl_bitmap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 378: mm_bitmap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 380: reg_bitmap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 382: host_bitmap should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 384: cp0_bitmap should be on the sensitivity list of the process

Elaborating entity <Clock> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Clock.vhd" Line 81. Case statement is complete. others clause is never selected

Elaborating entity <mm_manager> (architecture <Behavioral>) from library <work>.

Elaborating entity <TLB> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd" Line 114. Case statement is complete. others clause is never selected

Elaborating entity <Rom> (architecture <Behavioral>) from library <work>.

Elaborating entity <Device_Ram1> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd" Line 94. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd" Line 109. Case statement is complete. others clause is never selected

Elaborating entity <Device_Ram2> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd" Line 94. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd" Line 109. Case statement is complete. others clause is never selected

Elaborating entity <Device_Flash> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd" Line 186. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd" Line 217. Case statement is complete. others clause is never selected

Elaborating entity <Device_COM> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd" Line 463. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd" Line 501. Case statement is complete. others clause is never selected

Elaborating entity <RegistersFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUL> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\MUL.vhd" Line 95. Case statement is complete. others clause is never selected

Elaborating entity <Controller> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" Line 611. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" Line 824. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" Line 895. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd" Line 919. Case statement is complete. others clause is never selected

Elaborating entity <Extend> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 581: sw should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 619. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 638. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 658. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 661. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 747. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 787. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 801. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 882: index should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 884: entrylo0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 886: entrylo1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 888: badvaddr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 890: count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 892: entryhi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 894: compare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 896: status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 898: cause should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 900: epc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 902: ebase should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 904: lo should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 906: hi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 908: pc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 910: rpc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 912: aluout should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 913. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 919: index should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 921: entrylo0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 923: entrylo1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 925: badvaddr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 927: count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 929: entryhi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 931: compare should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 933: status should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 935: cause should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 937: epc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 939: ebase should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 941: lo should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 943: hi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 945: pc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 947: rpc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 949: aluout should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 950. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 961: pcwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 963: iord should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 965: tlbwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 967: memread should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 969: memwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 971: memdatasrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 973: memaddrsrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 975: irwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 977: regdst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 979: regdatasrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 981: regwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 983: alusrca should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 985: alusrcb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 987: pcsrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 989: pcwritecond should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 991: hisrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 993: losrc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 995: hiwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 997: lowrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 999: aluop should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1001: extendop should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1003: aluoutwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1005: rpcwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1007: cp0write should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1009: exc_code should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1011: epcwrite should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1013: set_cause should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1015: set_exl should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1017: cause_ip should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1019: timer_int should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1020: com_int should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1022: mem_error should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1033: instructions should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1035: instructions should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1041: data_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1043: data_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1047: data_out should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1049: data_out should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1051. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1056: regdstx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1059: regdatasrcx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1061: regdatasrcx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1063: regdata1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1065: regdata1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1067: regdata2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1069: regdata2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1077: alusrcax should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1079: alusrcax should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1083: alusrcbx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1085: alusrcbx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1090: aluresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1092: aluresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1097: mul_start should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1098: mul_ready should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1103: mulresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1105: mulresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1107: mulresult should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1109: mulresult should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1110. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1117: immediate should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1119: immediate should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1121: c should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1123: c should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd" Line 1124. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\CPU.vhd".
    Found 32-bit register for signal <Status>.
    Found 32-bit register for signal <Count>.
    Found 32-bit register for signal <Index>.
    Found 32-bit register for signal <EntryLo0>.
    Found 32-bit register for signal <EntryLo1>.
    Found 32-bit register for signal <EntryHi>.
    Found 32-bit register for signal <Cause>.
    Found 32-bit register for signal <EPC>.
    Found 1-bit register for signal <d_state>.
    Found 1-bit register for signal <timer_Int>.
    Found 1-bit register for signal <enable_debug>.
    Found 32-bit register for signal <ALUOut>.
    Found 32-bit register for signal <instructions>.
    Found 32-bit register for signal <RPC>.
    Found 32-bit register for signal <HI>.
    Found 32-bit register for signal <LO>.
    Found 1-bit register for signal <PC<31>>.
    Found 1-bit register for signal <PC<30>>.
    Found 1-bit register for signal <PC<29>>.
    Found 1-bit register for signal <PC<28>>.
    Found 1-bit register for signal <PC<27>>.
    Found 1-bit register for signal <PC<26>>.
    Found 1-bit register for signal <PC<25>>.
    Found 1-bit register for signal <PC<24>>.
    Found 1-bit register for signal <PC<23>>.
    Found 1-bit register for signal <PC<22>>.
    Found 1-bit register for signal <PC<21>>.
    Found 1-bit register for signal <PC<20>>.
    Found 1-bit register for signal <PC<19>>.
    Found 1-bit register for signal <PC<18>>.
    Found 1-bit register for signal <PC<17>>.
    Found 1-bit register for signal <PC<16>>.
    Found 1-bit register for signal <PC<15>>.
    Found 1-bit register for signal <PC<14>>.
    Found 1-bit register for signal <PC<13>>.
    Found 1-bit register for signal <PC<12>>.
    Found 1-bit register for signal <PC<11>>.
    Found 1-bit register for signal <PC<10>>.
    Found 1-bit register for signal <PC<9>>.
    Found 1-bit register for signal <PC<8>>.
    Found 1-bit register for signal <PC<7>>.
    Found 1-bit register for signal <PC<6>>.
    Found 1-bit register for signal <PC<5>>.
    Found 1-bit register for signal <PC<4>>.
    Found 1-bit register for signal <PC<3>>.
    Found 1-bit register for signal <PC<2>>.
    Found 1-bit register for signal <PC<1>>.
    Found 1-bit register for signal <PC<0>>.
    Found 32-bit adder for signal <Count[31]_GND_5_o_add_9_OUT> created at line 544.
    Found 32-bit adder for signal <EBase[31]_GND_5_o_add_27_OUT> created at line 618.
    Found 32-bit subtractor for signal <GND_5_o_GND_5_o_sub_63_OUT<31:0>> created at line 856.
    Found 16-bit 7-to-1 multiplexer for signal <SW[10]_GND_5_o_wide_mux_7_OUT> created at line 374.
    Found 32-bit 7-to-1 multiplexer for signal <PCSrc[2]_PC[31]_wide_mux_16_OUT> created at line 585.
    Found 32-bit 8-to-1 multiplexer for signal <PCWriteCond[2]_EBase[31]_wide_mux_28_OUT> created at line 583.
    Found 32-bit 4-to-1 multiplexer for signal <ALUResult[1]_RegData2[7]_wide_mux_35_OUT> created at line 649.
    Found 5-bit 4-to-1 multiplexer for signal <RegDstx> created at line 679.
    Found 32-bit 4-to-1 multiplexer for signal <ALUResult[1]_GND_5_o_wide_mux_44_OUT> created at line 718.
    Found 32-bit 8-to-1 multiplexer for signal <RegDataSrcx> created at line 709.
    Found 32-bit 4-to-1 multiplexer for signal <ALUSrcAx> created at line 762.
    Found 16-bit 16-to-1 multiplexer for signal <SW[3]_ALUOut[15]_wide_mux_80_OUT> created at line 880.
    Found 16-bit 16-to-1 multiplexer for signal <SW[3]_ALUOut[31]_wide_mux_81_OUT> created at line 917.
    Found 16-bit 32-to-1 multiplexer for signal <ctrl_bitmap> created at line 959.
    Found 16-bit 8-to-1 multiplexer for signal <SW[2]_RegData2[31]_wide_mux_90_OUT> created at line 1054.
    Found 16-bit 4-to-1 multiplexer for signal <SW[1]_MULResult[63]_wide_mux_96_OUT> created at line 1101.
    Found 16-bit 4-to-1 multiplexer for signal <SW[1]_C[31]_wide_mux_98_OUT> created at line 1115.
    Found 16-bit 7-to-1 multiplexer for signal <host_bitmap> created at line 1030.
WARNING:Xst:737 - Found 1-bit latch for signal <Compare<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator equal for signal <Count[31]_Compare[31]_equal_11_o> created at line 545
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 451 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred  75 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <Clock>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Clock.vhd".
    Summary:
	no macro.
Unit <Clock> synthesized.

Synthesizing Unit <mm_manager>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\mm_manager.vhd".
WARNING:Xst:647 - Input <Status<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready>.
    Found 2-bit register for signal <mem_error>.
    Found 32-bit register for signal <BadVAddr>.
    Found 1-bit register for signal <ram1Read>.
    Found 1-bit register for signal <ram1Write>.
    Found 1-bit register for signal <ram2Read>.
    Found 1-bit register for signal <ram2Write>.
    Found 1-bit register for signal <flashRead>.
    Found 1-bit register for signal <flashWrite>.
    Found 1-bit register for signal <comRead>.
    Found 1-bit register for signal <comWrite>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_307>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_308>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_309>.
    Found 1-bit register for signal <flag[2]_clk_cpu_DFF_310>.
    Found 32-bit register for signal <Data_out>.
    Found 4-bit register for signal <bitmapx>.
    Found 8x1-bit Read Only RAM for signal <flag[2]_GND_280_o_Mux_53_o>
    Found 16x7-bit Read Only RAM for signal <DYP1>
    Found 1-bit 7-to-1 multiplexer for signal <flag[2]_GND_7_o_Mux_24_o> created at line 358.
    Found 16-bit 4-to-1 multiplexer for signal <SW[5]_PWR_7_o_wide_mux_63_OUT> created at line 473.
    Found 4-bit 5-to-1 multiplexer for signal <_n0244> created at line 358.
    Found 1-bit tristate buffer for signal <bitmapx<3>> created at line 326
    Found 1-bit tristate buffer for signal <bitmapx<2>> created at line 326
    Found 1-bit tristate buffer for signal <bitmapx<1>> created at line 326
    Found 1-bit tristate buffer for signal <bitmapx<0>> created at line 326
    Found 32-bit comparator lessequal for signal <n0000> created at line 318
    Found 32-bit comparator lessequal for signal <n0002> created at line 318
    Found 32-bit comparator lessequal for signal <n0005> created at line 319
    Found 32-bit comparator lessequal for signal <n0007> created at line 320
    Found 32-bit comparator lessequal for signal <n0009> created at line 320
    Found 32-bit comparator lessequal for signal <n0012> created at line 321
    Found 32-bit comparator lessequal for signal <n0014> created at line 321
    Summary:
	inferred   2 RAM(s).
	inferred  83 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <mm_manager> synthesized.

Synthesizing Unit <TLB>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\TLB.vhd".
WARNING:Xst:647 - Input <Index<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo0<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryLo1<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EntryHi<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 63-bit register for signal <tlb<15>>.
    Found 63-bit register for signal <tlb<14>>.
    Found 63-bit register for signal <tlb<13>>.
    Found 63-bit register for signal <tlb<12>>.
    Found 63-bit register for signal <tlb<11>>.
    Found 63-bit register for signal <tlb<10>>.
    Found 63-bit register for signal <tlb<9>>.
    Found 63-bit register for signal <tlb<8>>.
    Found 63-bit register for signal <tlb<7>>.
    Found 63-bit register for signal <tlb<6>>.
    Found 63-bit register for signal <tlb<5>>.
    Found 63-bit register for signal <tlb<4>>.
    Found 63-bit register for signal <tlb<3>>.
    Found 63-bit register for signal <tlb<2>>.
    Found 63-bit register for signal <tlb<1>>.
    Found 63-bit register for signal <tlb<0>>.
INFO:Xst:3019 - HDL ADVISOR - 1008 flip-flops were inferred for signal <tlb>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 63-bit 16-to-1 multiplexer for signal <n1089> created at line 112.
    Found 16-bit 4-to-1 multiplexer for signal <bitmap> created at line 104.
    Found 32-bit comparator lessequal for signal <n0000> created at line 59
    Found 32-bit comparator greater for signal <Vaddr[31]_PWR_8_o_LessThan_2_o> created at line 59
    Summary:
	inferred 1008 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <TLB> synthesized.

Synthesizing Unit <Rom>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Rom.vhd".
WARNING:Xst:647 - Input <Paddr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <Rom> synthesized.

Synthesizing Unit <Device_Ram1>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram1.vhd".
    Found 1-bit register for signal <Ram1_Ready>.
    Found 1-bit register for signal <Ram1OE>.
    Found 1-bit register for signal <Ram1WE>.
    Found 3-bit register for signal <Ram1_State>.
    Found 20-bit register for signal <Ram1Addr>.
    Found 32-bit register for signal <Ram1_State[2]_dff_12_OUT>.
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_126>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_127>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_128>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_129>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_130>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_131>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_132>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_133>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_134>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_135>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_136>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_137>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_138>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_139>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_140>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_141>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_142>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_143>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_144>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_145>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_146>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_147>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_148>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_149>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_150>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_151>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_152>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_153>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_154>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_155>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_156>.
    Found 1-bit register for signal <Ram1_State[2]_clk_DFF_157>.
    Found 1-bit register for signal <Ram1EN>.
    Found finite state machine <FSM_0> for signal <Ram1_State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_Ram1Write_OR_32_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | ram1_init                                      |
    | Power Up State     | ram1_init                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Ram1Data<31>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<30>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<29>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<28>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<27>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<26>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<25>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<24>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<23>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<22>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<21>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<20>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<19>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<18>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<17>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<16>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<15>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<14>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<13>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<12>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<11>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<10>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<9>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<8>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<7>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<6>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<5>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<4>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<3>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<2>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<1>> created at line 54
    Found 1-bit tristate buffer for signal <Ram1Data<0>> created at line 54
    Summary:
	inferred 120 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_Ram1> synthesized.

Synthesizing Unit <Device_Ram2>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Ram2.vhd".
    Found 1-bit register for signal <Ram2_Ready>.
    Found 1-bit register for signal <Ram2OE>.
    Found 1-bit register for signal <Ram2WE>.
    Found 3-bit register for signal <Ram2_State>.
    Found 20-bit register for signal <Ram2Addr>.
    Found 32-bit register for signal <Ram2_State[2]_dff_12_OUT>.
    Found 32-bit register for signal <data_out>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_162>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_163>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_164>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_165>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_166>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_167>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_168>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_169>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_170>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_171>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_172>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_173>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_174>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_175>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_176>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_177>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_178>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_179>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_180>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_181>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_182>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_183>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_184>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_185>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_186>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_187>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_188>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_189>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_190>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_191>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_192>.
    Found 1-bit register for signal <Ram2_State[2]_clk_DFF_193>.
    Found 1-bit register for signal <Ram2EN>.
    Found finite state machine <FSM_1> for signal <Ram2_State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_Ram2Write_OR_33_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | ram2_init                                      |
    | Power Up State     | ram2_init                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Ram2Data<31>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<30>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<29>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<28>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<27>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<26>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<25>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<24>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<23>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<22>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<21>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<20>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<19>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<18>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<17>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<16>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<15>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<14>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<13>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<12>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<11>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<10>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<9>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<8>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<7>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<6>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<5>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<4>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<3>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<2>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<1>> created at line 54
    Found 1-bit tristate buffer for signal <Ram2Data<0>> created at line 54
    Summary:
	inferred 120 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_Ram2> synthesized.

Synthesizing Unit <Device_Flash>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_Flash.vhd".
WARNING:Xst:647 - Input <Paddr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <FlashOE>.
    Found 2-bit register for signal <cond_flash>.
    Found 5-bit register for signal <flash_state>.
    Found 16-bit register for signal <flash_state[4]_dff_21_OUT>.
    Found 23-bit register for signal <FlashAddr>.
    Found 32-bit register for signal <Data_out>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_243>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_244>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_245>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_246>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_247>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_248>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_249>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_250>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_251>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_252>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_253>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_254>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_255>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_256>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_257>.
    Found 1-bit register for signal <flash_state[4]_clk_DFF_258>.
    Found 1-bit register for signal <Flash_Ready>.
    Found 1-bit register for signal <FlashWE>.
    Found finite state machine <FSM_2> for signal <flash_state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 26                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_FlashWrite_OR_34_o (positive)              |
    | Reset type         | asynchronous                                   |
    | Reset State        | flash_init                                     |
    | Power Up State     | flash_init                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit adder for signal <Paddr[22]_GND_143_o_add_7_OUT> created at line 150.
    Found 2-bit adder for signal <cond_flash[1]_GND_143_o_add_10_OUT> created at line 158.
    Found 4x1-bit Read Only RAM for signal <cond_flash[1]_GND_144_o_Mux_29_o>
    Found 1-bit tristate buffer for signal <FlashData<15>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<14>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<13>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<12>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<11>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<10>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<9>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<8>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<7>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<6>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<5>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<4>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<3>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<2>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<1>> created at line 69
    Found 1-bit tristate buffer for signal <FlashData<0>> created at line 69
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_Flash> synthesized.

Synthesizing Unit <Device_COM>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Device_COM.vhd".
    Found 2-bit register for signal <com_status>.
    Found 1-bit register for signal <wrn>.
    Found 32-bit register for signal <fr_state[2]_dff_14_OUT>.
    Found 1-bit register for signal <COM_Ready>.
    Found 32-bit register for signal <Data_out>.
    Found 3-bit register for signal <fr_state>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_262>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_263>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_264>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_265>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_266>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_267>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_268>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_269>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_270>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_271>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_272>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_273>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_274>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_275>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_276>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_277>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_278>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_279>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_280>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_281>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_282>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_283>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_284>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_285>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_286>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_287>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_288>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_289>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_290>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_291>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_292>.
    Found 1-bit register for signal <fr_state[2]_clk_DFF_293>.
    Found 1-bit register for signal <rdn>.
INFO:Xst:1799 - State recv2 is never reached in FSM <fr_state>.
    Found finite state machine <FSM_3> for signal <fr_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | COM_Write_rst_OR_52_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | com_init                                       |
    | Power Up State     | com_init                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <Ram1Data<31>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<30>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<29>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<28>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<27>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<26>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<25>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<24>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<23>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<22>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<21>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<20>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<19>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<18>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<17>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<16>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<15>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<14>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<13>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<12>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<11>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<10>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<9>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<8>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<7>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<6>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<5>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<4>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<3>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<2>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<1>> created at line 64
    Found 1-bit tristate buffer for signal <Ram1Data<0>> created at line 64
    Found 1-bit tristate buffer for signal <bitmap<3>> created at line 140
    Found 1-bit tristate buffer for signal <bitmap<2>> created at line 140
    Found 1-bit tristate buffer for signal <bitmap<1>> created at line 140
    Found 1-bit tristate buffer for signal <bitmap<0>> created at line 140
    Summary:
	inferred 101 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred  36 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <Device_COM> synthesized.

Synthesizing Unit <RegistersFile>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\RegistersFile.vhd".
    Found 32-bit register for signal <reg<30>>.
    Found 32-bit register for signal <reg<29>>.
    Found 32-bit register for signal <reg<28>>.
    Found 32-bit register for signal <reg<27>>.
    Found 32-bit register for signal <reg<26>>.
    Found 32-bit register for signal <reg<25>>.
    Found 32-bit register for signal <reg<24>>.
    Found 32-bit register for signal <reg<23>>.
    Found 32-bit register for signal <reg<22>>.
    Found 32-bit register for signal <reg<21>>.
    Found 32-bit register for signal <reg<20>>.
    Found 32-bit register for signal <reg<19>>.
    Found 32-bit register for signal <reg<18>>.
    Found 32-bit register for signal <reg<17>>.
    Found 32-bit register for signal <reg<16>>.
    Found 32-bit register for signal <reg<15>>.
    Found 32-bit register for signal <reg<14>>.
    Found 32-bit register for signal <reg<13>>.
    Found 32-bit register for signal <reg<12>>.
    Found 32-bit register for signal <reg<11>>.
    Found 32-bit register for signal <reg<10>>.
    Found 32-bit register for signal <reg<9>>.
    Found 32-bit register for signal <reg<8>>.
    Found 32-bit register for signal <reg<7>>.
    Found 32-bit register for signal <reg<6>>.
    Found 32-bit register for signal <reg<5>>.
    Found 32-bit register for signal <reg<4>>.
    Found 32-bit register for signal <reg<3>>.
    Found 32-bit register for signal <reg<2>>.
    Found 32-bit register for signal <reg<1>>.
    Found 32-bit register for signal <reg<31>>.
    Found 32-bit 32-to-1 multiplexer for signal <RegData1> created at line 56.
    Found 32-bit 32-to-1 multiplexer for signal <RegData2> created at line 57.
    Found 32-bit 32-to-1 multiplexer for signal <n0142> created at line 74.
    WARNING:Xst:2404 -  FFs/Latches <reg<0><1:32>> (without init value) have a constant value of 0 in block <RegistersFile>.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RegistersFile> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\ALU.vhd".
    Found 32-bit adder for signal <srcA[31]_srcB[31]_add_0_OUT> created at line 49.
    Found 32-bit subtractor for signal <GND_295_o_GND_295_o_sub_2_OUT<31:0>> created at line 51.
    Found 32-bit shifter logical left for signal <srcA[31]_srcB[31]_shift_left_6_OUT> created at line 61
    Found 32-bit shifter arithmetic right for signal <srcA[31]_srcB[31]_shift_right_7_OUT> created at line 63
    Found 32-bit shifter logical right for signal <srcA[31]_srcB[31]_shift_right_8_OUT> created at line 65
    Found 32-bit 13-to-1 multiplexer for signal <result> created at line 47.
    Found 32-bit comparator greater for signal <srcB[31]_srcA[31]_LessThan_11_o> created at line 69
    Found 32-bit comparator equal for signal <srcA[31]_srcB[31]_equal_14_o> created at line 75
    Found 32-bit comparator greater for signal <srcA[31]_srcB[31]_LessThan_15_o> created at line 77
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <MUL>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\MUL.vhd".
    Found 64-bit register for signal <R>.
    Found 64-bit register for signal <ans>.
    Found 1-bit register for signal <c>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <ready>.
    Found 5-bit register for signal <cond>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | start_rst_OR_285_o (positive)                  |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0                                            |
    | Power Up State     | st0                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <ans[63]_A[31]_add_0_OUT> created at line 76.
    Found 5-bit adder for signal <cond[4]_GND_298_o_add_2_OUT> created at line 82.
    Found 32-bit subtractor for signal <GND_298_o_GND_298_o_sub_2_OUT<31:0>> created at line 78.
    Found 64-bit 3-to-1 multiplexer for signal <state[1]_X_290_o_wide_mux_6_OUT> created at line 67.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred 129 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MUL> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Controller.vhd".
WARNING:Xst:647 - Input <Status<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<14:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Status<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <g_state>.
    Found 1-bit register for signal <PCWrite>.
    Found 1-bit register for signal <IorD>.
    Found 1-bit register for signal <TLBWrite>.
    Found 1-bit register for signal <MemRead>.
    Found 1-bit register for signal <MemWrite>.
    Found 1-bit register for signal <MemDataSrc>.
    Found 2-bit register for signal <MemAddrSrc>.
    Found 1-bit register for signal <IRWrite>.
    Found 2-bit register for signal <RegDst>.
    Found 3-bit register for signal <RegDataSrc>.
    Found 1-bit register for signal <RegWrite>.
    Found 2-bit register for signal <ALUSrcA>.
    Found 3-bit register for signal <ALUSrcB>.
    Found 4-bit register for signal <ALUOp>.
    Found 3-bit register for signal <ExtendOp>.
    Found 3-bit register for signal <PCSrc>.
    Found 3-bit register for signal <PCWriteCond>.
    Found 1-bit register for signal <HISrc>.
    Found 1-bit register for signal <LOSrc>.
    Found 1-bit register for signal <HIWrite>.
    Found 1-bit register for signal <LOWrite>.
    Found 1-bit register for signal <ALUOutWrite>.
    Found 1-bit register for signal <RPCWrite>.
    Found 1-bit register for signal <CP0Write>.
    Found 5-bit register for signal <exc_code>.
    Found 1-bit register for signal <EPCWrite>.
    Found 1-bit register for signal <MUL_start>.
    Found 1-bit register for signal <set_Cause>.
    Found 1-bit register for signal <set_EXL>.
    Found 6-bit register for signal <cause_IP>.
    Found finite state machine <FSM_5> for signal <g_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 118                                            |
    | Inputs             | 42                                             |
    | Outputs            | 24                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | initialize                                     |
    | Power Up State     | initialize                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  55 D-type flip-flop(s).
	inferred 107 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Controller> synthesized.

Synthesizing Unit <Extend>.
    Related source file is "C:\Users\lx\Desktop\CPU_works\FPGA\CPU_project\Extend.vhd".
    Found 32-bit 7-to-1 multiplexer for signal <immediate> created at line 43.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Extend> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port Read Only RAM                 : 1
 16x7-bit single-port Read Only RAM                    : 1
 4x1-bit single-port Read Only RAM                     : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 9
 2-bit adder                                           : 1
 22-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 2
 5-bit adder                                           : 1
# Registers                                            : 286
 1-bit register                                        : 195
 16-bit register                                       : 1
 2-bit register                                        : 6
 20-bit register                                       : 2
 23-bit register                                       : 1
 3-bit register                                        : 5
 32-bit register                                       : 53
 4-bit register                                        : 2
 5-bit register                                        : 2
 6-bit register                                        : 1
 63-bit register                                       : 16
 64-bit register                                       : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 13
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 8
# Multiplexers                                         : 400
 1-bit 2-to-1 multiplexer                              : 179
 1-bit 7-to-1 multiplexer                              : 1
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 23
 16-bit 32-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 4
 16-bit 7-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 22
 23-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 38
 32-bit 2-to-1 multiplexer                             : 59
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 17
 4-bit 5-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 31
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 63-bit 16-to-1 multiplexer                            : 1
 64-bit 3-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Tristates                                            : 120
 1-bit tristate buffer                                 : 120
# FSMs                                                 : 6
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Ram1_State[2]_clk_DFF_126> in Unit <u3> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram1_State[2]_clk_DFF_127> <Ram1_State[2]_clk_DFF_128> <Ram1_State[2]_clk_DFF_131> <Ram1_State[2]_clk_DFF_129> <Ram1_State[2]_clk_DFF_130> <Ram1_State[2]_clk_DFF_132> <Ram1_State[2]_clk_DFF_133> <Ram1_State[2]_clk_DFF_134> <Ram1_State[2]_clk_DFF_135> <Ram1_State[2]_clk_DFF_136> <Ram1_State[2]_clk_DFF_137> <Ram1_State[2]_clk_DFF_140> <Ram1_State[2]_clk_DFF_138> <Ram1_State[2]_clk_DFF_139> <Ram1_State[2]_clk_DFF_141> <Ram1_State[2]_clk_DFF_142> <Ram1_State[2]_clk_DFF_143> <Ram1_State[2]_clk_DFF_144> <Ram1_State[2]_clk_DFF_145> <Ram1_State[2]_clk_DFF_146> <Ram1_State[2]_clk_DFF_149> <Ram1_State[2]_clk_DFF_147> <Ram1_State[2]_clk_DFF_148> <Ram1_State[2]_clk_DFF_150> <Ram1_State[2]_clk_DFF_151> <Ram1_State[2]_clk_DFF_152> <Ram1_State[2]_clk_DFF_153> <Ram1_State[2]_clk_DFF_154> <Ram1_State[2]_clk_DFF_155> <Ram1_State[2]_clk_DFF_156> <Ram1_State[2]_clk_DFF_157> 
INFO:Xst:2261 - The FF/Latch <Ram2_State[2]_clk_DFF_162> in Unit <u4> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram2_State[2]_clk_DFF_163> <Ram2_State[2]_clk_DFF_164> <Ram2_State[2]_clk_DFF_167> <Ram2_State[2]_clk_DFF_165> <Ram2_State[2]_clk_DFF_166> <Ram2_State[2]_clk_DFF_168> <Ram2_State[2]_clk_DFF_169> <Ram2_State[2]_clk_DFF_170> <Ram2_State[2]_clk_DFF_171> <Ram2_State[2]_clk_DFF_172> <Ram2_State[2]_clk_DFF_173> <Ram2_State[2]_clk_DFF_176> <Ram2_State[2]_clk_DFF_174> <Ram2_State[2]_clk_DFF_175> <Ram2_State[2]_clk_DFF_177> <Ram2_State[2]_clk_DFF_178> <Ram2_State[2]_clk_DFF_179> <Ram2_State[2]_clk_DFF_180> <Ram2_State[2]_clk_DFF_181> <Ram2_State[2]_clk_DFF_182> <Ram2_State[2]_clk_DFF_185> <Ram2_State[2]_clk_DFF_183> <Ram2_State[2]_clk_DFF_184> <Ram2_State[2]_clk_DFF_186> <Ram2_State[2]_clk_DFF_187> <Ram2_State[2]_clk_DFF_188> <Ram2_State[2]_clk_DFF_189> <Ram2_State[2]_clk_DFF_190> <Ram2_State[2]_clk_DFF_191> <Ram2_State[2]_clk_DFF_192> <Ram2_State[2]_clk_DFF_193> 
INFO:Xst:2261 - The FF/Latch <flash_state[4]_clk_DFF_251> in Unit <u5> is equivalent to the following 15 FFs/Latches, which will be removed : <flash_state[4]_clk_DFF_243> <flash_state[4]_clk_DFF_244> <flash_state[4]_clk_DFF_245> <flash_state[4]_clk_DFF_246> <flash_state[4]_clk_DFF_247> <flash_state[4]_clk_DFF_248> <flash_state[4]_clk_DFF_249> <flash_state[4]_clk_DFF_250> <flash_state[4]_clk_DFF_252> <flash_state[4]_clk_DFF_253> <flash_state[4]_clk_DFF_254> <flash_state[4]_clk_DFF_255> <flash_state[4]_clk_DFF_258> <flash_state[4]_clk_DFF_256> <flash_state[4]_clk_DFF_257> 
INFO:Xst:2261 - The FF/Latch <fr_state[2]_clk_DFF_264> in Unit <u6> is equivalent to the following 31 FFs/Latches, which will be removed : <fr_state[2]_clk_DFF_262> <fr_state[2]_clk_DFF_263> <fr_state[2]_clk_DFF_265> <fr_state[2]_clk_DFF_266> <fr_state[2]_clk_DFF_269> <fr_state[2]_clk_DFF_267> <fr_state[2]_clk_DFF_268> <fr_state[2]_clk_DFF_270> <fr_state[2]_clk_DFF_271> <fr_state[2]_clk_DFF_274> <fr_state[2]_clk_DFF_272> <fr_state[2]_clk_DFF_273> <fr_state[2]_clk_DFF_277> <fr_state[2]_clk_DFF_275> <fr_state[2]_clk_DFF_276> <fr_state[2]_clk_DFF_280> <fr_state[2]_clk_DFF_278> <fr_state[2]_clk_DFF_279> <fr_state[2]_clk_DFF_281> <fr_state[2]_clk_DFF_282> <fr_state[2]_clk_DFF_285> <fr_state[2]_clk_DFF_283> <fr_state[2]_clk_DFF_284> <fr_state[2]_clk_DFF_286> <fr_state[2]_clk_DFF_287> <fr_state[2]_clk_DFF_290> <fr_state[2]_clk_DFF_288> <fr_state[2]_clk_DFF_289> <fr_state[2]_clk_DFF_291> <fr_state[2]_clk_DFF_292> <fr_state[2]_clk_DFF_293> 
INFO:Xst:2261 - The FF/Latch <Data_out_8> in Unit <u6> is equivalent to the following 23 FFs/Latches, which will be removed : <Data_out_9> <Data_out_10> <Data_out_11> <Data_out_12> <Data_out_13> <Data_out_14> <Data_out_15> <Data_out_16> <Data_out_17> <Data_out_18> <Data_out_19> <Data_out_20> <Data_out_21> <Data_out_22> <Data_out_23> <Data_out_24> <Data_out_25> <Data_out_26> <Data_out_27> <Data_out_28> <Data_out_29> <Data_out_30> <Data_out_31> 
INFO:Xst:2261 - The FF/Latch <flag[2]_clk_cpu_DFF_307> in Unit <u1> is equivalent to the following 3 FFs/Latches, which will be removed : <flag[2]_clk_cpu_DFF_308> <flag[2]_clk_cpu_DFF_309> <flag[2]_clk_cpu_DFF_310> 
INFO:Xst:2261 - The FF/Latch <R_62> in Unit <u4> is equivalent to the following FF/Latch, which will be removed : <R_63> 
WARNING:Xst:1710 - FF/Latch <Ram1Data_24> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_25> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_26> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_27> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_28> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_29> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_30> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_31> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <COM_Ready> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wrn> (without init value) has a constant value of 1 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdn> (without init value) has a constant value of 1 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <com_status_0> (without init value) has a constant value of 1 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <com_status_1> (without init value) has a constant value of 1 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_264> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_0> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_1> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_2> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_3> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_4> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_5> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_6> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_7> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_8> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_0> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_1> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_2> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_3> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_4> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_5> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_6> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_7> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_8> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_9> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_10> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_11> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_12> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_13> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_14> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_15> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_16> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_17> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_18> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_19> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_20> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_21> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_22> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_23> (without init value) has a constant value of 0 in block <u6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Data_out<31:8>> (without init value) have a constant value of 0 in block <Device_COM>.

Synthesizing (advanced) Unit <CPU>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <Device_Flash>.
The following registers are absorbed into counter <cond_flash>: 1 register on signal <cond_flash>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cond_flash[1]_GND_144_o_Mux_29_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cond_flash>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Device_Flash> synthesized (advanced).

Synthesizing (advanced) Unit <MUL>.
The following registers are absorbed into counter <cond>: 1 register on signal <cond>.
Unit <MUL> synthesized (advanced).

Synthesizing (advanced) Unit <Rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Paddr>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <Rom> synthesized (advanced).

Synthesizing (advanced) Unit <mm_manager>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DYP1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bitmapx>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DYP1>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_flag[2]_GND_280_o_Mux_53_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <flag>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mm_manager> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x32-bit single-port distributed Read Only RAM     : 1
 16x7-bit single-port distributed Read Only RAM        : 1
 4x1-bit single-port distributed Read Only RAM         : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 6
 22-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 2
# Counters                                             : 3
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 3094
 Flip-Flops                                            : 3094
# Comparators                                          : 13
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 8
# Multiplexers                                         : 489
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 2-to-1 multiplexer                              : 196
 1-bit 4-to-1 multiplexer                              : 16
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 32
 16-bit 2-to-1 multiplexer                             : 22
 16-bit 32-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 3
 16-bit 7-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 20
 23-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 38
 32-bit 2-to-1 multiplexer                             : 58
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 17
 4-bit 5-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 31
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 63-bit 16-to-1 multiplexer                            : 1
 64-bit 3-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 6
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_282> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_281> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_279> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_278> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_280> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_276> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_275> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_277> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_273> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_272> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_274> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_271> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_270> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_268> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_267> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_269> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_266> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_265> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_263> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_7> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_6> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_5> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_4> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_3> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_2> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_1> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Data_out_0> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_293> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_292> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_291> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_289> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_288> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_290> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_287> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_286> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_284> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_283> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_285> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_18> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_17> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_16> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_15> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_14> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_13> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_12> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_11> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_10> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_9> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_8> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_7> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_6> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_5> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_4> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_3> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_2> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_1> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_0> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_262> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fr_state[2]_clk_DFF_264> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <com_status_1> (without init value) has a constant value of 1 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <com_status_0> (without init value) has a constant value of 1 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdn> (without init value) has a constant value of 1 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wrn> (without init value) has a constant value of 1 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <COM_Ready> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_31> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_30> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_29> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_28> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_27> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_26> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_25> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_24> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_23> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_22> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_21> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_20> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ram1Data_19> (without init value) has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <flag[2]_clk_cpu_DFF_307> in Unit <mm_manager> is equivalent to the following 3 FFs/Latches, which will be removed : <flag[2]_clk_cpu_DFF_308> <flag[2]_clk_cpu_DFF_309> <flag[2]_clk_cpu_DFF_310> 
INFO:Xst:2261 - The FF/Latch <Ram1_State[2]_clk_DFF_126> in Unit <Device_Ram1> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram1_State[2]_clk_DFF_127> <Ram1_State[2]_clk_DFF_128> <Ram1_State[2]_clk_DFF_131> <Ram1_State[2]_clk_DFF_129> <Ram1_State[2]_clk_DFF_130> <Ram1_State[2]_clk_DFF_132> <Ram1_State[2]_clk_DFF_133> <Ram1_State[2]_clk_DFF_134> <Ram1_State[2]_clk_DFF_135> <Ram1_State[2]_clk_DFF_136> <Ram1_State[2]_clk_DFF_137> <Ram1_State[2]_clk_DFF_140> <Ram1_State[2]_clk_DFF_138> <Ram1_State[2]_clk_DFF_139> <Ram1_State[2]_clk_DFF_141> <Ram1_State[2]_clk_DFF_142> <Ram1_State[2]_clk_DFF_143> <Ram1_State[2]_clk_DFF_144> <Ram1_State[2]_clk_DFF_145> <Ram1_State[2]_clk_DFF_146> <Ram1_State[2]_clk_DFF_149> <Ram1_State[2]_clk_DFF_147> <Ram1_State[2]_clk_DFF_148> <Ram1_State[2]_clk_DFF_150> <Ram1_State[2]_clk_DFF_151> <Ram1_State[2]_clk_DFF_152> <Ram1_State[2]_clk_DFF_153> <Ram1_State[2]_clk_DFF_154> <Ram1_State[2]_clk_DFF_155> <Ram1_State[2]_clk_DFF_156> <Ram1_State[2]_clk_DFF_157> 
INFO:Xst:2261 - The FF/Latch <Ram2_State[2]_clk_DFF_162> in Unit <Device_Ram2> is equivalent to the following 31 FFs/Latches, which will be removed : <Ram2_State[2]_clk_DFF_163> <Ram2_State[2]_clk_DFF_164> <Ram2_State[2]_clk_DFF_167> <Ram2_State[2]_clk_DFF_165> <Ram2_State[2]_clk_DFF_166> <Ram2_State[2]_clk_DFF_168> <Ram2_State[2]_clk_DFF_169> <Ram2_State[2]_clk_DFF_170> <Ram2_State[2]_clk_DFF_171> <Ram2_State[2]_clk_DFF_172> <Ram2_State[2]_clk_DFF_173> <Ram2_State[2]_clk_DFF_176> <Ram2_State[2]_clk_DFF_174> <Ram2_State[2]_clk_DFF_175> <Ram2_State[2]_clk_DFF_177> <Ram2_State[2]_clk_DFF_178> <Ram2_State[2]_clk_DFF_179> <Ram2_State[2]_clk_DFF_180> <Ram2_State[2]_clk_DFF_181> <Ram2_State[2]_clk_DFF_182> <Ram2_State[2]_clk_DFF_185> <Ram2_State[2]_clk_DFF_183> <Ram2_State[2]_clk_DFF_184> <Ram2_State[2]_clk_DFF_186> <Ram2_State[2]_clk_DFF_187> <Ram2_State[2]_clk_DFF_188> <Ram2_State[2]_clk_DFF_189> <Ram2_State[2]_clk_DFF_190> <Ram2_State[2]_clk_DFF_191> <Ram2_State[2]_clk_DFF_192> <Ram2_State[2]_clk_DFF_193> 
INFO:Xst:2261 - The FF/Latch <flash_state[4]_clk_DFF_251> in Unit <Device_Flash> is equivalent to the following 15 FFs/Latches, which will be removed : <flash_state[4]_clk_DFF_244> <flash_state[4]_clk_DFF_243> <flash_state[4]_clk_DFF_245> <flash_state[4]_clk_DFF_246> <flash_state[4]_clk_DFF_247> <flash_state[4]_clk_DFF_248> <flash_state[4]_clk_DFF_249> <flash_state[4]_clk_DFF_250> <flash_state[4]_clk_DFF_252> <flash_state[4]_clk_DFF_253> <flash_state[4]_clk_DFF_254> <flash_state[4]_clk_DFF_255> <flash_state[4]_clk_DFF_258> <flash_state[4]_clk_DFF_256> <flash_state[4]_clk_DFF_257> 
INFO:Xst:2261 - The FF/Latch <R_62> in Unit <MUL> is equivalent to the following FF/Latch, which will be removed : <R_63> 
INFO:Xst:2261 - The FF/Latch <d_state> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <enable_debug> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u3/FSM_0> on signal <Ram1_State[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 ram1_init   | 000
 ram1_read0  | 001
 ram1_read1  | 010
 ram1_read2  | 011
 ram1_write0 | 100
 ram1_write1 | 101
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u4/FSM_1> on signal <Ram2_State[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 ram2_init   | 000
 ram2_read0  | 001
 ram2_read1  | 010
 ram2_read2  | 011
 ram2_write0 | 100
 ram2_write1 | 101
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u5/FSM_2> on signal <flash_state[1:5]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 flash_init   | 00000
 flash_cash0  | 00001
 flash_cash1  | 00010
 flash_cash2  | 00011
 flash_cash3  | 00100
 flash_cash4  | 00101
 flash_write0 | 00110
 flash_write1 | 00111
 flash_write2 | 01000
 flash_write3 | 01001
 flash_write4 | 01010
 flash_ready0 | 01011
 flash_ready1 | 01100
 flash_ready2 | 01101
 flash_ready3 | 01110
 flash_ready4 | 01111
 flash_check0 | 10000
 flash_check1 | 10001
 flash_check2 | 10010
 flash_check3 | 10011
 flash_check4 | 10100
 flash_check5 | 10101
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u1/u6/FSM_3> on signal <fr_state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 com_init | 000
 recv0    | 001
 recv1    | 010
 recv2    | unreached
 send0    | 100
 send1    | 101
 send2    | 110
 send3    | 111
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u4/FSM_4> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 st0   | 00
 st1   | 01
 st2   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u5/FSM_5> on signal <g_state[1:10]> with one-hot encoding.
---------------------------------
 State             | Encoding
---------------------------------
 initialize        | 0000000001
 instruction_fetch | 0000000010
 decode            | 0000000100
 execute           | 0000010000
 mem_access        | 0001000000
 write_back        | 0000100000
 interrupt         | 0000001000
 interrupt2        | 0010000000
 interrupt3        | 1000000000
 interruptx        | 0100000000
---------------------------------
WARNING:Xst:1710 - FF/Latch <FlashAddr_0> (without init value) has a constant value of 0 in block <Device_Flash>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fr_state_FSM_FFd1> has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fr_state_FSM_FFd3> has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fr_state_FSM_FFd2> has a constant value of 0 in block <Device_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_IP_1> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_IP_2> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_IP_3> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_IP_4> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    PC_0 in unit <CPU>
    PC_1 in unit <CPU>
    PC_2 in unit <CPU>
    PC_3 in unit <CPU>
    PC_4 in unit <CPU>
    PC_5 in unit <CPU>
    PC_6 in unit <CPU>
    PC_7 in unit <CPU>
    PC_8 in unit <CPU>
    PC_9 in unit <CPU>
    PC_10 in unit <CPU>
    PC_11 in unit <CPU>
    PC_12 in unit <CPU>
    PC_13 in unit <CPU>
    PC_14 in unit <CPU>
    PC_15 in unit <CPU>
    PC_16 in unit <CPU>
    PC_17 in unit <CPU>
    PC_18 in unit <CPU>
    PC_19 in unit <CPU>
    PC_20 in unit <CPU>
    PC_21 in unit <CPU>
    PC_22 in unit <CPU>
    PC_23 in unit <CPU>
    PC_24 in unit <CPU>
    PC_25 in unit <CPU>
    PC_26 in unit <CPU>
    PC_27 in unit <CPU>
    PC_28 in unit <CPU>
    PC_29 in unit <CPU>
    PC_30 in unit <CPU>
    PC_31 in unit <CPU>


  List of register instances with asynchronous set or reset and opposite initialization value:
    Compare_23 in unit <CPU>

WARNING:Xst:2042 - Unit CPU: 4 internal tristates are replaced by logic (pull-up yes): u1/bitmapx<0>1, u1/bitmapx<1>1, u1/bitmapx<2>1, u1/bitmapx<3>1.

Optimizing unit <CPU> ...

Optimizing unit <TLB> ...

Optimizing unit <RegistersFile> ...

Optimizing unit <MUL> ...

Optimizing unit <Controller> ...
WARNING:Xst:1710 - FF/Latch <exc_code_4> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <exc_code_4> (without init value) has a constant value of 0 in block <Controller>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch <u5/cause_IP_0> (without init value) has a constant value of 0 in block <CPU>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 9.
FlipFlop u5/ALUOp_0 has been replicated 1 time(s)
FlipFlop u5/ALUOp_1 has been replicated 1 time(s)
FlipFlop u5/ALUOp_2 has been replicated 1 time(s)
FlipFlop u5/ALUOp_3 has been replicated 1 time(s)
FlipFlop u5/ALUSrcA_0 has been replicated 2 time(s)
FlipFlop u5/ALUSrcA_1 has been replicated 2 time(s)
FlipFlop u5/ALUSrcB_0 has been replicated 3 time(s)
FlipFlop u5/ALUSrcB_1 has been replicated 2 time(s)
FlipFlop u5/ALUSrcB_2 has been replicated 3 time(s)
FlipFlop u5/ExtendOp_0 has been replicated 2 time(s)
FlipFlop u5/ExtendOp_1 has been replicated 3 time(s)
FlipFlop u5/ExtendOp_2 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3046
 Flip-Flops                                            : 3046

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5190
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 1
#      LUT2                        : 181
#      LUT3                        : 500
#      LUT4                        : 301
#      LUT5                        : 700
#      LUT6                        : 2677
#      MUXCY                       : 227
#      MUXF7                       : 336
#      MUXF8                       : 76
#      VCC                         : 1
#      XORCY                       : 180
# FlipFlops/Latches                : 3079
#      FD                          : 233
#      FDC                         : 202
#      FDCE                        : 2293
#      FDE                         : 245
#      FDP                         : 41
#      FDPE                        : 32
#      LD                          : 1
#      LDC                         : 23
#      LDP                         : 9
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 222
#      IBUF                        : 33
#      IOBUF                       : 80
#      OBUF                        : 109

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3079  out of  126576     2%  
 Number of Slice LUTs:                 4369  out of  63288     6%  
    Number used as Logic:              4369  out of  63288     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5738
   Number with an unused Flip Flop:    2659  out of   5738    46%  
   Number with an unused LUT:          1369  out of   5738    23%  
   Number of fully used LUT-FF pairs:  1710  out of   5738    29%  
   Number of unique control sets:       185

IO Utilization: 
 Number of IOs:                         228
 Number of bonded IOBs:                 223  out of    480    46%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
u5/IRWrite                                   | BUFG                   | 32    |
clk_step                                     | BUFGP                  | 854   |
u5/LOWrite                                   | BUFG                   | 32    |
u5/HIWrite                                   | BUFG                   | 32    |
u5/RPCWrite                                  | BUFG                   | 32    |
u5/TLBWrite                                  | BUFG                   | 1008  |
u5/RegWrite                                  | BUFG                   | 992   |
rst                                          | IBUF                   | 1     |
rst_SW[31]_AND_275_o(rst_SW[31]_AND_275_o1:O)| NONE(*)(PC_31_LDC1)    | 1     |
u5/PCWrite                                   | BUFG                   | 64    |
rst_SW[30]_AND_276_o(rst_SW[30]_AND_276_o1:O)| NONE(*)(PC_30_LDC)     | 1     |
rst_SW[29]_AND_279_o(rst_SW[29]_AND_279_o1:O)| NONE(*)(PC_29_LDC1)    | 1     |
rst_SW[28]_AND_281_o(rst_SW[28]_AND_281_o1:O)| NONE(*)(PC_28_LDC1)    | 1     |
rst_SW[27]_AND_283_o(rst_SW[27]_AND_283_o1:O)| NONE(*)(PC_27_LDC1)    | 1     |
rst_SW[26]_AND_285_o(rst_SW[26]_AND_285_o1:O)| NONE(*)(PC_26_LDC1)    | 1     |
rst_SW[25]_AND_287_o(rst_SW[25]_AND_287_o1:O)| NONE(*)(PC_25_LDC1)    | 1     |
rst_SW[24]_AND_289_o(rst_SW[24]_AND_289_o1:O)| NONE(*)(PC_24_LDC1)    | 1     |
rst_SW[23]_AND_291_o(rst_SW[23]_AND_291_o1:O)| NONE(*)(PC_23_LDC1)    | 1     |
rst_SW[22]_AND_293_o(rst_SW[22]_AND_293_o1:O)| NONE(*)(PC_22_LDC1)    | 1     |
rst_SW[21]_AND_294_o(rst_SW[21]_AND_294_o1:O)| NONE(*)(PC_21_LDC)     | 1     |
rst_SW[20]_AND_296_o(rst_SW[20]_AND_296_o1:O)| NONE(*)(PC_20_LDC)     | 1     |
rst_SW[19]_AND_298_o(rst_SW[19]_AND_298_o1:O)| NONE(*)(PC_19_LDC)     | 1     |
rst_SW[18]_AND_300_o(rst_SW[18]_AND_300_o1:O)| NONE(*)(PC_18_LDC)     | 1     |
rst_SW[17]_AND_302_o(rst_SW[17]_AND_302_o1:O)| NONE(*)(PC_17_LDC)     | 1     |
rst_SW[16]_AND_304_o(rst_SW[16]_AND_304_o1:O)| NONE(*)(PC_16_LDC)     | 1     |
rst_SW[15]_AND_306_o(rst_SW[15]_AND_306_o1:O)| NONE(*)(PC_15_LDC)     | 1     |
rst_SW[14]_AND_308_o(rst_SW[14]_AND_308_o1:O)| NONE(*)(PC_14_LDC)     | 1     |
rst_SW[13]_AND_310_o(rst_SW[13]_AND_310_o1:O)| NONE(*)(PC_13_LDC)     | 1     |
rst_SW[12]_AND_312_o(rst_SW[12]_AND_312_o1:O)| NONE(*)(PC_12_LDC)     | 1     |
rst_SW[11]_AND_314_o(rst_SW[11]_AND_314_o1:O)| NONE(*)(PC_11_LDC)     | 1     |
rst_SW[10]_AND_316_o(rst_SW[10]_AND_316_o1:O)| NONE(*)(PC_10_LDC)     | 1     |
rst_SW[9]_AND_318_o(rst_SW[9]_AND_318_o1:O)  | NONE(*)(PC_9_LDC)      | 1     |
rst_SW[8]_AND_320_o(rst_SW[8]_AND_320_o1:O)  | NONE(*)(PC_8_LDC)      | 1     |
rst_SW[7]_AND_322_o(rst_SW[7]_AND_322_o1:O)  | NONE(*)(PC_7_LDC)      | 1     |
rst_SW[6]_AND_324_o(rst_SW[6]_AND_324_o1:O)  | NONE(*)(PC_6_LDC)      | 1     |
rst_SW[5]_AND_326_o(rst_SW[5]_AND_326_o1:O)  | NONE(*)(PC_5_LDC)      | 1     |
rst_SW[4]_AND_328_o(rst_SW[4]_AND_328_o1:O)  | NONE(*)(PC_4_LDC)      | 1     |
rst_SW[3]_AND_330_o(rst_SW[3]_AND_330_o1:O)  | NONE(*)(PC_3_LDC)      | 1     |
rst_SW[2]_AND_332_o(rst_SW[2]_AND_332_o1:O)  | NONE(*)(PC_2_LDC)      | 1     |
rst_SW[1]_AND_334_o(rst_SW[1]_AND_334_o1:O)  | NONE(*)(PC_1_LDC)      | 1     |
rst_SW[0]_AND_336_o(rst_SW[0]_AND_336_o1:O)  | NONE(*)(PC_0_LDC)      | 1     |
---------------------------------------------+------------------------+-------+
(*) These 32 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 15.005ns (Maximum Frequency: 66.644MHz)
   Minimum input arrival time before clock: 6.538ns
   Maximum output required time after clock: 23.263ns
   Maximum combinational path delay: 13.132ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_step'
  Clock period: 15.005ns (frequency: 66.644MHz)
  Total number of paths / destination ports: 143409315 / 1372
-------------------------------------------------------------------------
Delay:               15.005ns (Levels of Logic = 13)
  Source:            u5/ExtendOp_0 (FF)
  Destination:       u1/Data_out_31 (FF)
  Source Clock:      clk_step rising
  Destination Clock: clk_step rising

  Data Path: u5/ExtendOp_0 to u1/Data_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.447   1.072  u5/ExtendOp_0 (u5/ExtendOp_0)
     LUT5:I4->O            5   0.205   0.715  u6/Mmux_immediate391 (immediate<9>)
     LUT6:I5->O           10   0.205   1.201  ALUSrcBx<23>1 (ALUSrcBx<9>)
     LUT6:I1->O           11   0.203   1.130  u3/out4 (u3/out3)
     LUT6:I2->O           19   0.203   1.072  u3/out6_1 (u3/out6)
     LUT6:I5->O            1   0.205   0.580  u3/Mmux_result12244 (u3/Mmux_result12245)
     LUT6:I5->O            2   0.205   0.721  u3/Mmux_result12246 (u3/Mmux_result12247)
     LUT6:I4->O            9   0.203   1.058  Mmux_Vaddr81 (Vaddr<16>)
     LUT5:I2->O            1   0.205   0.580  u1/GND_7_o_Paddr[31]_equal_8_o<31>111_SW0_SW1 (N1037)
     LUT6:I5->O            6   0.205   0.973  u1/GND_7_o_Paddr[31]_equal_8_o<31>7_SW0_SW0 (N590)
     LUT6:I3->O            2   0.205   0.845  u1/Mmux_flag11_1 (u1/Mmux_flag11)
     LUT6:I3->O            2   0.205   0.845  u1/_n0426_inv2_SW0 (N994)
     LUT6:I3->O           16   0.205   1.005  u1/_n0426_inv2 (u1/_n0426_inv)
     LUT3:I2->O            1   0.205   0.000  u1/Data_out_31_rstpot (u1/Data_out_31_rstpot)
     FDC:D                     0.102          u1/Data_out_31
    ----------------------------------------
    Total                     15.005ns (3.208ns logic, 11.797ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u5/RegWrite'
  Clock period: 14.043ns (frequency: 71.209MHz)
  Total number of paths / destination ports: 110278594 / 992
-------------------------------------------------------------------------
Delay:               14.043ns (Levels of Logic = 12)
  Source:            u2/reg_26_22 (FF)
  Destination:       u2/reg_31_31 (FF)
  Source Clock:      u5/RegWrite rising
  Destination Clock: u5/RegWrite rising

  Data Path: u2/reg_26_22 to u2/reg_31_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  u2/reg_26_22 (u2/reg_26_22)
     LUT6:I2->O            1   0.203   0.827  u2/Mmux_RegData2_843 (u2/Mmux_RegData2_843)
     LUT6:I2->O            1   0.203   0.000  u2/Mmux_RegData2_314 (u2/Mmux_RegData2_314)
     MUXF7:I1->O          12   0.140   1.253  u2/Mmux_RegData2_2_f7_13 (RegData2<22>)
     LUT6:I1->O           12   0.203   1.273  ALUSrcBx<10>1 (ALUSrcBx<22>)
     LUT6:I0->O           11   0.203   1.111  u3/out2 (u3/out1)
     LUT6:I3->O           16   0.205   1.005  u3/out6_2 (u3/out61)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result122421_lut1 (u3/Mmux_result122421_lut1)
     MUXCY:S->O           30   0.366   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   0.000  mux5513 (RegDataSrcx<16>)
     FDCE:D                    0.102          u2/reg_28_16
    ----------------------------------------
    Total                     14.043ns (3.097ns logic, 10.946ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u5/PCWrite'
  Clock period: 13.392ns (frequency: 74.669MHz)
  Total number of paths / destination ports: 2106956 / 64
-------------------------------------------------------------------------
Delay:               13.392ns (Levels of Logic = 11)
  Source:            PC_30_C_30 (FF)
  Destination:       PC_30_C_30 (FF)
  Source Clock:      u5/PCWrite rising
  Destination Clock: u5/PCWrite rising

  Data Path: PC_30_C_30 to PC_30_C_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  PC_30_C_30 (PC_30_C_30)
     LUT3:I1->O           16   0.203   1.349  PC_301 (PC_30)
     LUT5:I0->O           23   0.203   1.401  Mmux_ALUSrcAx241 (ALUSrcAx<30>)
     LUT5:I1->O            6   0.203   0.992  u3/Sh2211 (u3/Sh221)
     LUT6:I2->O            2   0.203   0.617  u3/Sh2411 (u3/Sh241)
     LUT6:I5->O            1   0.205   0.580  u3/Mmux_result12364_SW1 (N969)
     LUT6:I5->O            5   0.205   0.819  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I4->O           46   0.203   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            1   0.205   0.580  GND_5_o_GND_5_o_equal_23_o5 (GND_5_o_GND_5_o_equal_23_o5)
     LUT6:I5->O            9   0.205   0.830  GND_5_o_GND_5_o_equal_23_o7 (GND_5_o_GND_5_o_equal_23_o)
     LUT5:I4->O           18   0.205   1.154  Mmux_PCWriteCond[2]_EBase[31]_wide_mux_28_OUT1101 (Mmux_PCWriteCond[2]_EBase[31]_wide_mux_28_OUT110)
     LUT5:I3->O            2   0.203   0.000  Mmux_PCWriteCond[2]_EBase[31]_wide_mux_28_OUT66 (PCWriteCond[2]_EBase[31]_wide_mux_28_OUT<14>)
     FDC:D                     0.102          PC_14_C_14
    ----------------------------------------
    Total                     13.392ns (2.792ns logic, 10.600ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_step'
  Total number of paths / destination ports: 1117 / 921
-------------------------------------------------------------------------
Offset:              6.538ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       u5/IorD (FF)
  Destination Clock: clk_step rising

  Data Path: rst to u5/IorD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.143  rst_IBUF (rst_IBUF)
     LUT4:I0->O           23   0.203   1.518  u5/g_state__n3497_inv11 (u5/g_state__n3497_inv1)
     LUT6:I0->O            1   0.203   0.944  u5/g_state__n0958_inv2 (u5/_n0958_inv)
     LUT6:I0->O            1   0.203   0.000  u5/IorD_rstpot (u5/IorD_rstpot)
     FD:D                      0.102          u5/IorD
    ----------------------------------------
    Total                      6.538ns (1.933ns logic, 4.605ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u5/TLBWrite'
  Total number of paths / destination ports: 1008 / 1008
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u1/u1/tlb_1_62 (FF)
  Destination Clock: u5/TLBWrite rising

  Data Path: rst to u1/u1/tlb_1_62
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   1.895  rst_IBUF (rst_IBUF)
     INV:I->O           2333   0.206   2.526  rst_inv1_INV_0 (Compare_23_G)
     FDCE:CLR                  0.430          u1/u1/tlb_15_0
    ----------------------------------------
    Total                      6.280ns (1.858ns logic, 4.422ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u5/RegWrite'
  Total number of paths / destination ports: 992 / 992
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u2/reg_31_31 (FF)
  Destination Clock: u5/RegWrite rising

  Data Path: rst to u2/reg_31_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   1.895  rst_IBUF (rst_IBUF)
     INV:I->O           2333   0.206   2.526  rst_inv1_INV_0 (Compare_23_G)
     FDCE:CLR                  0.430          u2/reg_28_0
    ----------------------------------------
    Total                      6.280ns (1.858ns logic, 4.422ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.887ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Compare_23 (LATCH)
  Destination Clock: rst rising

  Data Path: rst to Compare_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   1.895  rst_IBUF (rst_IBUF)
     INV:I->O           2333   0.206   2.526  rst_inv1_INV_0 (Compare_23_G)
     LD:D                      0.037          Compare_23
    ----------------------------------------
    Total                      5.887ns (1.465ns logic, 4.422ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[31]_AND_275_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_31_LDC1 (LATCH)
  Destination Clock: rst_SW[31]_AND_275_o falling

  Data Path: rst to PC_31_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[31]_AND_274_o1 (PC_31_LDC)
     LDP:PRE                   0.430          PC_31_LDC1
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u5/PCWrite'
  Total number of paths / destination ports: 128 / 64
-------------------------------------------------------------------------
Offset:              4.641ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       PC_0_C_0 (FF)
  Destination Clock: u5/PCWrite rising

  Data Path: SW<0> to PC_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           833   1.222   2.168  SW_0_IBUF (SW_0_IBUF)
     LUT2:I1->O            2   0.205   0.616  rst_SW[0]_AND_336_o1 (rst_SW[0]_AND_336_o)
     FDP:PRE                   0.430          PC_0_P_0
    ----------------------------------------
    Total                      4.641ns (1.857ns logic, 2.784ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[30]_AND_276_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_30_LDC (LATCH)
  Destination Clock: rst_SW[30]_AND_276_o falling

  Data Path: rst to PC_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[30]_AND_277_o1 (rst_SW[30]_AND_277_o)
     LDC:CLR                   0.430          PC_30_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[29]_AND_279_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_29_LDC1 (LATCH)
  Destination Clock: rst_SW[29]_AND_279_o falling

  Data Path: rst to PC_29_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[29]_AND_278_o1 (PC_29_LDC)
     LDP:PRE                   0.430          PC_29_LDC1
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[28]_AND_281_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_28_LDC1 (LATCH)
  Destination Clock: rst_SW[28]_AND_281_o falling

  Data Path: rst to PC_28_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[28]_AND_280_o1 (PC_28_LDC)
     LDP:PRE                   0.430          PC_28_LDC1
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[27]_AND_283_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_27_LDC1 (LATCH)
  Destination Clock: rst_SW[27]_AND_283_o falling

  Data Path: rst to PC_27_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[27]_AND_282_o1 (PC_27_LDC)
     LDP:PRE                   0.430          PC_27_LDC1
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[26]_AND_285_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_26_LDC1 (LATCH)
  Destination Clock: rst_SW[26]_AND_285_o falling

  Data Path: rst to PC_26_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[26]_AND_284_o1 (PC_26_LDC)
     LDP:PRE                   0.430          PC_26_LDC1
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[25]_AND_287_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_25_LDC1 (LATCH)
  Destination Clock: rst_SW[25]_AND_287_o falling

  Data Path: rst to PC_25_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[25]_AND_286_o1 (PC_25_LDC)
     LDP:PRE                   0.430          PC_25_LDC1
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[24]_AND_289_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_24_LDC1 (LATCH)
  Destination Clock: rst_SW[24]_AND_289_o falling

  Data Path: rst to PC_24_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[24]_AND_288_o1 (PC_24_LDC)
     LDP:PRE                   0.430          PC_24_LDC1
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[23]_AND_291_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_23_LDC1 (LATCH)
  Destination Clock: rst_SW[23]_AND_291_o falling

  Data Path: rst to PC_23_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[23]_AND_290_o1 (PC_23_LDC)
     LDP:PRE                   0.430          PC_23_LDC1
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[22]_AND_293_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_22_LDC1 (LATCH)
  Destination Clock: rst_SW[22]_AND_293_o falling

  Data Path: rst to PC_22_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[22]_AND_292_o1 (PC_22_LDC)
     LDP:PRE                   0.430          PC_22_LDC1
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[21]_AND_294_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_21_LDC (LATCH)
  Destination Clock: rst_SW[21]_AND_294_o falling

  Data Path: rst to PC_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[21]_AND_295_o1 (rst_SW[21]_AND_295_o)
     LDC:CLR                   0.430          PC_21_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[20]_AND_296_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_20_LDC (LATCH)
  Destination Clock: rst_SW[20]_AND_296_o falling

  Data Path: rst to PC_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[20]_AND_297_o1 (rst_SW[20]_AND_297_o)
     LDC:CLR                   0.430          PC_20_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[19]_AND_298_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_19_LDC (LATCH)
  Destination Clock: rst_SW[19]_AND_298_o falling

  Data Path: rst to PC_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[19]_AND_299_o1 (rst_SW[19]_AND_299_o)
     LDC:CLR                   0.430          PC_19_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[18]_AND_300_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_18_LDC (LATCH)
  Destination Clock: rst_SW[18]_AND_300_o falling

  Data Path: rst to PC_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[18]_AND_301_o1 (rst_SW[18]_AND_301_o)
     LDC:CLR                   0.430          PC_18_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[17]_AND_302_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_17_LDC (LATCH)
  Destination Clock: rst_SW[17]_AND_302_o falling

  Data Path: rst to PC_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[17]_AND_303_o1 (rst_SW[17]_AND_303_o)
     LDC:CLR                   0.430          PC_17_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[16]_AND_304_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_16_LDC (LATCH)
  Destination Clock: rst_SW[16]_AND_304_o falling

  Data Path: rst to PC_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[16]_AND_305_o1 (rst_SW[16]_AND_305_o)
     LDC:CLR                   0.430          PC_16_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[15]_AND_306_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_15_LDC (LATCH)
  Destination Clock: rst_SW[15]_AND_306_o falling

  Data Path: rst to PC_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[15]_AND_307_o1 (rst_SW[15]_AND_307_o)
     LDC:CLR                   0.430          PC_15_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[14]_AND_308_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_14_LDC (LATCH)
  Destination Clock: rst_SW[14]_AND_308_o falling

  Data Path: rst to PC_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[14]_AND_309_o1 (rst_SW[14]_AND_309_o)
     LDC:CLR                   0.430          PC_14_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[13]_AND_310_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_13_LDC (LATCH)
  Destination Clock: rst_SW[13]_AND_310_o falling

  Data Path: rst to PC_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[13]_AND_311_o1 (rst_SW[13]_AND_311_o)
     LDC:CLR                   0.430          PC_13_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[12]_AND_312_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_12_LDC (LATCH)
  Destination Clock: rst_SW[12]_AND_312_o falling

  Data Path: rst to PC_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[12]_AND_313_o1 (rst_SW[12]_AND_313_o)
     LDC:CLR                   0.430          PC_12_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[11]_AND_314_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_11_LDC (LATCH)
  Destination Clock: rst_SW[11]_AND_314_o falling

  Data Path: rst to PC_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[11]_AND_315_o1 (rst_SW[11]_AND_315_o)
     LDC:CLR                   0.430          PC_11_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[10]_AND_316_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_10_LDC (LATCH)
  Destination Clock: rst_SW[10]_AND_316_o falling

  Data Path: rst to PC_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[10]_AND_317_o1 (rst_SW[10]_AND_317_o)
     LDC:CLR                   0.430          PC_10_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[9]_AND_318_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_9_LDC (LATCH)
  Destination Clock: rst_SW[9]_AND_318_o falling

  Data Path: rst to PC_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[9]_AND_319_o1 (rst_SW[9]_AND_319_o)
     LDC:CLR                   0.430          PC_9_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[8]_AND_320_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_8_LDC (LATCH)
  Destination Clock: rst_SW[8]_AND_320_o falling

  Data Path: rst to PC_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[8]_AND_321_o1 (rst_SW[8]_AND_321_o)
     LDC:CLR                   0.430          PC_8_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[7]_AND_322_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_7_LDC (LATCH)
  Destination Clock: rst_SW[7]_AND_322_o falling

  Data Path: rst to PC_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[7]_AND_323_o1 (rst_SW[7]_AND_323_o)
     LDC:CLR                   0.430          PC_7_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[6]_AND_324_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_6_LDC (LATCH)
  Destination Clock: rst_SW[6]_AND_324_o falling

  Data Path: rst to PC_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[6]_AND_325_o1 (rst_SW[6]_AND_325_o)
     LDC:CLR                   0.430          PC_6_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[5]_AND_326_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_5_LDC (LATCH)
  Destination Clock: rst_SW[5]_AND_326_o falling

  Data Path: rst to PC_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[5]_AND_327_o1 (rst_SW[5]_AND_327_o)
     LDC:CLR                   0.430          PC_5_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[4]_AND_328_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       PC_4_LDC (LATCH)
  Destination Clock: rst_SW[4]_AND_328_o falling

  Data Path: rst to PC_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           107   1.222   2.000  rst_IBUF (rst_IBUF)
     LUT2:I0->O            2   0.203   0.616  rst_SW[4]_AND_329_o1 (rst_SW[4]_AND_329_o)
     LDC:CLR                   0.430          PC_4_LDC
    ----------------------------------------
    Total                      4.471ns (1.855ns logic, 2.616ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[3]_AND_330_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.544ns (Levels of Logic = 2)
  Source:            SW<3> (PAD)
  Destination:       PC_3_LDC (LATCH)
  Destination Clock: rst_SW[3]_AND_330_o falling

  Data Path: SW<3> to PC_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           291   1.222   2.071  SW_3_IBUF (SW_3_IBUF)
     LUT2:I1->O            2   0.205   0.616  rst_SW[3]_AND_331_o1 (rst_SW[3]_AND_331_o)
     LDC:CLR                   0.430          PC_3_LDC
    ----------------------------------------
    Total                      4.544ns (1.857ns logic, 2.687ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[2]_AND_332_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.549ns (Levels of Logic = 2)
  Source:            SW<2> (PAD)
  Destination:       PC_2_LDC (LATCH)
  Destination Clock: rst_SW[2]_AND_332_o falling

  Data Path: SW<2> to PC_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           346   1.222   2.076  SW_2_IBUF (SW_2_IBUF)
     LUT2:I1->O            2   0.205   0.616  rst_SW[2]_AND_333_o1 (rst_SW[2]_AND_333_o)
     LDC:CLR                   0.430          PC_2_LDC
    ----------------------------------------
    Total                      4.549ns (1.857ns logic, 2.692ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[1]_AND_334_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.622ns (Levels of Logic = 2)
  Source:            SW<1> (PAD)
  Destination:       PC_1_LDC (LATCH)
  Destination Clock: rst_SW[1]_AND_334_o falling

  Data Path: SW<1> to PC_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           756   1.222   2.149  SW_1_IBUF (SW_1_IBUF)
     LUT2:I1->O            2   0.205   0.616  rst_SW[1]_AND_335_o1 (rst_SW[1]_AND_335_o)
     LDC:CLR                   0.430          PC_1_LDC
    ----------------------------------------
    Total                      4.622ns (1.857ns logic, 2.765ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst_SW[0]_AND_336_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.641ns (Levels of Logic = 2)
  Source:            SW<0> (PAD)
  Destination:       PC_0_LDC (LATCH)
  Destination Clock: rst_SW[0]_AND_336_o falling

  Data Path: SW<0> to PC_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           833   1.222   2.168  SW_0_IBUF (SW_0_IBUF)
     LUT2:I1->O            2   0.205   0.616  rst_SW[0]_AND_337_o1 (rst_SW[0]_AND_337_o)
     LDC:CLR                   0.430          PC_0_LDC
    ----------------------------------------
    Total                      4.641ns (1.857ns logic, 2.784ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/RegWrite'
  Total number of paths / destination ports: 16437502 / 16
-------------------------------------------------------------------------
Offset:              21.729ns (Levels of Logic = 17)
  Source:            u2/reg_26_22 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      u5/RegWrite rising

  Data Path: u2/reg_26_22 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  u2/reg_26_22 (u2/reg_26_22)
     LUT6:I2->O            1   0.203   0.827  u2/Mmux_RegData2_843 (u2/Mmux_RegData2_843)
     LUT6:I2->O            1   0.203   0.000  u2/Mmux_RegData2_314 (u2/Mmux_RegData2_314)
     MUXF7:I1->O          12   0.140   1.253  u2/Mmux_RegData2_2_f7_13 (RegData2<22>)
     LUT6:I1->O           12   0.203   1.273  ALUSrcBx<10>1 (ALUSrcBx<22>)
     LUT6:I0->O           11   0.203   1.111  u3/out2 (u3/out1)
     LUT6:I3->O           16   0.205   1.005  u3/out6_2 (u3/out61)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result122421_lut1 (u3/Mmux_result122421_lut1)
     MUXCY:S->O           30   0.366   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     21.729ns (6.384ns logic, 15.345ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_step'
  Total number of paths / destination ports: 1186733 / 180
-------------------------------------------------------------------------
Offset:              20.144ns (Levels of Logic = 15)
  Source:            u5/ExtendOp_0 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      clk_step rising

  Data Path: u5/ExtendOp_0 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.447   1.072  u5/ExtendOp_0 (u5/ExtendOp_0)
     LUT5:I4->O            5   0.205   0.715  u6/Mmux_immediate391 (immediate<9>)
     LUT6:I5->O           10   0.205   1.201  ALUSrcBx<23>1 (ALUSrcBx<9>)
     LUT6:I1->O           11   0.203   1.130  u3/out4 (u3/out3)
     LUT6:I2->O           16   0.203   1.005  u3/out6_2 (u3/out61)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result122421_lut1 (u3/Mmux_result122421_lut1)
     MUXCY:S->O           30   0.366   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.144ns (6.043ns logic, 14.101ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[31]_AND_275_o'
  Total number of paths / destination ports: 5418 / 16
-------------------------------------------------------------------------
Offset:              20.063ns (Levels of Logic = 15)
  Source:            PC_31_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[31]_AND_275_o falling

  Data Path: PC_31_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q             10   0.498   1.085  PC_31_LDC1 (PC_31_LDC1)
     LUT3:I0->O            5   0.205   1.059  PC_311 (PC_31)
     LUT6:I1->O           12   0.203   1.273  Mmux_ALUSrcAx251_1 (Mmux_ALUSrcAx251)
     LUT6:I0->O            8   0.203   0.803  u3/Sh2201 (u3/Sh220)
     LUT6:I5->O            5   0.205   0.715  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            4   0.203   0.684  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           47   0.205   1.609  u3/Mmux_result12310 (ALUResult<0>)
     LUT6:I4->O            3   0.203   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.063ns (5.929ns logic, 14.134ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/PCWrite'
  Total number of paths / destination ports: 234086 / 16
-------------------------------------------------------------------------
Offset:              20.136ns (Levels of Logic = 15)
  Source:            PC_30_C_30 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      u5/PCWrite rising

  Data Path: PC_30_C_30 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  PC_30_C_30 (PC_30_C_30)
     LUT3:I1->O           16   0.203   1.349  PC_301 (PC_30)
     LUT5:I0->O           23   0.203   1.401  Mmux_ALUSrcAx241 (ALUSrcAx<30>)
     LUT5:I1->O            6   0.203   0.992  u3/Sh2211 (u3/Sh221)
     LUT6:I2->O            2   0.203   0.617  u3/Sh2411 (u3/Sh241)
     LUT6:I5->O            1   0.205   0.580  u3/Mmux_result12364_SW1 (N969)
     LUT6:I5->O            5   0.205   0.819  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I4->O           46   0.203   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.136ns (5.876ns logic, 14.260ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst'
  Total number of paths / destination ports: 5408 / 16
-------------------------------------------------------------------------
Offset:              19.233ns (Levels of Logic = 14)
  Source:            Compare_23 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst rising

  Data Path: Compare_23 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              23   0.498   1.518  Compare_23 (Compare_23)
     LUT6:I0->O           12   0.203   1.273  Mmux_ALUSrcAx251_1 (Mmux_ALUSrcAx251)
     LUT6:I0->O            8   0.203   0.803  u3/Sh2201 (u3/Sh220)
     LUT6:I5->O            5   0.205   0.715  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            4   0.203   0.684  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           47   0.205   1.609  u3/Mmux_result12310 (ALUResult<0>)
     LUT6:I4->O            3   0.203   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.233ns (5.724ns logic, 13.509ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/IRWrite'
  Total number of paths / destination ports: 11444182 / 16
-------------------------------------------------------------------------
Offset:              23.263ns (Levels of Logic = 17)
  Source:            instructions_17 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      u5/IRWrite rising

  Data Path: instructions_17 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             268   0.447   2.432  instructions_17 (instructions_17)
     LUT6:I0->O            1   0.203   0.827  u2/Mmux_RegData2_843 (u2/Mmux_RegData2_843)
     LUT6:I2->O            1   0.203   0.000  u2/Mmux_RegData2_314 (u2/Mmux_RegData2_314)
     MUXF7:I1->O          12   0.140   1.253  u2/Mmux_RegData2_2_f7_13 (RegData2<22>)
     LUT6:I1->O           12   0.203   1.273  ALUSrcBx<10>1 (ALUSrcBx<22>)
     LUT6:I0->O           11   0.203   1.111  u3/out2 (u3/out1)
     LUT6:I3->O           16   0.205   1.005  u3/out6_2 (u3/out61)
     LUT6:I5->O            1   0.205   0.000  u3/Mmux_result122421_lut1 (u3/Mmux_result122421_lut1)
     MUXCY:S->O           30   0.366   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     23.263ns (6.384ns logic, 16.879ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[0]_AND_336_o'
  Total number of paths / destination ports: 4223 / 16
-------------------------------------------------------------------------
Offset:              20.141ns (Levels of Logic = 31)
  Source:            PC_0_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[0]_AND_336_o falling

  Data Path: PC_0_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_0_LDC (PC_0_LDC)
     LUT3:I0->O            9   0.205   1.174  PC_01 (PC_0)
     LUT5:I0->O           20   0.203   1.321  Mmux_ALUSrcAx11 (ALUSrcAx<0>)
     LUT4:I1->O            1   0.205   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<0> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<0> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<1> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<2> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.141ns (6.559ns logic, 13.582ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[1]_AND_334_o'
  Total number of paths / destination ports: 3986 / 16
-------------------------------------------------------------------------
Offset:              20.060ns (Levels of Logic = 31)
  Source:            PC_1_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[1]_AND_334_o falling

  Data Path: PC_1_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_1_LDC (PC_1_LDC)
     LUT3:I0->O            8   0.205   1.147  PC_11 (PC_1)
     LUT5:I0->O           18   0.203   1.297  Mmux_ALUSrcAx121 (ALUSrcAx<1>)
     LUT4:I0->O            0   0.203   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<0> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<1> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<2> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.060ns (6.530ns logic, 13.530ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[2]_AND_332_o'
  Total number of paths / destination ports: 3711 / 16
-------------------------------------------------------------------------
Offset:              20.068ns (Levels of Logic = 30)
  Source:            PC_2_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[2]_AND_332_o falling

  Data Path: PC_2_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  PC_2_LDC (PC_2_LDC)
     LUT3:I0->O            6   0.205   1.089  PC_21 (PC_2)
     LUT5:I0->O           20   0.203   1.321  Mmux_ALUSrcAx231 (ALUSrcAx<2>)
     LUT4:I1->O            1   0.205   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<1> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<1> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<2> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.068ns (6.540ns logic, 13.528ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[3]_AND_330_o'
  Total number of paths / destination ports: 3690 / 16
-------------------------------------------------------------------------
Offset:              20.068ns (Levels of Logic = 30)
  Source:            PC_3_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[3]_AND_330_o falling

  Data Path: PC_3_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_3_LDC (PC_3_LDC)
     LUT3:I0->O            9   0.205   1.174  PC_31 (PC_3)
     LUT5:I0->O           18   0.203   1.297  Mmux_ALUSrcAx261 (ALUSrcAx<3>)
     LUT4:I0->O            0   0.203   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi1 (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<1> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<2> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.068ns (6.511ns logic, 13.557ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[4]_AND_328_o'
  Total number of paths / destination ports: 3676 / 16
-------------------------------------------------------------------------
Offset:              19.945ns (Levels of Logic = 29)
  Source:            PC_4_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[4]_AND_328_o falling

  Data Path: PC_4_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  PC_4_LDC (PC_4_LDC)
     LUT3:I0->O            4   0.205   1.028  PC_41 (PC_4)
     LUT5:I0->O           18   0.203   1.278  Mmux_ALUSrcAx271 (ALUSrcAx<4>)
     LUT4:I1->O            1   0.205   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<2> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<2> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.945ns (6.521ns logic, 13.424ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[5]_AND_326_o'
  Total number of paths / destination ports: 3674 / 16
-------------------------------------------------------------------------
Offset:              19.949ns (Levels of Logic = 29)
  Source:            PC_5_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[5]_AND_326_o falling

  Data Path: PC_5_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  PC_5_LDC (PC_5_LDC)
     LUT3:I0->O            7   0.205   1.118  PC_51 (PC_5)
     LUT5:I0->O           19   0.203   1.319  Mmux_ALUSrcAx281 (ALUSrcAx<5>)
     LUT4:I0->O            0   0.203   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi2 (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi2)
     MUXCY:DI->O           1   0.145   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<2> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.949ns (6.492ns logic, 13.457ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[6]_AND_324_o'
  Total number of paths / destination ports: 3662 / 16
-------------------------------------------------------------------------
Offset:              20.030ns (Levels of Logic = 28)
  Source:            PC_6_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[6]_AND_324_o falling

  Data Path: PC_6_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  PC_6_LDC (PC_6_LDC)
     LUT3:I0->O            9   0.205   1.174  PC_61 (PC_6)
     LUT5:I0->O           19   0.203   1.300  Mmux_ALUSrcAx291 (ALUSrcAx<6>)
     LUT4:I1->O            1   0.205   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<3> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<3>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.030ns (6.502ns logic, 13.528ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[7]_AND_322_o'
  Total number of paths / destination ports: 3654 / 16
-------------------------------------------------------------------------
Offset:              19.964ns (Levels of Logic = 28)
  Source:            PC_7_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[7]_AND_322_o falling

  Data Path: PC_7_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  PC_7_LDC (PC_7_LDC)
     LUT3:I0->O            7   0.205   1.118  PC_71 (PC_7)
     LUT5:I0->O           19   0.203   1.319  Mmux_ALUSrcAx301 (ALUSrcAx<7>)
     LUT4:I0->O            0   0.203   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi3 (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi3)
     MUXCY:DI->O           1   0.145   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.964ns (6.473ns logic, 13.491ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[8]_AND_320_o'
  Total number of paths / destination ports: 3655 / 16
-------------------------------------------------------------------------
Offset:              20.000ns (Levels of Logic = 27)
  Source:            PC_8_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[8]_AND_320_o falling

  Data Path: PC_8_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_8_LDC (PC_8_LDC)
     LUT3:I0->O            6   0.205   1.089  PC_81 (PC_8)
     LUT5:I0->O           21   0.203   1.342  Mmux_ALUSrcAx311 (ALUSrcAx<8>)
     LUT4:I1->O            1   0.205   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<4> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<4>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.000ns (6.483ns logic, 13.517ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[9]_AND_318_o'
  Total number of paths / destination ports: 3607 / 16
-------------------------------------------------------------------------
Offset:              19.945ns (Levels of Logic = 27)
  Source:            PC_9_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[9]_AND_318_o falling

  Data Path: PC_9_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  PC_9_LDC (PC_9_LDC)
     LUT3:I0->O            7   0.205   1.118  PC_91 (PC_9)
     LUT5:I0->O           19   0.203   1.319  Mmux_ALUSrcAx321 (ALUSrcAx<9>)
     LUT4:I0->O            0   0.203   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi4 (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi4)
     MUXCY:DI->O           1   0.145   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.945ns (6.454ns logic, 13.491ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[10]_AND_316_o'
  Total number of paths / destination ports: 3581 / 16
-------------------------------------------------------------------------
Offset:              19.928ns (Levels of Logic = 26)
  Source:            PC_10_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[10]_AND_316_o falling

  Data Path: PC_10_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.498   0.879  PC_10_LDC (PC_10_LDC)
     LUT3:I0->O            6   0.205   1.089  PC_101 (PC_10)
     LUT5:I0->O           20   0.203   1.321  Mmux_ALUSrcAx21 (ALUSrcAx<10>)
     LUT4:I1->O            1   0.205   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<5>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.928ns (6.464ns logic, 13.464ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[11]_AND_314_o'
  Total number of paths / destination ports: 3559 / 16
-------------------------------------------------------------------------
Offset:              19.993ns (Levels of Logic = 26)
  Source:            PC_11_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[11]_AND_314_o falling

  Data Path: PC_11_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  PC_11_LDC (PC_11_LDC)
     LUT3:I0->O            5   0.205   1.059  PC_111 (PC_11)
     LUT5:I0->O           22   0.203   1.381  Mmux_ALUSrcAx31 (ALUSrcAx<11>)
     LUT4:I0->O            0   0.203   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi5 (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi5)
     MUXCY:DI->O           1   0.145   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.993ns (6.435ns logic, 13.558ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[12]_AND_312_o'
  Total number of paths / destination ports: 3546 / 16
-------------------------------------------------------------------------
Offset:              19.859ns (Levels of Logic = 25)
  Source:            PC_12_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[12]_AND_312_o falling

  Data Path: PC_12_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_12_LDC (PC_12_LDC)
     LUT3:I0->O            5   0.205   0.943  PC_121 (PC_12)
     LUT5:I2->O           23   0.205   1.382  Mmux_ALUSrcAx41 (ALUSrcAx<12>)
     LUT4:I1->O            1   0.205   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<6>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.859ns (6.447ns logic, 13.412ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[13]_AND_310_o'
  Total number of paths / destination ports: 3533 / 16
-------------------------------------------------------------------------
Offset:              19.885ns (Levels of Logic = 25)
  Source:            PC_13_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[13]_AND_310_o falling

  Data Path: PC_13_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_13_LDC (PC_13_LDC)
     LUT3:I0->O            5   0.205   0.962  PC_131 (PC_13)
     LUT5:I1->O           24   0.203   1.420  Mmux_ALUSrcAx51 (ALUSrcAx<13>)
     LUT4:I0->O            0   0.203   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi6 (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi6)
     MUXCY:DI->O           1   0.145   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.885ns (6.416ns logic, 13.469ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[14]_AND_308_o'
  Total number of paths / destination ports: 3492 / 16
-------------------------------------------------------------------------
Offset:              19.895ns (Levels of Logic = 24)
  Source:            PC_14_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[14]_AND_308_o falling

  Data Path: PC_14_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_14_LDC (PC_14_LDC)
     LUT3:I0->O            5   0.205   0.962  PC_141 (PC_14)
     LUT5:I1->O           25   0.203   1.421  Mmux_ALUSrcAx61 (ALUSrcAx<14>)
     LUT4:I1->O            1   0.205   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<7>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.895ns (6.426ns logic, 13.469ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[15]_AND_306_o'
  Total number of paths / destination ports: 3485 / 16
-------------------------------------------------------------------------
Offset:              20.025ns (Levels of Logic = 24)
  Source:            PC_15_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[15]_AND_306_o falling

  Data Path: PC_15_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_15_LDC (PC_15_LDC)
     LUT3:I0->O            5   0.205   1.059  PC_151 (PC_15)
     LUT5:I0->O           28   0.203   1.482  Mmux_ALUSrcAx71 (ALUSrcAx<15>)
     LUT4:I0->O            0   0.203   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi7 (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi7)
     MUXCY:DI->O           1   0.145   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.025ns (6.397ns logic, 13.628ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[16]_AND_304_o'
  Total number of paths / destination ports: 3427 / 16
-------------------------------------------------------------------------
Offset:              19.924ns (Levels of Logic = 23)
  Source:            PC_16_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[16]_AND_304_o falling

  Data Path: PC_16_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_16_LDC (PC_16_LDC)
     LUT3:I0->O            6   0.205   1.089  PC_161 (PC_16)
     LUT5:I0->O           21   0.203   1.342  Mmux_ALUSrcAx81 (ALUSrcAx<16>)
     LUT4:I1->O            1   0.205   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<8>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.924ns (6.407ns logic, 13.517ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[17]_AND_302_o'
  Total number of paths / destination ports: 3493 / 16
-------------------------------------------------------------------------
Offset:              20.218ns (Levels of Logic = 15)
  Source:            PC_17_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[17]_AND_302_o falling

  Data Path: PC_17_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              6   0.498   0.973  PC_17_LDC (PC_17_LDC)
     LUT3:I0->O            6   0.205   1.089  PC_171 (PC_17)
     LUT5:I0->O           23   0.203   1.401  Mmux_ALUSrcAx91 (ALUSrcAx<17>)
     LUT6:I2->O            4   0.203   0.912  u3/Sh161 (u3/Sh16)
     LUT6:I3->O            5   0.205   0.715  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            4   0.203   0.684  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           47   0.205   1.609  u3/Mmux_result12310 (ALUResult<0>)
     LUT6:I4->O            3   0.203   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.218ns (5.929ns logic, 14.289ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[18]_AND_300_o'
  Total number of paths / destination ports: 3475 / 16
-------------------------------------------------------------------------
Offset:              19.907ns (Levels of Logic = 22)
  Source:            PC_18_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[18]_AND_300_o falling

  Data Path: PC_18_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  PC_18_LDC (PC_18_LDC)
     LUT3:I0->O            5   0.205   1.059  PC_181 (PC_18)
     LUT5:I0->O           21   0.203   1.342  Mmux_ALUSrcAx101 (ALUSrcAx<18>)
     LUT4:I1->O            1   0.205   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lut<9>)
     MUXCY:S->O            1   0.172   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.907ns (6.388ns logic, 13.519ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[19]_AND_298_o'
  Total number of paths / destination ports: 3488 / 16
-------------------------------------------------------------------------
Offset:              19.955ns (Levels of Logic = 22)
  Source:            PC_19_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[19]_AND_298_o falling

  Data Path: PC_19_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_19_LDC (PC_19_LDC)
     LUT3:I0->O            6   0.205   1.089  PC_191 (PC_19)
     LUT5:I0->O           24   0.203   1.420  Mmux_ALUSrcAx111 (ALUSrcAx<19>)
     LUT4:I0->O            0   0.203   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi9 (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_lutdi9)
     MUXCY:DI->O           1   0.145   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<14>)
     MUXCY:CI->O          20   0.213   1.197  u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15> (u3/Mcompar_srcB[31]_srcA[31]_LessThan_11_o_cy<15>)
     LUT4:I2->O            1   0.203   0.000  u3/Mmux_result122421_lut (u3/Mmux_result122421_lut)
     MUXCY:S->O            1   0.172   0.000  u3/Mmux_result122421_cy (N568_l1)
     MUXCY:CI->O          30   0.213   1.264  u3/Mmux_result122421_cy1 (u3/Mmux_result12242)
     LUT6:I5->O           46   0.205   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.955ns (6.359ns logic, 13.596ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[20]_AND_296_o'
  Total number of paths / destination ports: 3480 / 16
-------------------------------------------------------------------------
Offset:              20.189ns (Levels of Logic = 15)
  Source:            PC_20_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[20]_AND_296_o falling

  Data Path: PC_20_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_20_LDC (PC_20_LDC)
     LUT3:I0->O            7   0.205   1.118  PC_201 (PC_20)
     LUT5:I0->O           26   0.203   1.454  Mmux_ALUSrcAx131 (ALUSrcAx<20>)
     LUT6:I2->O            2   0.203   0.864  u3/Sh201 (u3/Sh20)
     LUT6:I2->O            5   0.203   0.715  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            4   0.203   0.684  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           47   0.205   1.609  u3/Mmux_result12310 (ALUResult<0>)
     LUT6:I4->O            3   0.203   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.189ns (5.927ns logic, 14.262ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[21]_AND_294_o'
  Total number of paths / destination ports: 3466 / 16
-------------------------------------------------------------------------
Offset:              20.128ns (Levels of Logic = 15)
  Source:            PC_21_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[21]_AND_294_o falling

  Data Path: PC_21_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              5   0.498   0.943  PC_21_LDC (PC_21_LDC)
     LUT3:I0->O            4   0.205   1.028  PC_211 (PC_21)
     LUT5:I0->O           27   0.203   1.449  Mmux_ALUSrcAx141 (ALUSrcAx<21>)
     LUT6:I3->O            2   0.205   0.864  u3/Sh201 (u3/Sh20)
     LUT6:I2->O            5   0.203   0.715  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            4   0.203   0.684  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           47   0.205   1.609  u3/Mmux_result12310 (ALUResult<0>)
     LUT6:I4->O            3   0.203   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.128ns (5.929ns logic, 14.199ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[22]_AND_293_o'
  Total number of paths / destination ports: 3486 / 16
-------------------------------------------------------------------------
Offset:              20.076ns (Levels of Logic = 15)
  Source:            PC_22_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[22]_AND_293_o falling

  Data Path: PC_22_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              5   0.498   0.943  PC_22_LDC1 (PC_22_LDC1)
     LUT3:I0->O            7   0.205   1.118  PC_221 (PC_22)
     LUT5:I0->O           22   0.203   1.381  Mmux_ALUSrcAx151 (ALUSrcAx<22>)
     LUT6:I2->O            6   0.203   0.973  u3/Sh211 (u3/Sh21)
     LUT6:I3->O            2   0.205   0.617  u3/Sh2411 (u3/Sh241)
     LUT6:I5->O            1   0.205   0.580  u3/Mmux_result12364_SW1 (N969)
     LUT6:I5->O            5   0.205   0.819  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I4->O           46   0.203   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.076ns (5.931ns logic, 14.145ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[23]_AND_291_o'
  Total number of paths / destination ports: 3472 / 16
-------------------------------------------------------------------------
Offset:              20.181ns (Levels of Logic = 15)
  Source:            PC_23_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[23]_AND_291_o falling

  Data Path: PC_23_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  PC_23_LDC1 (PC_23_LDC1)
     LUT3:I0->O            7   0.205   1.118  PC_231 (PC_23)
     LUT5:I0->O           22   0.203   1.478  Mmux_ALUSrcAx161 (ALUSrcAx<23>)
     LUT6:I1->O            2   0.203   0.864  u3/Sh201 (u3/Sh20)
     LUT6:I2->O            5   0.203   0.715  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            4   0.203   0.684  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           47   0.205   1.609  u3/Mmux_result12310 (ALUResult<0>)
     LUT6:I4->O            3   0.203   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.181ns (5.927ns logic, 14.254ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[24]_AND_289_o'
  Total number of paths / destination ports: 3504 / 16
-------------------------------------------------------------------------
Offset:              20.109ns (Levels of Logic = 15)
  Source:            PC_24_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[24]_AND_289_o falling

  Data Path: PC_24_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  PC_24_LDC1 (PC_24_LDC1)
     LUT3:I0->O            7   0.205   1.118  PC_241 (PC_24)
     LUT5:I0->O           21   0.203   1.478  Mmux_ALUSrcAx171 (ALUSrcAx<24>)
     LUT6:I0->O            6   0.203   0.973  u3/Sh211 (u3/Sh21)
     LUT6:I3->O            2   0.205   0.617  u3/Sh2411 (u3/Sh241)
     LUT6:I5->O            1   0.205   0.580  u3/Mmux_result12364_SW1 (N969)
     LUT6:I5->O            5   0.205   0.819  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I4->O           46   0.203   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.109ns (5.931ns logic, 14.178ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[25]_AND_287_o'
  Total number of paths / destination ports: 3460 / 16
-------------------------------------------------------------------------
Offset:              20.107ns (Levels of Logic = 15)
  Source:            PC_25_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[25]_AND_287_o falling

  Data Path: PC_25_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              4   0.498   0.912  PC_25_LDC1 (PC_25_LDC1)
     LUT3:I0->O            6   0.205   1.089  PC_251 (PC_25)
     LUT5:I0->O           19   0.203   1.416  Mmux_ALUSrcAx181 (ALUSrcAx<25>)
     LUT6:I1->O            6   0.203   0.849  u3/Sh2161 (u3/Sh216)
     LUT6:I4->O            5   0.203   0.715  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            4   0.203   0.684  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           47   0.205   1.609  u3/Mmux_result12310 (ALUResult<0>)
     LUT6:I4->O            3   0.203   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.107ns (5.927ns logic, 14.180ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[26]_AND_285_o'
  Total number of paths / destination ports: 3453 / 16
-------------------------------------------------------------------------
Offset:              19.993ns (Levels of Logic = 15)
  Source:            PC_26_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[26]_AND_285_o falling

  Data Path: PC_26_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              4   0.498   0.912  PC_26_LDC1 (PC_26_LDC1)
     LUT3:I0->O            6   0.205   1.089  PC_261 (PC_26)
     LUT5:I0->O           19   0.203   1.300  Mmux_ALUSrcAx191 (ALUSrcAx<26>)
     LUT6:I3->O            6   0.205   0.849  u3/Sh2161 (u3/Sh216)
     LUT6:I4->O            5   0.203   0.715  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            4   0.203   0.684  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           47   0.205   1.609  u3/Mmux_result12310 (ALUResult<0>)
     LUT6:I4->O            3   0.203   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     19.993ns (5.929ns logic, 14.064ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[27]_AND_283_o'
  Total number of paths / destination ports: 3464 / 16
-------------------------------------------------------------------------
Offset:              20.217ns (Levels of Logic = 15)
  Source:            PC_27_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[27]_AND_283_o falling

  Data Path: PC_27_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              4   0.498   0.912  PC_27_LDC1 (PC_27_LDC1)
     LUT3:I0->O           10   0.205   1.201  PC_271 (PC_27)
     LUT5:I0->O           18   0.203   1.414  Mmux_ALUSrcAx201 (ALUSrcAx<27>)
     LUT6:I0->O            6   0.203   0.849  u3/Sh2161 (u3/Sh216)
     LUT6:I4->O            5   0.203   0.715  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            4   0.203   0.684  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           47   0.205   1.609  u3/Mmux_result12310 (ALUResult<0>)
     LUT6:I4->O            3   0.203   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.217ns (5.927ns logic, 14.290ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[28]_AND_281_o'
  Total number of paths / destination ports: 3402 / 16
-------------------------------------------------------------------------
Offset:              20.086ns (Levels of Logic = 15)
  Source:            PC_28_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[28]_AND_281_o falling

  Data Path: PC_28_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              2   0.498   0.845  PC_28_LDC1 (PC_28_LDC1)
     LUT3:I0->O           10   0.205   1.201  PC_281 (PC_28)
     LUT5:I0->O           18   0.203   1.394  Mmux_ALUSrcAx211 (ALUSrcAx<28>)
     LUT6:I1->O            8   0.203   0.803  u3/Sh2201 (u3/Sh220)
     LUT6:I5->O            5   0.205   0.715  u3/Sh2401 (u3/Sh240)
     LUT2:I1->O            1   0.205   0.684  u3/Mmux_result1232 (u3/Mmux_result1231)
     LUT6:I4->O            4   0.203   0.684  u3/Mmux_result1235 (u3/Mmux_result1235)
     LUT6:I5->O           47   0.205   1.609  u3/Mmux_result12310 (ALUResult<0>)
     LUT6:I4->O            3   0.203   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.086ns (5.929ns logic, 14.157ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[29]_AND_279_o'
  Total number of paths / destination ports: 3461 / 16
-------------------------------------------------------------------------
Offset:              20.126ns (Levels of Logic = 15)
  Source:            PC_29_LDC1 (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[29]_AND_279_o falling

  Data Path: PC_29_LDC1 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q              3   0.498   0.879  PC_29_LDC1 (PC_29_LDC1)
     LUT3:I0->O            7   0.205   1.118  PC_291 (PC_29)
     LUT5:I0->O           22   0.203   1.478  Mmux_ALUSrcAx221 (ALUSrcAx<29>)
     LUT5:I0->O            6   0.203   0.992  u3/Sh2211 (u3/Sh221)
     LUT6:I2->O            2   0.203   0.617  u3/Sh2411 (u3/Sh241)
     LUT6:I5->O            1   0.205   0.580  u3/Mmux_result12364_SW1 (N969)
     LUT6:I5->O            5   0.205   0.819  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I4->O           46   0.203   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.126ns (5.929ns logic, 14.197ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_SW[30]_AND_276_o'
  Total number of paths / destination ports: 4360 / 16
-------------------------------------------------------------------------
Offset:              20.313ns (Levels of Logic = 15)
  Source:            PC_30_LDC (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      rst_SW[30]_AND_276_o falling

  Data Path: PC_30_LDC to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  PC_30_LDC (PC_30_LDC)
     LUT3:I0->O           16   0.205   1.349  PC_301 (PC_30)
     LUT5:I0->O           23   0.203   1.401  Mmux_ALUSrcAx241 (ALUSrcAx<30>)
     LUT5:I1->O            6   0.203   0.992  u3/Sh2211 (u3/Sh221)
     LUT6:I2->O            2   0.203   0.617  u3/Sh2411 (u3/Sh241)
     LUT6:I5->O            1   0.205   0.580  u3/Mmux_result12364_SW1 (N969)
     LUT6:I5->O            5   0.205   0.819  u3/Mmux_result12364 (u3/Mmux_result12363)
     LUT6:I4->O           46   0.203   1.491  u3/Mmux_result12369 (ALUResult<1>)
     LUT6:I5->O            3   0.205   0.651  Mmux_ALUResult[1]_GND_5_o_wide_mux_44_OUT301 (ALUResult[1]_GND_5_o_wide_mux_44_OUT<7>)
     LUT5:I4->O           24   0.205   1.173  mux55121 (mux5512)
     LUT4:I3->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     20.313ns (5.929ns logic, 14.384ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/TLBWrite'
  Total number of paths / destination ports: 1008 / 16
-------------------------------------------------------------------------
Offset:              8.793ns (Levels of Logic = 8)
  Source:            u1/u1/tlb_14_29 (FF)
  Destination:       LED<13> (PAD)
  Source Clock:      u5/TLBWrite rising

  Data Path: u1/u1/tlb_14_29 to LED<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.827  u1/u1/tlb_14_29 (u1/u1/tlb_14_29)
     LUT6:I2->O            1   0.203   0.000  u1/u1/Mmux_n1089_421 (u1/u1/Mmux_n1089_421)
     MUXF7:I1->O           1   0.140   0.000  u1/u1/Mmux_n1089_3_f7_20 (u1/u1/Mmux_n1089_3_f721)
     MUXF8:I1->O           1   0.152   0.827  u1/u1/Mmux_n1089_2_f8_20 (u1/u1/n1089<29>)
     LUT6:I2->O            1   0.203   0.580  Mmux_LED354 (Mmux_LED353)
     LUT3:I2->O            1   0.205   0.827  Mmux_LED355 (Mmux_LED354)
     LUT6:I2->O            1   0.203   0.827  Mmux_LED357 (Mmux_LED356)
     LUT4:I0->O            1   0.203   0.579  Mmux_LED3521 (LED_13_OBUF)
     OBUF:I->O                 2.571          LED_13_OBUF (LED<13>)
    ----------------------------------------
    Total                      8.793ns (4.327ns logic, 4.466ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/LOWrite'
  Total number of paths / destination ports: 64 / 16
-------------------------------------------------------------------------
Offset:              10.180ns (Levels of Logic = 7)
  Source:            LO_0 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      u5/LOWrite rising

  Data Path: LO_0 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  LO_0 (LO_0)
     LUT3:I1->O            1   0.203   0.944  mux4811 (mux481)
     LUT6:I0->O           32   0.203   1.520  mux4815 (RegDataSrcx<0>)
     LUT6:I3->O            1   0.205   0.684  Mmux_LED720 (Mmux_LED718)
     LUT6:I4->O            1   0.203   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     10.180ns (4.240ns logic, 5.940ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/RPCWrite'
  Total number of paths / destination ports: 65 / 16
-------------------------------------------------------------------------
Offset:              10.201ns (Levels of Logic = 7)
  Source:            RPC_3 (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      u5/RPCWrite rising

  Data Path: RPC_3 to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.617  RPC_3 (RPC_3)
     LUT6:I5->O            1   0.205   0.924  mux7311 (mux731)
     LUT5:I0->O            1   0.203   0.684  mux7312 (mux7311)
     LUT6:I4->O           32   0.203   1.520  mux7314 (RegDataSrcx<3>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED7023 (Mmux_LED7022)
     LUT6:I3->O            1   0.205   0.827  Mmux_LED7024 (Mmux_LED7023)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED7025 (LED_3_OBUF)
     OBUF:I->O                 2.571          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                     10.201ns (4.242ns logic, 5.959ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u5/HIWrite'
  Total number of paths / destination ports: 65 / 16
-------------------------------------------------------------------------
Offset:              10.315ns (Levels of Logic = 7)
  Source:            HI_16 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      u5/HIWrite rising

  Data Path: HI_16 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.864  HI_16 (HI_16)
     LUT6:I2->O            1   0.203   0.808  mux5511 (mux551)
     LUT4:I1->O           32   0.205   1.520  mux5513 (RegDataSrcx<16>)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED721 (Mmux_LED719)
     LUT6:I3->O            1   0.205   0.808  Mmux_LED722 (Mmux_LED720)
     LUT4:I1->O            1   0.205   0.684  Mmux_LED724_SW0 (N1148)
     LUT6:I4->O            1   0.203   0.579  Mmux_LED724 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                     10.315ns (4.244ns logic, 6.071ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2651 / 16
-------------------------------------------------------------------------
Delay:               13.132ns (Levels of Logic = 9)
  Source:            SW<0> (PAD)
  Destination:       LED<3> (PAD)

  Data Path: SW<0> to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           833   1.222   2.532  SW_0_IBUF (SW_0_IBUF)
     LUT6:I0->O            1   0.203   0.684  Mmux_LED709 (Mmux_LED708)
     LUT6:I4->O            1   0.203   0.580  Mmux_LED7010 (Mmux_LED709)
     LUT5:I4->O            1   0.205   0.944  Mmux_LED7011 (Mmux_LED7010)
     LUT6:I0->O            1   0.203   0.827  Mmux_LED7013 (Mmux_LED7012)
     LUT4:I0->O            1   0.203   0.944  Mmux_LED7016 (Mmux_LED7015)
     LUT6:I0->O            1   0.203   0.827  Mmux_LED7024 (Mmux_LED7023)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED7025 (LED_3_OBUF)
     OBUF:I->O                 2.571          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                     13.132ns (5.216ns logic, 7.916ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_step
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_step            |   15.005|         |         |         |
rst                 |   14.799|         |         |         |
rst_SW[0]_AND_336_o |         |   15.377|         |         |
rst_SW[10]_AND_316_o|         |   15.517|         |         |
rst_SW[11]_AND_314_o|         |   15.442|         |         |
rst_SW[12]_AND_312_o|         |   15.405|         |         |
rst_SW[13]_AND_310_o|         |   15.460|         |         |
rst_SW[14]_AND_308_o|         |   15.363|         |         |
rst_SW[15]_AND_306_o|         |   15.576|         |         |
rst_SW[16]_AND_304_o|         |   15.186|         |         |
rst_SW[17]_AND_302_o|         |   15.603|         |         |
rst_SW[18]_AND_300_o|         |   15.158|         |         |
rst_SW[19]_AND_298_o|         |   15.203|         |         |
rst_SW[1]_AND_334_o |         |   15.420|         |         |
rst_SW[20]_AND_296_o|         |   15.572|         |         |
rst_SW[21]_AND_294_o|         |   15.510|         |         |
rst_SW[22]_AND_293_o|         |   15.289|         |         |
rst_SW[23]_AND_291_o|         |   15.574|         |         |
rst_SW[24]_AND_289_o|         |   15.615|         |         |
rst_SW[25]_AND_287_o|         |   15.674|         |         |
rst_SW[26]_AND_285_o|         |   15.560|         |         |
rst_SW[27]_AND_283_o|         |   15.784|         |         |
rst_SW[28]_AND_281_o|         |   15.653|         |         |
rst_SW[29]_AND_279_o|         |   15.591|         |         |
rst_SW[2]_AND_332_o |         |   15.340|         |         |
rst_SW[30]_AND_276_o|         |   15.858|         |         |
rst_SW[31]_AND_275_o|         |   15.630|         |         |
rst_SW[3]_AND_330_o |         |   15.410|         |         |
rst_SW[4]_AND_328_o |         |   15.355|         |         |
rst_SW[5]_AND_326_o |         |   15.432|         |         |
rst_SW[6]_AND_324_o |         |   15.502|         |         |
rst_SW[7]_AND_322_o |         |   15.545|         |         |
rst_SW[8]_AND_320_o |         |   15.456|         |         |
rst_SW[9]_AND_318_o |         |   15.498|         |         |
u5/IRWrite          |   18.336|         |         |         |
u5/PCWrite          |   15.681|         |         |         |
u5/RegWrite         |   16.802|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/HIWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_step       |    2.303|         |         |         |
u5/IRWrite     |    5.594|         |         |         |
u5/RegWrite    |    4.061|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/IRWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_step       |    1.351|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/LOWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_step       |    2.303|         |         |         |
u5/IRWrite     |    5.594|         |         |         |
u5/RegWrite    |    4.061|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/PCWrite
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_step            |   13.576|         |         |         |
rst                 |   12.489|         |         |         |
rst_SW[0]_AND_336_o |         |   13.397|         |         |
rst_SW[10]_AND_316_o|         |   13.185|         |         |
rst_SW[11]_AND_314_o|         |   13.250|         |         |
rst_SW[12]_AND_312_o|         |   13.116|         |         |
rst_SW[13]_AND_310_o|         |   13.141|         |         |
rst_SW[14]_AND_308_o|         |   13.152|         |         |
rst_SW[15]_AND_306_o|         |   13.282|         |         |
rst_SW[16]_AND_304_o|         |   13.181|         |         |
rst_SW[17]_AND_302_o|         |   13.475|         |         |
rst_SW[18]_AND_300_o|         |   13.163|         |         |
rst_SW[19]_AND_298_o|         |   13.211|         |         |
rst_SW[1]_AND_334_o |         |   13.317|         |         |
rst_SW[20]_AND_296_o|         |   13.446|         |         |
rst_SW[21]_AND_294_o|         |   13.384|         |         |
rst_SW[22]_AND_293_o|         |   13.332|         |         |
rst_SW[23]_AND_291_o|         |   13.437|         |         |
rst_SW[24]_AND_289_o|         |   13.365|         |         |
rst_SW[25]_AND_287_o|         |   13.363|         |         |
rst_SW[26]_AND_285_o|         |   13.249|         |         |
rst_SW[27]_AND_283_o|         |   13.473|         |         |
rst_SW[28]_AND_281_o|         |   13.343|         |         |
rst_SW[29]_AND_279_o|         |   13.382|         |         |
rst_SW[2]_AND_332_o |         |   13.325|         |         |
rst_SW[30]_AND_276_o|         |   13.569|         |         |
rst_SW[31]_AND_275_o|         |   13.320|         |         |
rst_SW[3]_AND_330_o |         |   13.325|         |         |
rst_SW[4]_AND_328_o |         |   13.201|         |         |
rst_SW[5]_AND_326_o |         |   13.206|         |         |
rst_SW[6]_AND_324_o |         |   13.287|         |         |
rst_SW[7]_AND_322_o |         |   13.221|         |         |
rst_SW[8]_AND_320_o |         |   13.257|         |         |
rst_SW[9]_AND_318_o |         |   13.202|         |         |
u5/IRWrite          |   16.694|         |         |         |
u5/PCWrite          |   13.392|         |         |         |
u5/RegWrite         |   15.160|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/RPCWrite
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
rst_SW[0]_AND_336_o |         |    1.717|         |         |
rst_SW[10]_AND_316_o|         |    1.684|         |         |
rst_SW[11]_AND_314_o|         |    1.748|         |         |
rst_SW[12]_AND_312_o|         |    1.717|         |         |
rst_SW[13]_AND_310_o|         |    1.717|         |         |
rst_SW[14]_AND_308_o|         |    1.717|         |         |
rst_SW[15]_AND_306_o|         |    1.717|         |         |
rst_SW[16]_AND_304_o|         |    1.717|         |         |
rst_SW[17]_AND_302_o|         |    1.778|         |         |
rst_SW[18]_AND_300_o|         |    1.748|         |         |
rst_SW[19]_AND_298_o|         |    1.717|         |         |
rst_SW[1]_AND_334_o |         |    1.717|         |         |
rst_SW[20]_AND_296_o|         |    1.717|         |         |
rst_SW[21]_AND_294_o|         |    1.748|         |         |
rst_SW[22]_AND_293_o|         |    1.748|         |         |
rst_SW[23]_AND_291_o|         |    1.684|         |         |
rst_SW[24]_AND_289_o|         |    1.684|         |         |
rst_SW[25]_AND_287_o|         |    1.717|         |         |
rst_SW[26]_AND_285_o|         |    1.717|         |         |
rst_SW[27]_AND_283_o|         |    1.717|         |         |
rst_SW[28]_AND_281_o|         |    1.650|         |         |
rst_SW[29]_AND_279_o|         |    1.684|         |         |
rst_SW[2]_AND_332_o |         |    1.748|         |         |
rst_SW[30]_AND_276_o|         |    1.717|         |         |
rst_SW[31]_AND_275_o|         |    1.890|         |         |
rst_SW[3]_AND_330_o |         |    1.717|         |         |
rst_SW[4]_AND_328_o |         |    1.748|         |         |
rst_SW[5]_AND_326_o |         |    1.650|         |         |
rst_SW[6]_AND_324_o |         |    1.684|         |         |
rst_SW[7]_AND_322_o |         |    1.684|         |         |
rst_SW[8]_AND_320_o |         |    1.717|         |         |
rst_SW[9]_AND_318_o |         |    1.684|         |         |
u5/PCWrite          |    1.713|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/RegWrite
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_step            |   12.458|         |         |         |
rst                 |   11.547|         |         |         |
rst_SW[0]_AND_336_o |         |   12.455|         |         |
rst_SW[10]_AND_316_o|         |   12.243|         |         |
rst_SW[11]_AND_314_o|         |   12.308|         |         |
rst_SW[12]_AND_312_o|         |   12.174|         |         |
rst_SW[13]_AND_310_o|         |   12.199|         |         |
rst_SW[14]_AND_308_o|         |   12.210|         |         |
rst_SW[15]_AND_306_o|         |   12.339|         |         |
rst_SW[16]_AND_304_o|         |   12.239|         |         |
rst_SW[17]_AND_302_o|         |   12.533|         |         |
rst_SW[18]_AND_300_o|         |   12.221|         |         |
rst_SW[19]_AND_298_o|         |   12.269|         |         |
rst_SW[1]_AND_334_o |         |   12.375|         |         |
rst_SW[20]_AND_296_o|         |   12.504|         |         |
rst_SW[21]_AND_294_o|         |   12.442|         |         |
rst_SW[22]_AND_293_o|         |   12.390|         |         |
rst_SW[23]_AND_291_o|         |   12.495|         |         |
rst_SW[24]_AND_289_o|         |   12.423|         |         |
rst_SW[25]_AND_287_o|         |   12.421|         |         |
rst_SW[26]_AND_285_o|         |   12.307|         |         |
rst_SW[27]_AND_283_o|         |   12.531|         |         |
rst_SW[28]_AND_281_o|         |   12.401|         |         |
rst_SW[29]_AND_279_o|         |   12.440|         |         |
rst_SW[2]_AND_332_o |         |   12.383|         |         |
rst_SW[30]_AND_276_o|         |   12.627|         |         |
rst_SW[31]_AND_275_o|         |   12.377|         |         |
rst_SW[3]_AND_330_o |         |   12.383|         |         |
rst_SW[4]_AND_328_o |         |   12.259|         |         |
rst_SW[5]_AND_326_o |         |   12.263|         |         |
rst_SW[6]_AND_324_o |         |   12.345|         |         |
rst_SW[7]_AND_322_o |         |   12.278|         |         |
rst_SW[8]_AND_320_o |         |   12.315|         |         |
rst_SW[9]_AND_318_o |         |   12.259|         |         |
u5/HIWrite          |    3.507|         |         |         |
u5/IRWrite          |   15.577|         |         |         |
u5/LOWrite          |    2.620|         |         |         |
u5/PCWrite          |   12.450|         |         |         |
u5/RPCWrite         |    3.385|         |         |         |
u5/RegWrite         |   14.043|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u5/TLBWrite
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_step       |    3.902|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 98.00 secs
Total CPU time to Xst completion: 97.30 secs
 
--> 

Total memory usage is 359904 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  257 (   0 filtered)
Number of infos    :   21 (   0 filtered)

