$date
	Sat Mar 22 15:27:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$var reg 1 & clk $end
$var reg 8 ' num1 [7:0] $end
$var reg 8 ( num2 [7:0] $end
$var reg 1 ) reset $end
$var reg 9 * sum_res [8:0] $end
$var integer 32 + i [31:0] $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 & clk $end
$var wire 1 ) reset $end
$var reg 1 , c $end
$var reg 1 " cout $end
$var reg 1 - flag $end
$var reg 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
x,
bx +
b0 *
1)
bx (
bx '
1&
0%
0$
0#
x"
0!
$end
#5000
0&
#10000
1&
#15000
0&
#20000
1!
0"
1-
0,
1&
1$
b0 +
b10000001 (
b100100 '
0)
#25000
0&
#30000
0!
1&
0$
b1 +
b1 *
#35000
0&
#40000
1!
1&
1#
b10 +
#45000
0&
#50000
0!
1&
0#
b11 +
b101 *
#55000
0&
#60000
1&
b100 +
#65000
0&
#70000
1!
1&
1#
b101 +
#75000
0&
#80000
0!
1&
0#
b110 +
b100101 *
#85000
0&
#90000
1!
1&
1$
b111 +
#95000
0&
#100000
0!
1&
0$
b1000 +
b10100101 *
#105000
0&
#110000
1&
b1001 +
#115000
0&
#120000
0-
1&
1)
#125000
0&
#130000
1&
