# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../NanoProcessor.srcs/sources_1/new/ADD_3.vhd" \
"../../../../../Lab3/Lab3.srcs/sources_1/new/FA.vhd" \
"../../../../../Lab3/Lab3.srcs/sources_1/new/HA.vhd" \
"../../../../NanoProcessor.srcs/sim_1/new/ADD_3_TB.vhd" \

# Do not sort compile order
nosort
