digraph "CFG for '_Z13matmul_doublePdS_S_iii' function" {
	label="CFG for '_Z13matmul_doublePdS_S_iii' function";

	Node0x52ed780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %11 = shl nsw i32 %8, 4\l  %12 = add nsw i32 %11, %10\l  %13 = shl nsw i32 %7, 4\l  %14 = add nsw i32 %13, %9\l  %15 = icmp slt i32 %5, -14\l  br i1 %15, label %57, label %16\l|{<s0>T|<s1>F}}"];
	Node0x52ed780:s0 -> Node0x52efa70;
	Node0x52ed780:s1 -> Node0x52efb00;
	Node0x52efb00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%16:\l16:                                               \l  %17 = add nsw i32 %5, -1\l  %18 = sdiv i32 %17, 16\l  %19 = icmp slt i32 %12, %3\l  %20 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 %9\l  %21 = mul nsw i32 %12, %5\l  %22 = icmp slt i32 %14, %4\l  %23 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 %10\l  %24 = mul nsw i32 %14, %5\l  %25 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 0\l  %26 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 0\l  %27 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 1\l  %28 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 1\l  %29 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 2\l  %30 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 2\l  %31 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 3\l  %32 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 3\l  %33 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 4\l  %34 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 4\l  %35 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 5\l  %36 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 5\l  %37 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 6\l  %38 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 6\l  %39 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 7\l  %40 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 7\l  %41 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 8\l  %42 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 8\l  %43 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 9\l  %44 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 9\l  %45 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 10\l  %46 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 10\l  %47 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 11\l  %48 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 11\l  %49 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 12\l  %50 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 12\l  %51 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 13\l  %52 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 13\l  %53 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 14\l  %54 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 14\l  %55 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SA, i32 0, i32 %10, i32 15\l  %56 = getelementptr inbounds [16 x [17 x double]], [16 x [17 x double]]\l... addrspace(3)* @_ZZ13matmul_doublePdS_S_iiiE2SB, i32 0, i32 %9, i32 15\l  br label %62\l}"];
	Node0x52efb00 -> Node0x52eff00;
	Node0x52efa70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%57:\l57:                                               \l  %58 = phi double [ 0.000000e+00, %6 ], [ %150, %85 ]\l  %59 = icmp slt i32 %12, %3\l  %60 = icmp slt i32 %14, %4\l  %61 = select i1 %59, i1 %60, i1 false\l  br i1 %61, label %153, label %158\l|{<s0>T|<s1>F}}"];
	Node0x52efa70:s0 -> Node0x52f30a0;
	Node0x52efa70:s1 -> Node0x52f3130;
	Node0x52eff00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%62:\l62:                                               \l  %63 = phi i32 [ 0, %16 ], [ %151, %85 ]\l  %64 = phi double [ 0.000000e+00, %16 ], [ %150, %85 ]\l  br i1 %19, label %65, label %74\l|{<s0>T|<s1>F}}"];
	Node0x52eff00:s0 -> Node0x52f0a20;
	Node0x52eff00:s1 -> Node0x52f0ab0;
	Node0x52f0a20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%65:\l65:                                               \l  %66 = shl nsw i32 %63, 4\l  %67 = add nuw i32 %66, %9\l  %68 = icmp slt i32 %67, %5\l  br i1 %68, label %69, label %74\l|{<s0>T|<s1>F}}"];
	Node0x52f0a20:s0 -> Node0x52f39c0;
	Node0x52f0a20:s1 -> Node0x52f0ab0;
	Node0x52f39c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%69:\l69:                                               \l  %70 = add i32 %67, %21\l  %71 = sext i32 %70 to i64\l  %72 = getelementptr inbounds double, double addrspace(1)* %0, i64 %71\l  %73 = load double, double addrspace(1)* %72, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %74\l}"];
	Node0x52f39c0 -> Node0x52f0ab0;
	Node0x52f0ab0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%74:\l74:                                               \l  %75 = phi double [ %73, %69 ], [ 0.000000e+00, %65 ], [ 0.000000e+00, %62 ]\l  store double %75, double addrspace(3)* %20, align 8, !tbaa !5\l  br i1 %22, label %76, label %85\l|{<s0>T|<s1>F}}"];
	Node0x52f0ab0:s0 -> Node0x52f4720;
	Node0x52f0ab0:s1 -> Node0x52f2d60;
	Node0x52f4720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%76:\l76:                                               \l  %77 = shl nsw i32 %63, 4\l  %78 = add nuw i32 %77, %10\l  %79 = icmp slt i32 %78, %5\l  br i1 %79, label %80, label %85\l|{<s0>T|<s1>F}}"];
	Node0x52f4720:s0 -> Node0x52f49d0;
	Node0x52f4720:s1 -> Node0x52f2d60;
	Node0x52f49d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%80:\l80:                                               \l  %81 = add i32 %78, %24\l  %82 = sext i32 %81 to i64\l  %83 = getelementptr inbounds double, double addrspace(1)* %1, i64 %82\l  %84 = load double, double addrspace(1)* %83, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  br label %85\l}"];
	Node0x52f49d0 -> Node0x52f2d60;
	Node0x52f2d60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%85:\l85:                                               \l  %86 = phi double [ %84, %80 ], [ 0.000000e+00, %76 ], [ 0.000000e+00, %74 ]\l  store double %86, double addrspace(3)* %23, align 8, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %87 = load double, double addrspace(3)* %25, align 8, !tbaa !5\l  %88 = load double, double addrspace(3)* %26, align 8, !tbaa !5\l  %89 = fmul contract double %87, %88\l  %90 = fadd contract double %64, %89\l  %91 = load double, double addrspace(3)* %27, align 8, !tbaa !5\l  %92 = load double, double addrspace(3)* %28, align 8, !tbaa !5\l  %93 = fmul contract double %91, %92\l  %94 = fadd contract double %90, %93\l  %95 = load double, double addrspace(3)* %29, align 8, !tbaa !5\l  %96 = load double, double addrspace(3)* %30, align 8, !tbaa !5\l  %97 = fmul contract double %95, %96\l  %98 = fadd contract double %94, %97\l  %99 = load double, double addrspace(3)* %31, align 8, !tbaa !5\l  %100 = load double, double addrspace(3)* %32, align 8, !tbaa !5\l  %101 = fmul contract double %99, %100\l  %102 = fadd contract double %98, %101\l  %103 = load double, double addrspace(3)* %33, align 8, !tbaa !5\l  %104 = load double, double addrspace(3)* %34, align 8, !tbaa !5\l  %105 = fmul contract double %103, %104\l  %106 = fadd contract double %102, %105\l  %107 = load double, double addrspace(3)* %35, align 8, !tbaa !5\l  %108 = load double, double addrspace(3)* %36, align 8, !tbaa !5\l  %109 = fmul contract double %107, %108\l  %110 = fadd contract double %106, %109\l  %111 = load double, double addrspace(3)* %37, align 8, !tbaa !5\l  %112 = load double, double addrspace(3)* %38, align 8, !tbaa !5\l  %113 = fmul contract double %111, %112\l  %114 = fadd contract double %110, %113\l  %115 = load double, double addrspace(3)* %39, align 8, !tbaa !5\l  %116 = load double, double addrspace(3)* %40, align 8, !tbaa !5\l  %117 = fmul contract double %115, %116\l  %118 = fadd contract double %114, %117\l  %119 = load double, double addrspace(3)* %41, align 8, !tbaa !5\l  %120 = load double, double addrspace(3)* %42, align 8, !tbaa !5\l  %121 = fmul contract double %119, %120\l  %122 = fadd contract double %118, %121\l  %123 = load double, double addrspace(3)* %43, align 8, !tbaa !5\l  %124 = load double, double addrspace(3)* %44, align 8, !tbaa !5\l  %125 = fmul contract double %123, %124\l  %126 = fadd contract double %122, %125\l  %127 = load double, double addrspace(3)* %45, align 8, !tbaa !5\l  %128 = load double, double addrspace(3)* %46, align 8, !tbaa !5\l  %129 = fmul contract double %127, %128\l  %130 = fadd contract double %126, %129\l  %131 = load double, double addrspace(3)* %47, align 8, !tbaa !5\l  %132 = load double, double addrspace(3)* %48, align 8, !tbaa !5\l  %133 = fmul contract double %131, %132\l  %134 = fadd contract double %130, %133\l  %135 = load double, double addrspace(3)* %49, align 8, !tbaa !5\l  %136 = load double, double addrspace(3)* %50, align 8, !tbaa !5\l  %137 = fmul contract double %135, %136\l  %138 = fadd contract double %134, %137\l  %139 = load double, double addrspace(3)* %51, align 8, !tbaa !5\l  %140 = load double, double addrspace(3)* %52, align 8, !tbaa !5\l  %141 = fmul contract double %139, %140\l  %142 = fadd contract double %138, %141\l  %143 = load double, double addrspace(3)* %53, align 8, !tbaa !5\l  %144 = load double, double addrspace(3)* %54, align 8, !tbaa !5\l  %145 = fmul contract double %143, %144\l  %146 = fadd contract double %142, %145\l  %147 = load double, double addrspace(3)* %55, align 8, !tbaa !5\l  %148 = load double, double addrspace(3)* %56, align 8, !tbaa !5\l  %149 = fmul contract double %147, %148\l  %150 = fadd contract double %146, %149\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %151 = add nuw nsw i32 %63, 1\l  %152 = icmp eq i32 %63, %18\l  br i1 %152, label %57, label %62, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x52f2d60:s0 -> Node0x52efa70;
	Node0x52f2d60:s1 -> Node0x52eff00;
	Node0x52f30a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%153:\l153:                                              \l  %154 = mul nsw i32 %12, %4\l  %155 = add nsw i32 %154, %14\l  %156 = sext i32 %155 to i64\l  %157 = getelementptr inbounds double, double addrspace(1)* %2, i64 %156\l  store double %58, double addrspace(1)* %157, align 8, !tbaa !5\l  br label %158\l}"];
	Node0x52f30a0 -> Node0x52f3130;
	Node0x52f3130 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%158:\l158:                                              \l  ret void\l}"];
}
