<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="finalproject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_CPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_top_level_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_top_level_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_top_level_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_level_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1575336179" xil_pn:in_ck="1607616969473960918" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1575336179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="UART_TX_CTRL.vhd"/>
      <outfile xil_pn:name="control_logic.v"/>
      <outfile xil_pn:name="control_path.v"/>
      <outfile xil_pn:name="control_state.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="instruct_reg.v"/>
      <outfile xil_pn:name="mux2_16.v"/>
      <outfile xil_pn:name="program_counter.v"/>
      <outfile xil_pn:name="read_from_ram.v"/>
      <outfile xil_pn:name="read_ram_and_uart.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="tb_CPU.v"/>
      <outfile xil_pn:name="tb_top_level.v"/>
      <outfile xil_pn:name="top_level.v"/>
    </transform>
    <transform xil_pn:end_ts="1575337232" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1568804668043561782" xil_pn:start_ts="1575337232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575337232" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3089213177321613740" xil_pn:start_ts="1575337232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575335474" xil_pn:in_ck="-8936923017992541857" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5899502647230724315" xil_pn:start_ts="1575335474">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ip_ram_output_code.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ip_ram_output_code.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_rom_input_code.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ip_rom_input_code.v"/>
    </transform>
    <transform xil_pn:end_ts="1575336179" xil_pn:in_ck="1130450873660812397" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1575336179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="UART_TX_CTRL.vhd"/>
      <outfile xil_pn:name="control_logic.v"/>
      <outfile xil_pn:name="control_path.v"/>
      <outfile xil_pn:name="control_state.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="instruct_reg.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_ram_output_code.v"/>
      <outfile xil_pn:name="ipcore_dir/ip_rom_input_code.v"/>
      <outfile xil_pn:name="mux2_16.v"/>
      <outfile xil_pn:name="program_counter.v"/>
      <outfile xil_pn:name="read_from_ram.v"/>
      <outfile xil_pn:name="read_ram_and_uart.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="tb_CPU.v"/>
      <outfile xil_pn:name="tb_top_level.v"/>
      <outfile xil_pn:name="top_level.v"/>
    </transform>
    <transform xil_pn:end_ts="1575337236" xil_pn:in_ck="1130450873660812397" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6263940148684471589" xil_pn:start_ts="1575337232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_top_level_beh.prj"/>
      <outfile xil_pn:name="tb_top_level_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1575337236" xil_pn:in_ck="-3754615574481760902" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7006971330547866690" xil_pn:start_ts="1575337236">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_top_level_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
