0.7
2020.1
May 27 2020
20:09:33
C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sim_1/new/CORDIC_tb.vhd,1643022118,vhdl,,,,cordic_tb,,,,,,,,
C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sim_1/new/RAM_tb.vhd,1642951970,vhdl,,,,ram_tb,,,,,,,,
C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sim_1/new/ROM_tb.vhd,1642924393,vhdl,,,,rom_tb,,,,,,,,
C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sim_1/new/TopModule_tb.vhd,1643043773,vhdl,,,,topmodule_tb,,,,,,,,
C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/imports/final_version/exp/exp.srcs/sources_1/new/CORDIC_Hyperbolic_rotationmode.vhd,1643018429,vhdl,C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/CORDIC.vhd,,,cordic_hyperbolic_rotationmode,,,,,,,,
C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/imports/final_version/sqrt/sqrt.srcs/sources_1/new/CORDIC_Hyperbolic_vectoringmode.vhd,1643022305,vhdl,C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/CORDIC.vhd,,,cordic_hyperbolic_vectoringmode,,,,,,,,
C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/CORDIC.vhd,1643034226,vhdl,C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/TopModule.vhd,,,cordic,,,,,,,,
C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/CPU.vhd,1643127150,vhdl,C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/TopModule.vhd,,,cpu,,,,,,,,
C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/Decoder.vhd,1642924575,vhdl,C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/TopModule.vhd,,,decoder,,,,,,,,
C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/RAM.vhd,1643127546,vhdl,C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/TopModule.vhd,,,ram,,,,,,,,
C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/ROM.vhd,1643128312,vhdl,C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/TopModule.vhd,,,rom,,,,,,,,
C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sources_1/new/TopModule.vhd,1643036077,vhdl,C:/Users/AEA/Desktop/Darsi/term7/FPGA/Final_Project/micro/micro.srcs/sim_1/new/TopModule_tb.vhd,,,topmodule,,,,,,,,
