<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Mar 12 11:37:15 2019" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="zynquplus" BOARD="xilinx.com:zcu104:part0:1.1" DEVICE="xczu7ev" NAME="bd_3ec1" PACKAGE="ffvc1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="99999000" DIR="I" NAME="s_axi_cpu_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_cpu_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_cpu_aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axi_cpu_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="cable_detect" SIGIS="undef" SIGNAME="External_Ports_cable_detect">
      <CONNECTIONS>
        <CONNECTION INSTANCE="inverter_1" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="148500000" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="External_Ports_link_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="link_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="99999000" DIR="I" NAME="s_axis_audio_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_audio_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="m_axis_audio_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_audio_aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axis_audio_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="m_axis_audio_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="19" NAME="acr_cts" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_rx_acr_cts">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="acr_cts"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="19" NAME="acr_n" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_rx_acr_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="acr_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="acr_valid" SIGIS="undef" SIGNAME="v_hdmi_rx_acr_valid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="acr_valid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="hpd" SIGIS="undef" SIGNAME="v_hdmi_rx_hpd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="hpd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="v_hdmi_rx_irq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="irq"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="297000000" DIR="I" NAME="video_clk" SIGIS="clk" SIGNAME="External_Ports_video_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="video_clk"/>
        <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_io_in_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fid" SIGIS="undef" SIGNAME="v_vid_in_axi4s_fid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="fid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_video_aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axis_video_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="m_axis_video_aresetn_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="149998500" DIR="I" NAME="s_axis_video_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_video_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="v_hdmi_rx" PORT="m_axis_video_aclk"/>
        <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="39" NAME="LINK_DATA1_IN_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="LINK_DATA1_IN_tvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="39" NAME="LINK_DATA0_IN_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="LINK_DATA0_IN_tvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="SB_STATUS_IN_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="SB_STATUS_IN_tvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="39" NAME="LINK_DATA2_IN_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="LINK_DATA2_IN_tvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_CPU_IN_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CPU_IN_arprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CPU_IN_arready" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CPU_IN_arvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_CPU_IN_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_CPU_IN_awprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CPU_IN_awready" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CPU_IN_awvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CPU_IN_bready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CPU_IN_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CPU_IN_bvalid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_CPU_IN_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CPU_IN_rready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_CPU_IN_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CPU_IN_rvalid" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_CPU_IN_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="S_AXI_CPU_IN_wready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_CPU_IN_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="S_AXI_CPU_IN_wvalid" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="AUDIO_OUT_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="2" NAME="AUDIO_OUT_tid" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="AUDIO_OUT_tready" SIGIS="undef"/>
    <PORT DIR="O" NAME="AUDIO_OUT_tvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="DDC_OUT_scl_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDC_OUT_scl_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDC_OUT_scl_t" SIGIS="undef"/>
    <PORT DIR="I" NAME="DDC_OUT_sda_i" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDC_OUT_sda_o" SIGIS="undef"/>
    <PORT DIR="O" NAME="DDC_OUT_sda_t" SIGIS="undef"/>
    <PORT DIR="O" LEFT="95" NAME="VIDEO_OUT_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="VIDEO_OUT_tlast" SIGIS="undef"/>
    <PORT DIR="I" NAME="VIDEO_OUT_tready" SIGIS="undef"/>
    <PORT DIR="O" NAME="VIDEO_OUT_tuser" SIGIS="undef"/>
    <PORT DIR="O" NAME="VIDEO_OUT_tvalid" SIGIS="undef"/>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_LINK_DATA0_IN" NAME="LINK_DATA0_IN" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_vid_phy_controller_0_rxoutclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="LINK_DATA0_IN_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="LINK_DATA0_IN_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_LINK_DATA1_IN" NAME="LINK_DATA1_IN" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_vid_phy_controller_0_rxoutclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="LINK_DATA1_IN_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="LINK_DATA1_IN_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_LINK_DATA2_IN" NAME="LINK_DATA2_IN" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_vid_phy_controller_0_rxoutclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="LINK_DATA2_IN_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="LINK_DATA2_IN_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CPU_IN" DATAWIDTH="32" NAME="S_AXI_CPU_IN" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_zynq_us_0_pl_clk0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_CPU_IN_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_CPU_IN_arprot"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_CPU_IN_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_CPU_IN_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_CPU_IN_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_CPU_IN_awprot"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_CPU_IN_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_CPU_IN_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_CPU_IN_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_CPU_IN_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_CPU_IN_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_CPU_IN_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_CPU_IN_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_CPU_IN_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_CPU_IN_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_CPU_IN_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_CPU_IN_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_CPU_IN_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_CPU_IN_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="v_hdmi_rx" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI_CPU_IN" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="CPU_IN"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="v_hdmi_rx"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="v_hdmi_rx_AUDIO_OUT" NAME="AUDIO_OUT" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_clk_wiz_0_clk_out1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="AUDIO_OUT_tdata"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="AUDIO_OUT_tid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="AUDIO_OUT_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="AUDIO_OUT_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="v_hdmi_rx_DDC_OUT" NAME="DDC_OUT" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="SCL_I" PHYSICAL="DDC_OUT_scl_i"/>
        <PORTMAP LOGICAL="SCL_O" PHYSICAL="DDC_OUT_scl_o"/>
        <PORTMAP LOGICAL="SCL_T" PHYSICAL="DDC_OUT_scl_t"/>
        <PORTMAP LOGICAL="SDA_I" PHYSICAL="DDC_OUT_sda_i"/>
        <PORTMAP LOGICAL="SDA_O" PHYSICAL="DDC_OUT_sda_o"/>
        <PORTMAP LOGICAL="SDA_T" PHYSICAL="DDC_OUT_sda_t"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="v_vid_in_axi4s_video_out" NAME="VIDEO_OUT" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="149998500"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_zynq_us_0_pl_clk1"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="VIDEO_OUT_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="VIDEO_OUT_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="VIDEO_OUT_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="VIDEO_OUT_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="VIDEO_OUT_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_SB_STATUS_IN" NAME="SB_STATUS_IN" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_zynq_us_0_pl_clk0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="SB_STATUS_IN_tdata"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="SB_STATUS_IN_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/inverter_1" HWVERSION="2.0" INSTANCE="inverter_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_3ec1_inverter_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_cable_detect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cable_detect"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="inverter_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="cable_detect"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/v_hdmi_rx" HWVERSION="3.0" INSTANCE="v_hdmi_rx" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_hdmi_rx" VLNV="xilinx.com:ip:v_hdmi_rx:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_hdmi_rx;v=v1_1;d=pg205-v-smpte-uhdsdi.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_BITS_PER_COMPONENT" VALUE="8"/>
        <PARAMETER NAME="C_PIXELS_PER_CLOCK" VALUE="4"/>
        <PARAMETER NAME="C_GT_LANES" VALUE="4"/>
        <PARAMETER NAME="C_DDC_EDID_SIZE" VALUE="256"/>
        <PARAMETER NAME="C_SIM_SPEEDUP" VALUE="FALSE"/>
        <PARAMETER NAME="C_HDCP_IF_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_3ec1_v_hdmi_rx_0"/>
        <PARAMETER NAME="C_NUM_OF_INTR" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="99999000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axi_cpu_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_cpu_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axi_cpu_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axi_cpu_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_video_aresetn_in" SIGIS="rst" SIGNAME="External_Ports_s_axis_video_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_video_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef"/>
        <PORT CLKFREQUENCY="148500000" DIR="I" NAME="link_clk" SIGIS="clk" SIGNAME="External_Ports_link_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="link_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="39" NAME="link_data0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="39" NAME="link_data1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="39" NAME="link_data2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="link_valid0" SIGIS="undef"/>
        <PORT DIR="I" NAME="link_valid1" SIGIS="undef"/>
        <PORT DIR="I" NAME="link_valid2" SIGIS="undef"/>
        <PORT DIR="O" NAME="hpd" SIGIS="undef" SIGNAME="v_hdmi_rx_hpd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="hpd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cable_detect" SIGIS="undef" SIGNAME="inverter_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="inverter_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="video_reset" SIGIS="rst" SIGNAME="v_hdmi_rx_video_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_io_in_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_video_aresetn_out" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_video_aresetn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axis_enable" SIGIS="undef" SIGNAME="v_hdmi_rx_axis_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="axis_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sb_status_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="sb_status_valid" SIGIS="undef"/>
        <PORT DIR="O" NAME="avmute" SIGIS="undef"/>
        <PORT CLKFREQUENCY="297000000" DIR="I" NAME="video_clk" SIGIS="clk" SIGNAME="External_Ports_video_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="149998500" DIR="I" NAME="m_axis_video_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_video_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_video_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="video_vs" SIGIS="undef" SIGNAME="v_hdmi_rx_video_vs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="video_hs" SIGIS="undef" SIGNAME="v_hdmi_rx_video_hs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="95" NAME="video_data" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_rx_video_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="video_de" SIGIS="undef" SIGNAME="v_hdmi_rx_video_de">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_active_video"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="video_field" SIGIS="undef" SIGNAME="v_hdmi_rx_video_field">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="vid_field_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_audio_aresetn" SIGIS="rst" SIGNAME="External_Ports_s_axis_audio_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_audio_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="99999000" DIR="I" NAME="m_axis_audio_aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_audio_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_audio_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_audio_tready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="m_axis_audio_tid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axis_audio_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_audio_tvalid" SIGIS="undef"/>
        <PORT DIR="O" LEFT="19" NAME="acr_cts" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_rx_acr_cts">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="acr_cts"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="19" NAME="acr_n" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_rx_acr_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="acr_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="acr_valid" SIGIS="undef" SIGNAME="v_hdmi_rx_acr_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="acr_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_hdcp_aresetn" SIGIS="rst"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="m_axis_hdcp_aclk" SIGIS="clk"/>
        <PORT DIR="O" NAME="m_axis_hdcp_aclken" SIGIS="ce"/>
        <PORT DIR="O" NAME="m_axis_hdcp_tid" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="s_axis_hdcp_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_hdcp_tuser" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="s_axis_hdcp_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="95" NAME="m_axis_hdcp_tdata" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="s_axis_hdcp_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_hdcp_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="s_axis_hdcp_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_hdcp_tvalid" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="s_axis_hdcp_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_hdcp_tlast" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="s_axis_hdcp_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_hdcp_tready" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="s_axis_hdcp_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_hdcp_tid" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="m_axis_hdcp_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_hdcp_tuser" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="m_axis_hdcp_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="s_axis_hdcp_tdata" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="m_axis_hdcp_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_hdcp_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="m_axis_hdcp_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_hdcp_tvalid" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="m_axis_hdcp_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_hdcp_tlast" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="m_axis_hdcp_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_hdcp_tready" SIGIS="undef" SIGNAME="v_hdmi_rx_m_axis_hdcp_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="m_axis_hdcp_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ddc_scl_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddc_scl_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddc_scl_t" SIGIS="undef"/>
        <PORT DIR="I" NAME="ddc_sda_i" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddc_sda_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="ddc_sda_t" SIGIS="undef"/>
        <PORT DIR="O" NAME="irq" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="v_hdmi_rx_irq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="irq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bridge_yuv420" SIGIS="undef"/>
        <PORT DIR="O" NAME="bridge_pixel_drop" SIGIS="undef"/>
        <PORT DIR="I" NAME="bridge_overflow" SIGIS="undef" SIGNAME="v_vid_in_axi4s_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_vid_in_axi4s" PORT="overflow"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_CPU_IN" DATAWIDTH="32" NAME="CPU_IN" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_zynq_us_0_pl_clk0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_hdmi_rx_AUDIO_OUT" NAME="AUDIO_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="3"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_clk_wiz_0_clk_out1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_audio_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_audio_tid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_audio_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_audio_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_hdmi_rx_HDCP_OUT" NAME="HDCP_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_3ec1_v_hdmi_rx_0_m_axis_hdcp_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_hdcp_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_hdcp_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_hdcp_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_hdcp_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="m_axis_hdcp_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_hdcp_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_hdcp_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_hdmi_rx_HDCP_OUT" NAME="HDCP_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_3ec1_v_hdmi_rx_0_m_axis_hdcp_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_hdcp_tdata"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_hdcp_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_hdcp_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_hdcp_tready"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s_axis_hdcp_tstrb"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_hdcp_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_hdcp_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_LINK_DATA0_IN" NAME="LINK_DATA0_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_vid_phy_controller_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="link_data0"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="link_valid0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_LINK_DATA1_IN" NAME="LINK_DATA1_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_vid_phy_controller_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="link_data1"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="link_valid1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_LINK_DATA2_IN" NAME="LINK_DATA2_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="5"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="148500000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_vid_phy_controller_0_rxoutclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="link_data2"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="link_valid2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_SB_STATUS_IN" NAME="SB_STATUS_IN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="0"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="99999000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_zynq_us_0_pl_clk0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="sb_status_data"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="sb_status_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_hdmi_rx_VIDEO_OUT" NAME="VIDEO_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="video_de"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="video_data"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="video_field"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="video_hs"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="video_vs"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_hdmi_rx_DDC_OUT" NAME="DDC_OUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="ddc_scl_i"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="ddc_scl_o"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="ddc_scl_t"/>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="ddc_sda_i"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="ddc_sda_o"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="ddc_sda_t"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/v_vid_in_axi4s" HWVERSION="4.0" INSTANCE="v_vid_in_axi4s" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="v_vid_in_axi4s" VLNV="xilinx.com:ip:v_vid_in_axi4s:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v4_0;d=pg043_v_vid_in_axi4s.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_PIXELS_PER_CLOCK" VALUE="4"/>
        <PARAMETER NAME="C_COMPONENTS_PER_PIXEL" VALUE="3"/>
        <PARAMETER NAME="C_M_AXIS_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_COMPONENT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_NATIVE_DATA_WIDTH" VALUE="96"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="96"/>
        <PARAMETER NAME="C_HAS_ASYNC_CLK" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_INCLUDE_PIXEL_DROP" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_PIXEL_REMAP_420" VALUE="0"/>
        <PARAMETER NAME="C_ADDR_WIDTH_PIXEL_REMAP_420" VALUE="10"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_3ec1_v_vid_in_axi4s_0"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_M_AXIS_VIDEO_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="297000000" DIR="I" NAME="vid_io_in_clk" SIGIS="clk" SIGNAME="External_Ports_video_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="video_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_io_in_ce" SIGIS="ce"/>
        <PORT DIR="I" NAME="vid_io_in_reset" SIGIS="rst" SIGNAME="v_hdmi_rx_video_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="video_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_active_video" SIGIS="undef" SIGNAME="v_hdmi_rx_video_de">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="video_de"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_vblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_hblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_vsync" SIGIS="undef" SIGNAME="v_hdmi_rx_video_vs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="video_vs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_hsync" SIGIS="undef" SIGNAME="v_hdmi_rx_video_hs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="video_hs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vid_field_id" SIGIS="undef" SIGNAME="v_hdmi_rx_video_field">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="video_field"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="95" NAME="vid_data" RIGHT="0" SIGIS="undef" SIGNAME="v_hdmi_rx_video_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="video_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="149998500" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_s_axis_video_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s_axis_video_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aclken" SIGIS="ce"/>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="v_hdmi_rx_m_axis_video_aresetn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="m_axis_video_aresetn_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="95" NAME="m_axis_video_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_video_tvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="m_axis_video_tready" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_video_tuser" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_video_tlast" SIGIS="undef"/>
        <PORT DIR="O" NAME="fid" SIGIS="undef" SIGNAME="v_vid_in_axi4s_fid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vtd_active_video" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_vblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hblank" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_vsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_hsync" SIGIS="undef"/>
        <PORT DIR="O" NAME="vtd_field_id" SIGIS="undef"/>
        <PORT DIR="O" NAME="overflow" SIGIS="undef" SIGNAME="v_vid_in_axi4s_overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="bridge_overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="underflow" SIGIS="undef"/>
        <PORT DIR="I" NAME="axis_enable" SIGIS="undef" SIGNAME="v_hdmi_rx_axis_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="v_hdmi_rx" PORT="axis_enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="v_vid_in_axi4s_video_out" NAME="video_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="12"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="149998500"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="exdes_zynq_us_0_pl_clk1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xilinx.com:video:G_B_R_444:1.0} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value rows} size {attribs {resolve_type generated dependency active_rows format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_rows_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cols} size {attribs {resolve_type generated dependency active_cols format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency active_cols_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_G {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value G} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_B {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value B} enabled {attribs {resolve_type generated dependency video_comp1_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp1_offset format long minimum {} maximum {}} value 8} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} field_R {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value R} enabled {attribs {resolve_type generated dependency video_comp2_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency video_data_width format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type generated dependency video_comp2_offset format long minimum {} maximum {}} value 16} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}} TDATA_WIDTH 24}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_video_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_video_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_video_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_video_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_video_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="vtiming_out" TYPE="INITIATOR" VLNV="xilinx.com:interface:video_timing:2.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vtd_active_video"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vtd_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vtd_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vtd_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vtd_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vtd_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="v_hdmi_rx_VIDEO_OUT" NAME="vid_io_in" TYPE="TARGET" VLNV="xilinx.com:interface:vid_io:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ACTIVE_VIDEO" PHYSICAL="vid_active_video"/>
            <PORTMAP LOGICAL="DATA" PHYSICAL="vid_data"/>
            <PORTMAP LOGICAL="FIELD" PHYSICAL="vid_field_id"/>
            <PORTMAP LOGICAL="HBLANK" PHYSICAL="vid_hblank"/>
            <PORTMAP LOGICAL="HSYNC" PHYSICAL="vid_hsync"/>
            <PORTMAP LOGICAL="VBLANK" PHYSICAL="vid_vblank"/>
            <PORTMAP LOGICAL="VSYNC" PHYSICAL="vid_vsync"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
