# 2021_Spring_NCTU_ICLAB
NCTU 2021 Spring Integrated Circuit Design Laboratory (ICLAB)

## Course Content
Synthesis Flow with Synopsys Design Compiler

## Design
Lab06 Exercise  
CheckSum (CS)

| Input | Description |
| --- | --- |
| clk | Clock. |
| rst_n | Asynchronous active-low reset. |
| in_valid | High when input is valid. |
| data | Input data. |

| Output | Description |
| --- | --- |
| out_valid | High when out is valid. |
| result | Output result. |


## Time
2021.04.07 - 2021.04.11

## Notes
+ Synthesis Flow
+ compile
+ built our own soft IP
+ generate syntax




