Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 30 18:36:16 2023
| Host         : DESKTOP-NI32BUM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gesound/clock_50mHz/slow_clock_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: gesound/test_out/clk_counter_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_audio_input/sclk_reg/Q (HIGH)

 There are 151 register/latch pins with no clock driven by root clock pin: naz/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: naz/naz_ld_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: naz/naz_seg_display/my_1KHz_clk/my_clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: naz/naz_seg_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pts/clock_50mHz/slow_clock_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: pts/test_out/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: szj/clock_50mHz/slow_clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: szj/my_1KHz_clk/my_clk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: szj/test_out/clk_counter_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: team/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: team/team_ld_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: team/team_seg_display/my_1KHz_clk/my_clk_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: team/team_seg_display/my_20KHz_clk/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 976 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.263    -2015.400                    333                 5194        0.140        0.000                      0                 5194        4.500        0.000                       0                  2654  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -13.263    -2015.400                    333                 5194        0.140        0.000                      0                 5194        4.500        0.000                       0                  2654  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          333  Failing Endpoints,  Worst Slack      -13.263ns,  Total Violation    -2015.400ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.263ns  (required time - arrival time)
  Source:                 win_row_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.188ns  (logic 10.410ns (44.895%)  route 12.778ns (55.105%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.570     5.091    clock_IBUF_BUFG
    SLICE_X15Y49         FDSE                                         r  win_row_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  win_row_reg[4]_replica/Q
                         net (fo=1, routed)           0.493     6.041    win_row[4]_repN
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.541 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001     6.541    win_row_reg[2]_i_12_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.658    win_row_reg[1]_i_9_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.973 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.537     7.510    in[12]
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.307     7.817 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     7.817    win_row[2]_i_173_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.349 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.349    win_row_reg[2]_i_127_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.662 r  win_row_reg[2]_i_265/O[3]
                         net (fo=5, routed)           0.788     9.450    win_row4[19]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.306     9.756 r  win_row[2]_i_266/O
                         net (fo=6, routed)           0.696    10.452    win_row[2]_i_266_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.576 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.947    11.523    win_row[2]_i_191_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.908    win_row_reg[2]_i_239_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 r  win_row_reg[2]_i_163/O[3]
                         net (fo=2, routed)           0.862    13.083    win_row_reg[2]_i_163_n_4
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.335    13.418 r  win_row[2]_i_113/O
                         net (fo=2, routed)           0.708    14.126    win_row[2]_i_113_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.331    14.457 r  win_row[2]_i_117/O
                         net (fo=1, routed)           0.000    14.457    win_row[2]_i_117_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.833 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.833    win_row_reg[2]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.072 r  win_row_reg[2]_i_42/O[2]
                         net (fo=2, routed)           0.941    16.013    win_row_reg[2]_i_42_n_5
    SLICE_X8Y56          LUT3 (Prop_lut3_I2_O)        0.330    16.343 r  win_row[2]_i_30/O
                         net (fo=2, routed)           0.708    17.051    win_row[2]_i_30_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.331    17.382 r  win_row[2]_i_34/O
                         net (fo=1, routed)           0.000    17.382    win_row[2]_i_34_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.758 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.758    win_row_reg[2]_i_21_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.081 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.444    18.525    win_row_reg[2]_i_20_n_6
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    19.078 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.552    19.630    win_row_reg[2]_i_13_n_7
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.299    19.929 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    19.929    win_row[2]_i_9_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.569 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.624    21.192    win_row_reg[2]_i_3_n_4
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.306    21.498 r  win_row[2]_i_2/O
                         net (fo=1, routed)           0.151    21.650    win_row[2]_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    21.774 f  win_row[2]_i_1/O
                         net (fo=13, routed)          0.733    22.506    win_row[2]_i_1_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    22.630 r  state[2][0][1]_i_19/O
                         net (fo=1, routed)           0.000    22.630    state[2][0][1]_i_19_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.162 r  state_reg[2][0][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.162    state_reg[2][0][1]_i_11_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.276 r  state_reg[2][0][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.276    state_reg[2][0][1]_i_7_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.504 f  state_reg[2][0][1]_i_5/CO[2]
                         net (fo=10, routed)          0.650    24.155    nolabel_line433/win_row_reg[30]_3[0]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.313    24.468 r  nolabel_line433/state[2][0][0]_i_2/O
                         net (fo=7, routed)           0.438    24.906    nolabel_line433/state[2][0][0]_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124    25.030 r  nolabel_line433/seg_active[2]_i_11/O
                         net (fo=2, routed)           0.820    25.850    nolabel_line433/seg_active[2]_i_11_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124    25.974 r  nolabel_line433/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.283    26.257    nolabel_line433/seg_active[2]_i_9_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  nolabel_line433/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.173    26.554    nolabel_line433/seg_active[2]_i_4_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124    26.678 r  nolabel_line433/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.512    27.190    nolabel_line433/seg_active[9]_i_4_n_0
    SLICE_X4Y64          LUT5 (Prop_lut5_I3_O)        0.124    27.314 f  nolabel_line433/seg_active[8]_i_6/O
                         net (fo=1, routed)           0.411    27.725    nolabel_line433/seg_active[8]_i_6_n_0
    SLICE_X3Y64          LUT5 (Prop_lut5_I3_O)        0.124    27.849 r  nolabel_line433/seg_active[8]_i_2/O
                         net (fo=1, routed)           0.306    28.155    nolabel_line433/seg_active[8]_i_2_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I0_O)        0.124    28.279 r  nolabel_line433/seg_active[8]_i_1/O
                         net (fo=1, routed)           0.000    28.279    nolabel_line433_n_6
    SLICE_X4Y64          FDRE                                         r  seg_active_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.502    14.843    clock_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  seg_active_reg[8]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)        0.029    15.016    seg_active_reg[8]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -28.279    
  -------------------------------------------------------------------
                         slack                                -13.263    

Slack (VIOLATED) :        -13.199ns  (required time - arrival time)
  Source:                 win_row_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.059ns  (logic 10.410ns (45.145%)  route 12.649ns (54.855%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=2 LUT3=5 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.570     5.091    clock_IBUF_BUFG
    SLICE_X15Y49         FDSE                                         r  win_row_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  win_row_reg[4]_replica/Q
                         net (fo=1, routed)           0.493     6.041    win_row[4]_repN
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.541 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001     6.541    win_row_reg[2]_i_12_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.658    win_row_reg[1]_i_9_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.973 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.537     7.510    in[12]
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.307     7.817 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     7.817    win_row[2]_i_173_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.349 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.349    win_row_reg[2]_i_127_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.662 r  win_row_reg[2]_i_265/O[3]
                         net (fo=5, routed)           0.788     9.450    win_row4[19]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.306     9.756 r  win_row[2]_i_266/O
                         net (fo=6, routed)           0.696    10.452    win_row[2]_i_266_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.576 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.947    11.523    win_row[2]_i_191_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.908    win_row_reg[2]_i_239_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 r  win_row_reg[2]_i_163/O[3]
                         net (fo=2, routed)           0.862    13.083    win_row_reg[2]_i_163_n_4
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.335    13.418 r  win_row[2]_i_113/O
                         net (fo=2, routed)           0.708    14.126    win_row[2]_i_113_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.331    14.457 r  win_row[2]_i_117/O
                         net (fo=1, routed)           0.000    14.457    win_row[2]_i_117_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.833 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.833    win_row_reg[2]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.072 r  win_row_reg[2]_i_42/O[2]
                         net (fo=2, routed)           0.941    16.013    win_row_reg[2]_i_42_n_5
    SLICE_X8Y56          LUT3 (Prop_lut3_I2_O)        0.330    16.343 r  win_row[2]_i_30/O
                         net (fo=2, routed)           0.708    17.051    win_row[2]_i_30_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.331    17.382 r  win_row[2]_i_34/O
                         net (fo=1, routed)           0.000    17.382    win_row[2]_i_34_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.758 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.758    win_row_reg[2]_i_21_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.081 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.444    18.525    win_row_reg[2]_i_20_n_6
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    19.078 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.552    19.630    win_row_reg[2]_i_13_n_7
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.299    19.929 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    19.929    win_row[2]_i_9_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.569 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.624    21.192    win_row_reg[2]_i_3_n_4
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.306    21.498 r  win_row[2]_i_2/O
                         net (fo=1, routed)           0.151    21.650    win_row[2]_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    21.774 f  win_row[2]_i_1/O
                         net (fo=13, routed)          0.733    22.506    win_row[2]_i_1_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    22.630 r  state[2][0][1]_i_19/O
                         net (fo=1, routed)           0.000    22.630    state[2][0][1]_i_19_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.162 r  state_reg[2][0][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.162    state_reg[2][0][1]_i_11_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.276 r  state_reg[2][0][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.276    state_reg[2][0][1]_i_7_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.504 f  state_reg[2][0][1]_i_5/CO[2]
                         net (fo=10, routed)          0.650    24.155    nolabel_line433/win_row_reg[30]_3[0]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.313    24.468 r  nolabel_line433/state[2][0][0]_i_2/O
                         net (fo=7, routed)           0.438    24.906    nolabel_line433/state[2][0][0]_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124    25.030 r  nolabel_line433/seg_active[2]_i_11/O
                         net (fo=2, routed)           0.820    25.850    nolabel_line433/seg_active[2]_i_11_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124    25.974 r  nolabel_line433/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.283    26.257    nolabel_line433/seg_active[2]_i_9_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  nolabel_line433/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.173    26.554    nolabel_line433/seg_active[2]_i_4_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124    26.678 r  nolabel_line433/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.630    27.308    nolabel_line433/seg_active[9]_i_4_n_0
    SLICE_X8Y64          LUT2 (Prop_lut2_I1_O)        0.124    27.432 f  nolabel_line433/seg_active[12]_i_7/O
                         net (fo=2, routed)           0.319    27.751    nolabel_line433/seg_active[12]_i_7_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I0_O)        0.124    27.875 r  nolabel_line433/seg_active[7]_i_2/O
                         net (fo=1, routed)           0.151    28.026    nolabel_line433/seg_active[7]_i_2_n_0
    SLICE_X11Y65         LUT6 (Prop_lut6_I0_O)        0.124    28.150 r  nolabel_line433/seg_active[7]_i_1/O
                         net (fo=1, routed)           0.000    28.150    nolabel_line433_n_7
    SLICE_X11Y65         FDRE                                         r  seg_active_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.435    14.776    clock_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  seg_active_reg[7]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)        0.031    14.951    seg_active_reg[7]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -28.150    
  -------------------------------------------------------------------
                         slack                                -13.199    

Slack (VIOLATED) :        -13.129ns  (required time - arrival time)
  Source:                 win_row_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.037ns  (logic 10.286ns (44.650%)  route 12.751ns (55.350%))
  Logic Levels:           34  (CARRY4=16 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.570     5.091    clock_IBUF_BUFG
    SLICE_X15Y49         FDSE                                         r  win_row_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  win_row_reg[4]_replica/Q
                         net (fo=1, routed)           0.493     6.041    win_row[4]_repN
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.541 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001     6.541    win_row_reg[2]_i_12_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.658    win_row_reg[1]_i_9_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.973 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.537     7.510    in[12]
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.307     7.817 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     7.817    win_row[2]_i_173_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.349 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.349    win_row_reg[2]_i_127_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.662 r  win_row_reg[2]_i_265/O[3]
                         net (fo=5, routed)           0.788     9.450    win_row4[19]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.306     9.756 r  win_row[2]_i_266/O
                         net (fo=6, routed)           0.696    10.452    win_row[2]_i_266_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.576 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.947    11.523    win_row[2]_i_191_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.908    win_row_reg[2]_i_239_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 r  win_row_reg[2]_i_163/O[3]
                         net (fo=2, routed)           0.862    13.083    win_row_reg[2]_i_163_n_4
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.335    13.418 r  win_row[2]_i_113/O
                         net (fo=2, routed)           0.708    14.126    win_row[2]_i_113_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.331    14.457 r  win_row[2]_i_117/O
                         net (fo=1, routed)           0.000    14.457    win_row[2]_i_117_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.833 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.833    win_row_reg[2]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.072 r  win_row_reg[2]_i_42/O[2]
                         net (fo=2, routed)           0.941    16.013    win_row_reg[2]_i_42_n_5
    SLICE_X8Y56          LUT3 (Prop_lut3_I2_O)        0.330    16.343 r  win_row[2]_i_30/O
                         net (fo=2, routed)           0.708    17.051    win_row[2]_i_30_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.331    17.382 r  win_row[2]_i_34/O
                         net (fo=1, routed)           0.000    17.382    win_row[2]_i_34_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.758 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.758    win_row_reg[2]_i_21_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.081 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.444    18.525    win_row_reg[2]_i_20_n_6
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    19.078 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.552    19.630    win_row_reg[2]_i_13_n_7
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.299    19.929 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    19.929    win_row[2]_i_9_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.569 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.624    21.192    win_row_reg[2]_i_3_n_4
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.306    21.498 r  win_row[2]_i_2/O
                         net (fo=1, routed)           0.151    21.650    win_row[2]_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    21.774 f  win_row[2]_i_1/O
                         net (fo=13, routed)          0.733    22.506    win_row[2]_i_1_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    22.630 r  state[2][0][1]_i_19/O
                         net (fo=1, routed)           0.000    22.630    state[2][0][1]_i_19_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.162 r  state_reg[2][0][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.162    state_reg[2][0][1]_i_11_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.276 r  state_reg[2][0][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.276    state_reg[2][0][1]_i_7_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.504 f  state_reg[2][0][1]_i_5/CO[2]
                         net (fo=10, routed)          0.650    24.155    nolabel_line433/win_row_reg[30]_3[0]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.313    24.468 r  nolabel_line433/state[2][0][0]_i_2/O
                         net (fo=7, routed)           0.438    24.906    nolabel_line433/state[2][0][0]_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124    25.030 r  nolabel_line433/seg_active[2]_i_11/O
                         net (fo=2, routed)           0.820    25.850    nolabel_line433/seg_active[2]_i_11_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124    25.974 r  nolabel_line433/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.283    26.257    nolabel_line433/seg_active[2]_i_9_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  nolabel_line433/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.173    26.554    nolabel_line433/seg_active[2]_i_4_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124    26.678 r  nolabel_line433/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.762    27.440    nolabel_line433/seg_active[9]_i_4_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I0_O)        0.124    27.564 r  nolabel_line433/seg_active[4]_i_2/O
                         net (fo=1, routed)           0.441    28.004    nolabel_line433/seg_active[4]_i_2_n_0
    SLICE_X10Y65         LUT6 (Prop_lut6_I0_O)        0.124    28.128 r  nolabel_line433/seg_active[4]_i_1/O
                         net (fo=1, routed)           0.000    28.128    nolabel_line433_n_10
    SLICE_X10Y65         FDRE                                         r  seg_active_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.435    14.776    clock_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  seg_active_reg[4]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X10Y65         FDRE (Setup_fdre_C_D)        0.079    14.999    seg_active_reg[4]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -28.128    
  -------------------------------------------------------------------
                         slack                                -13.129    

Slack (VIOLATED) :        -13.129ns  (required time - arrival time)
  Source:                 win_row_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.054ns  (logic 10.410ns (45.155%)  route 12.644ns (54.845%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.570     5.091    clock_IBUF_BUFG
    SLICE_X15Y49         FDSE                                         r  win_row_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  win_row_reg[4]_replica/Q
                         net (fo=1, routed)           0.493     6.041    win_row[4]_repN
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.541 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001     6.541    win_row_reg[2]_i_12_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.658    win_row_reg[1]_i_9_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.973 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.537     7.510    in[12]
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.307     7.817 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     7.817    win_row[2]_i_173_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.349 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.349    win_row_reg[2]_i_127_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.662 r  win_row_reg[2]_i_265/O[3]
                         net (fo=5, routed)           0.788     9.450    win_row4[19]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.306     9.756 r  win_row[2]_i_266/O
                         net (fo=6, routed)           0.696    10.452    win_row[2]_i_266_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.576 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.947    11.523    win_row[2]_i_191_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.908    win_row_reg[2]_i_239_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 r  win_row_reg[2]_i_163/O[3]
                         net (fo=2, routed)           0.862    13.083    win_row_reg[2]_i_163_n_4
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.335    13.418 r  win_row[2]_i_113/O
                         net (fo=2, routed)           0.708    14.126    win_row[2]_i_113_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.331    14.457 r  win_row[2]_i_117/O
                         net (fo=1, routed)           0.000    14.457    win_row[2]_i_117_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.833 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.833    win_row_reg[2]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.072 r  win_row_reg[2]_i_42/O[2]
                         net (fo=2, routed)           0.941    16.013    win_row_reg[2]_i_42_n_5
    SLICE_X8Y56          LUT3 (Prop_lut3_I2_O)        0.330    16.343 r  win_row[2]_i_30/O
                         net (fo=2, routed)           0.708    17.051    win_row[2]_i_30_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.331    17.382 r  win_row[2]_i_34/O
                         net (fo=1, routed)           0.000    17.382    win_row[2]_i_34_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.758 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.758    win_row_reg[2]_i_21_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.081 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.444    18.525    win_row_reg[2]_i_20_n_6
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    19.078 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.552    19.630    win_row_reg[2]_i_13_n_7
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.299    19.929 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    19.929    win_row[2]_i_9_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.569 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.624    21.192    win_row_reg[2]_i_3_n_4
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.306    21.498 r  win_row[2]_i_2/O
                         net (fo=1, routed)           0.151    21.650    win_row[2]_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    21.774 f  win_row[2]_i_1/O
                         net (fo=13, routed)          0.733    22.506    win_row[2]_i_1_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    22.630 r  state[2][0][1]_i_19/O
                         net (fo=1, routed)           0.000    22.630    state[2][0][1]_i_19_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.162 r  state_reg[2][0][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.162    state_reg[2][0][1]_i_11_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.276 r  state_reg[2][0][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.276    state_reg[2][0][1]_i_7_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.504 r  state_reg[2][0][1]_i_5/CO[2]
                         net (fo=10, routed)          0.650    24.155    nolabel_line433/win_row_reg[30]_3[0]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.313    24.468 f  nolabel_line433/state[2][0][0]_i_2/O
                         net (fo=7, routed)           0.438    24.906    nolabel_line433/state[2][0][0]_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124    25.030 f  nolabel_line433/seg_active[2]_i_11/O
                         net (fo=2, routed)           0.820    25.850    nolabel_line433/seg_active[2]_i_11_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124    25.974 f  nolabel_line433/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.283    26.257    nolabel_line433/seg_active[2]_i_9_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124    26.381 f  nolabel_line433/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.173    26.554    nolabel_line433/seg_active[2]_i_4_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124    26.678 f  nolabel_line433/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.504    27.182    nolabel_line433/seg_active[9]_i_4_n_0
    SLICE_X3Y66          LUT5 (Prop_lut5_I2_O)        0.124    27.306 r  nolabel_line433/seg_active[6]_i_6/O
                         net (fo=1, routed)           0.307    27.613    nolabel_line433/seg_active[6]_i_6_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I3_O)        0.124    27.737 r  nolabel_line433/seg_active[6]_i_2/O
                         net (fo=1, routed)           0.284    28.021    nolabel_line433/seg_active[6]_i_2_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I0_O)        0.124    28.145 r  nolabel_line433/seg_active[6]_i_1/O
                         net (fo=1, routed)           0.000    28.145    nolabel_line433_n_8
    SLICE_X5Y66          FDRE                                         r  seg_active_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.500    14.841    clock_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  seg_active_reg[6]/C
                         clock pessimism              0.180    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X5Y66          FDRE (Setup_fdre_C_D)        0.031    15.016    seg_active_reg[6]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -28.145    
  -------------------------------------------------------------------
                         slack                                -13.129    

Slack (VIOLATED) :        -13.124ns  (required time - arrival time)
  Source:                 win_row_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.030ns  (logic 10.286ns (44.664%)  route 12.744ns (55.336%))
  Logic Levels:           34  (CARRY4=16 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.570     5.091    clock_IBUF_BUFG
    SLICE_X15Y49         FDSE                                         r  win_row_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  win_row_reg[4]_replica/Q
                         net (fo=1, routed)           0.493     6.041    win_row[4]_repN
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.541 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001     6.541    win_row_reg[2]_i_12_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.658    win_row_reg[1]_i_9_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.973 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.537     7.510    in[12]
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.307     7.817 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     7.817    win_row[2]_i_173_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.349 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.349    win_row_reg[2]_i_127_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.662 r  win_row_reg[2]_i_265/O[3]
                         net (fo=5, routed)           0.788     9.450    win_row4[19]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.306     9.756 r  win_row[2]_i_266/O
                         net (fo=6, routed)           0.696    10.452    win_row[2]_i_266_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.576 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.947    11.523    win_row[2]_i_191_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.908    win_row_reg[2]_i_239_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 r  win_row_reg[2]_i_163/O[3]
                         net (fo=2, routed)           0.862    13.083    win_row_reg[2]_i_163_n_4
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.335    13.418 r  win_row[2]_i_113/O
                         net (fo=2, routed)           0.708    14.126    win_row[2]_i_113_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.331    14.457 r  win_row[2]_i_117/O
                         net (fo=1, routed)           0.000    14.457    win_row[2]_i_117_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.833 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.833    win_row_reg[2]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.072 r  win_row_reg[2]_i_42/O[2]
                         net (fo=2, routed)           0.941    16.013    win_row_reg[2]_i_42_n_5
    SLICE_X8Y56          LUT3 (Prop_lut3_I2_O)        0.330    16.343 r  win_row[2]_i_30/O
                         net (fo=2, routed)           0.708    17.051    win_row[2]_i_30_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.331    17.382 r  win_row[2]_i_34/O
                         net (fo=1, routed)           0.000    17.382    win_row[2]_i_34_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.758 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.758    win_row_reg[2]_i_21_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.081 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.444    18.525    win_row_reg[2]_i_20_n_6
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    19.078 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.552    19.630    win_row_reg[2]_i_13_n_7
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.299    19.929 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    19.929    win_row[2]_i_9_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.569 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.624    21.192    win_row_reg[2]_i_3_n_4
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.306    21.498 r  win_row[2]_i_2/O
                         net (fo=1, routed)           0.151    21.650    win_row[2]_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    21.774 f  win_row[2]_i_1/O
                         net (fo=13, routed)          0.733    22.506    win_row[2]_i_1_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    22.630 r  state[2][0][1]_i_19/O
                         net (fo=1, routed)           0.000    22.630    state[2][0][1]_i_19_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.162 r  state_reg[2][0][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.162    state_reg[2][0][1]_i_11_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.276 r  state_reg[2][0][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.276    state_reg[2][0][1]_i_7_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.504 r  state_reg[2][0][1]_i_5/CO[2]
                         net (fo=10, routed)          0.650    24.155    nolabel_line433/win_row_reg[30]_3[0]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.313    24.468 f  nolabel_line433/state[2][0][0]_i_2/O
                         net (fo=7, routed)           0.438    24.906    nolabel_line433/state[2][0][0]_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124    25.030 f  nolabel_line433/seg_active[2]_i_11/O
                         net (fo=2, routed)           0.820    25.850    nolabel_line433/seg_active[2]_i_11_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124    25.974 f  nolabel_line433/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.283    26.257    nolabel_line433/seg_active[2]_i_9_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124    26.381 f  nolabel_line433/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.324    26.705    nolabel_line433/seg_active[2]_i_4_n_0
    SLICE_X3Y65          LUT4 (Prop_lut4_I0_O)        0.124    26.829 f  nolabel_line433/seg_active[12]_i_12/O
                         net (fo=2, routed)           0.308    27.137    nolabel_line433/seg_active[12]_i_12_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.124    27.261 r  nolabel_line433/seg_active[12]_i_5/O
                         net (fo=10, routed)          0.736    27.997    nolabel_line433/seg_active[12]_i_5_n_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I3_O)        0.124    28.121 r  nolabel_line433/seg_active[12]_i_1/O
                         net (fo=1, routed)           0.000    28.121    nolabel_line433_n_2
    SLICE_X8Y64          FDRE                                         r  seg_active_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.435    14.776    clock_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  seg_active_reg[12]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X8Y64          FDRE (Setup_fdre_C_D)        0.077    14.997    seg_active_reg[12]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -28.121    
  -------------------------------------------------------------------
                         slack                                -13.124    

Slack (VIOLATED) :        -13.011ns  (required time - arrival time)
  Source:                 win_row_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.939ns  (logic 10.286ns (44.841%)  route 12.653ns (55.159%))
  Logic Levels:           34  (CARRY4=16 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.570     5.091    clock_IBUF_BUFG
    SLICE_X15Y49         FDSE                                         r  win_row_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  win_row_reg[4]_replica/Q
                         net (fo=1, routed)           0.493     6.041    win_row[4]_repN
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.541 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001     6.541    win_row_reg[2]_i_12_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.658    win_row_reg[1]_i_9_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.973 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.537     7.510    in[12]
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.307     7.817 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     7.817    win_row[2]_i_173_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.349 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.349    win_row_reg[2]_i_127_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.662 r  win_row_reg[2]_i_265/O[3]
                         net (fo=5, routed)           0.788     9.450    win_row4[19]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.306     9.756 r  win_row[2]_i_266/O
                         net (fo=6, routed)           0.696    10.452    win_row[2]_i_266_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.576 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.947    11.523    win_row[2]_i_191_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.908    win_row_reg[2]_i_239_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 r  win_row_reg[2]_i_163/O[3]
                         net (fo=2, routed)           0.862    13.083    win_row_reg[2]_i_163_n_4
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.335    13.418 r  win_row[2]_i_113/O
                         net (fo=2, routed)           0.708    14.126    win_row[2]_i_113_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.331    14.457 r  win_row[2]_i_117/O
                         net (fo=1, routed)           0.000    14.457    win_row[2]_i_117_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.833 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.833    win_row_reg[2]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.072 r  win_row_reg[2]_i_42/O[2]
                         net (fo=2, routed)           0.941    16.013    win_row_reg[2]_i_42_n_5
    SLICE_X8Y56          LUT3 (Prop_lut3_I2_O)        0.330    16.343 r  win_row[2]_i_30/O
                         net (fo=2, routed)           0.708    17.051    win_row[2]_i_30_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.331    17.382 r  win_row[2]_i_34/O
                         net (fo=1, routed)           0.000    17.382    win_row[2]_i_34_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.758 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.758    win_row_reg[2]_i_21_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.081 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.444    18.525    win_row_reg[2]_i_20_n_6
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    19.078 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.552    19.630    win_row_reg[2]_i_13_n_7
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.299    19.929 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    19.929    win_row[2]_i_9_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.569 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.624    21.192    win_row_reg[2]_i_3_n_4
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.306    21.498 r  win_row[2]_i_2/O
                         net (fo=1, routed)           0.151    21.650    win_row[2]_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    21.774 f  win_row[2]_i_1/O
                         net (fo=13, routed)          0.733    22.506    win_row[2]_i_1_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    22.630 r  state[2][0][1]_i_19/O
                         net (fo=1, routed)           0.000    22.630    state[2][0][1]_i_19_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.162 r  state_reg[2][0][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.162    state_reg[2][0][1]_i_11_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.276 r  state_reg[2][0][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.276    state_reg[2][0][1]_i_7_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.504 r  state_reg[2][0][1]_i_5/CO[2]
                         net (fo=10, routed)          0.650    24.155    nolabel_line433/win_row_reg[30]_3[0]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.313    24.468 f  nolabel_line433/state[2][0][0]_i_2/O
                         net (fo=7, routed)           0.438    24.906    nolabel_line433/state[2][0][0]_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124    25.030 f  nolabel_line433/seg_active[2]_i_11/O
                         net (fo=2, routed)           0.820    25.850    nolabel_line433/seg_active[2]_i_11_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124    25.974 f  nolabel_line433/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.283    26.257    nolabel_line433/seg_active[2]_i_9_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124    26.381 f  nolabel_line433/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.324    26.705    nolabel_line433/seg_active[2]_i_4_n_0
    SLICE_X3Y65          LUT4 (Prop_lut4_I0_O)        0.124    26.829 f  nolabel_line433/seg_active[12]_i_12/O
                         net (fo=2, routed)           0.308    27.137    nolabel_line433/seg_active[12]_i_12_n_0
    SLICE_X7Y65          LUT5 (Prop_lut5_I4_O)        0.124    27.261 r  nolabel_line433/seg_active[12]_i_5/O
                         net (fo=10, routed)          0.645    27.906    nolabel_line433/seg_active[12]_i_5_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I3_O)        0.124    28.030 r  nolabel_line433/seg_active[5]_i_1/O
                         net (fo=1, routed)           0.000    28.030    nolabel_line433_n_9
    SLICE_X1Y65          FDRE                                         r  seg_active_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.503    14.844    clock_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  seg_active_reg[5]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X1Y65          FDRE (Setup_fdre_C_D)        0.031    15.019    seg_active_reg[5]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -28.030    
  -------------------------------------------------------------------
                         slack                                -13.011    

Slack (VIOLATED) :        -13.006ns  (required time - arrival time)
  Source:                 win_row_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.930ns  (logic 10.410ns (45.400%)  route 12.520ns (54.600%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.570     5.091    clock_IBUF_BUFG
    SLICE_X15Y49         FDSE                                         r  win_row_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  win_row_reg[4]_replica/Q
                         net (fo=1, routed)           0.493     6.041    win_row[4]_repN
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.541 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001     6.541    win_row_reg[2]_i_12_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.658    win_row_reg[1]_i_9_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.973 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.537     7.510    in[12]
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.307     7.817 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     7.817    win_row[2]_i_173_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.349 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.349    win_row_reg[2]_i_127_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.662 r  win_row_reg[2]_i_265/O[3]
                         net (fo=5, routed)           0.788     9.450    win_row4[19]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.306     9.756 r  win_row[2]_i_266/O
                         net (fo=6, routed)           0.696    10.452    win_row[2]_i_266_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.576 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.947    11.523    win_row[2]_i_191_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.908    win_row_reg[2]_i_239_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 r  win_row_reg[2]_i_163/O[3]
                         net (fo=2, routed)           0.862    13.083    win_row_reg[2]_i_163_n_4
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.335    13.418 r  win_row[2]_i_113/O
                         net (fo=2, routed)           0.708    14.126    win_row[2]_i_113_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.331    14.457 r  win_row[2]_i_117/O
                         net (fo=1, routed)           0.000    14.457    win_row[2]_i_117_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.833 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.833    win_row_reg[2]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.072 r  win_row_reg[2]_i_42/O[2]
                         net (fo=2, routed)           0.941    16.013    win_row_reg[2]_i_42_n_5
    SLICE_X8Y56          LUT3 (Prop_lut3_I2_O)        0.330    16.343 r  win_row[2]_i_30/O
                         net (fo=2, routed)           0.708    17.051    win_row[2]_i_30_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.331    17.382 r  win_row[2]_i_34/O
                         net (fo=1, routed)           0.000    17.382    win_row[2]_i_34_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.758 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.758    win_row_reg[2]_i_21_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.081 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.444    18.525    win_row_reg[2]_i_20_n_6
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    19.078 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.552    19.630    win_row_reg[2]_i_13_n_7
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.299    19.929 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    19.929    win_row[2]_i_9_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.569 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.624    21.192    win_row_reg[2]_i_3_n_4
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.306    21.498 r  win_row[2]_i_2/O
                         net (fo=1, routed)           0.151    21.650    win_row[2]_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    21.774 f  win_row[2]_i_1/O
                         net (fo=13, routed)          0.733    22.506    win_row[2]_i_1_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    22.630 r  state[2][0][1]_i_19/O
                         net (fo=1, routed)           0.000    22.630    state[2][0][1]_i_19_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.162 r  state_reg[2][0][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.162    state_reg[2][0][1]_i_11_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.276 r  state_reg[2][0][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.276    state_reg[2][0][1]_i_7_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.504 r  state_reg[2][0][1]_i_5/CO[2]
                         net (fo=10, routed)          0.650    24.155    nolabel_line433/win_row_reg[30]_3[0]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.313    24.468 f  nolabel_line433/state[2][0][0]_i_2/O
                         net (fo=7, routed)           0.438    24.906    nolabel_line433/state[2][0][0]_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124    25.030 f  nolabel_line433/seg_active[2]_i_11/O
                         net (fo=2, routed)           0.820    25.850    nolabel_line433/seg_active[2]_i_11_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124    25.974 f  nolabel_line433/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.283    26.257    nolabel_line433/seg_active[2]_i_9_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124    26.381 f  nolabel_line433/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.173    26.554    nolabel_line433/seg_active[2]_i_4_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124    26.678 f  nolabel_line433/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.535    27.213    nolabel_line433/seg_active[9]_i_4_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I0_O)        0.124    27.337 r  nolabel_line433/seg_active[1]_i_7/O
                         net (fo=1, routed)           0.282    27.619    nolabel_line433/seg_active[1]_i_7_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124    27.743 r  nolabel_line433/seg_active[1]_i_2/O
                         net (fo=1, routed)           0.154    27.897    nolabel_line433/seg_active[1]_i_2_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    28.021 r  nolabel_line433/seg_active[1]_i_1/O
                         net (fo=1, routed)           0.000    28.021    nolabel_line433_n_13
    SLICE_X5Y65          FDRE                                         r  seg_active_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.501    14.842    clock_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  seg_active_reg[1]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X5Y65          FDRE (Setup_fdre_C_D)        0.029    15.015    seg_active_reg[1]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -28.021    
  -------------------------------------------------------------------
                         slack                                -13.006    

Slack (VIOLATED) :        -12.988ns  (required time - arrival time)
  Source:                 win_row_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.958ns  (logic 10.410ns (45.343%)  route 12.548ns (54.657%))
  Logic Levels:           35  (CARRY4=16 LUT1=1 LUT2=1 LUT3=5 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.570     5.091    clock_IBUF_BUFG
    SLICE_X15Y49         FDSE                                         r  win_row_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  win_row_reg[4]_replica/Q
                         net (fo=1, routed)           0.493     6.041    win_row[4]_repN
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.541 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001     6.541    win_row_reg[2]_i_12_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.658    win_row_reg[1]_i_9_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.973 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.537     7.510    in[12]
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.307     7.817 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     7.817    win_row[2]_i_173_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.349 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.349    win_row_reg[2]_i_127_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.662 r  win_row_reg[2]_i_265/O[3]
                         net (fo=5, routed)           0.788     9.450    win_row4[19]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.306     9.756 r  win_row[2]_i_266/O
                         net (fo=6, routed)           0.696    10.452    win_row[2]_i_266_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.576 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.947    11.523    win_row[2]_i_191_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.908    win_row_reg[2]_i_239_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 r  win_row_reg[2]_i_163/O[3]
                         net (fo=2, routed)           0.862    13.083    win_row_reg[2]_i_163_n_4
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.335    13.418 r  win_row[2]_i_113/O
                         net (fo=2, routed)           0.708    14.126    win_row[2]_i_113_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.331    14.457 r  win_row[2]_i_117/O
                         net (fo=1, routed)           0.000    14.457    win_row[2]_i_117_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.833 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.833    win_row_reg[2]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.072 r  win_row_reg[2]_i_42/O[2]
                         net (fo=2, routed)           0.941    16.013    win_row_reg[2]_i_42_n_5
    SLICE_X8Y56          LUT3 (Prop_lut3_I2_O)        0.330    16.343 r  win_row[2]_i_30/O
                         net (fo=2, routed)           0.708    17.051    win_row[2]_i_30_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.331    17.382 r  win_row[2]_i_34/O
                         net (fo=1, routed)           0.000    17.382    win_row[2]_i_34_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.758 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.758    win_row_reg[2]_i_21_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.081 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.444    18.525    win_row_reg[2]_i_20_n_6
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    19.078 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.552    19.630    win_row_reg[2]_i_13_n_7
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.299    19.929 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    19.929    win_row[2]_i_9_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.569 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.624    21.192    win_row_reg[2]_i_3_n_4
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.306    21.498 r  win_row[2]_i_2/O
                         net (fo=1, routed)           0.151    21.650    win_row[2]_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    21.774 f  win_row[2]_i_1/O
                         net (fo=13, routed)          0.733    22.506    win_row[2]_i_1_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    22.630 r  state[2][0][1]_i_19/O
                         net (fo=1, routed)           0.000    22.630    state[2][0][1]_i_19_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.162 r  state_reg[2][0][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.162    state_reg[2][0][1]_i_11_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.276 r  state_reg[2][0][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.276    state_reg[2][0][1]_i_7_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.504 f  state_reg[2][0][1]_i_5/CO[2]
                         net (fo=10, routed)          0.650    24.155    nolabel_line433/win_row_reg[30]_3[0]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.313    24.468 r  nolabel_line433/state[2][0][0]_i_2/O
                         net (fo=7, routed)           0.438    24.906    nolabel_line433/state[2][0][0]_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124    25.030 r  nolabel_line433/seg_active[2]_i_11/O
                         net (fo=2, routed)           0.820    25.850    nolabel_line433/seg_active[2]_i_11_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124    25.974 r  nolabel_line433/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.283    26.257    nolabel_line433/seg_active[2]_i_9_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  nolabel_line433/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.173    26.554    nolabel_line433/seg_active[2]_i_4_n_0
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124    26.678 r  nolabel_line433/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.532    27.210    nolabel_line433/seg_active[9]_i_4_n_0
    SLICE_X6Y65          LUT5 (Prop_lut5_I0_O)        0.124    27.334 r  nolabel_line433/seg_active[3]_i_6/O
                         net (fo=1, routed)           0.303    27.637    nolabel_line433/seg_active[3]_i_6_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I4_O)        0.124    27.761 r  nolabel_line433/seg_active[3]_i_2/O
                         net (fo=1, routed)           0.165    27.926    nolabel_line433/seg_active[3]_i_2_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I0_O)        0.124    28.050 r  nolabel_line433/seg_active[3]_i_1/O
                         net (fo=1, routed)           0.000    28.050    nolabel_line433_n_11
    SLICE_X6Y66          FDRE                                         r  seg_active_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.500    14.841    clock_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  seg_active_reg[3]/C
                         clock pessimism              0.180    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)        0.077    15.062    seg_active_reg[3]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -28.050    
  -------------------------------------------------------------------
                         slack                                -12.988    

Slack (VIOLATED) :        -12.834ns  (required time - arrival time)
  Source:                 win_row_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.764ns  (logic 10.222ns (44.904%)  route 12.542ns (55.096%))
  Logic Levels:           34  (CARRY4=16 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.570     5.091    clock_IBUF_BUFG
    SLICE_X15Y49         FDSE                                         r  win_row_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  win_row_reg[4]_replica/Q
                         net (fo=1, routed)           0.493     6.041    win_row[4]_repN
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.541 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001     6.541    win_row_reg[2]_i_12_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.658    win_row_reg[1]_i_9_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.973 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.537     7.510    in[12]
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.307     7.817 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     7.817    win_row[2]_i_173_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.349 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.349    win_row_reg[2]_i_127_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.662 r  win_row_reg[2]_i_265/O[3]
                         net (fo=5, routed)           0.788     9.450    win_row4[19]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.306     9.756 r  win_row[2]_i_266/O
                         net (fo=6, routed)           0.696    10.452    win_row[2]_i_266_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.576 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.947    11.523    win_row[2]_i_191_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.908    win_row_reg[2]_i_239_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 r  win_row_reg[2]_i_163/O[3]
                         net (fo=2, routed)           0.862    13.083    win_row_reg[2]_i_163_n_4
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.335    13.418 r  win_row[2]_i_113/O
                         net (fo=2, routed)           0.708    14.126    win_row[2]_i_113_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.331    14.457 r  win_row[2]_i_117/O
                         net (fo=1, routed)           0.000    14.457    win_row[2]_i_117_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.833 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.833    win_row_reg[2]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.072 r  win_row_reg[2]_i_42/O[2]
                         net (fo=2, routed)           0.941    16.013    win_row_reg[2]_i_42_n_5
    SLICE_X8Y56          LUT3 (Prop_lut3_I2_O)        0.330    16.343 r  win_row[2]_i_30/O
                         net (fo=2, routed)           0.708    17.051    win_row[2]_i_30_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.331    17.382 r  win_row[2]_i_34/O
                         net (fo=1, routed)           0.000    17.382    win_row[2]_i_34_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.758 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.758    win_row_reg[2]_i_21_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.081 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.444    18.525    win_row_reg[2]_i_20_n_6
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    19.078 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.552    19.630    win_row_reg[2]_i_13_n_7
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.299    19.929 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    19.929    win_row[2]_i_9_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.509 f  win_row_reg[2]_i_3/O[2]
                         net (fo=4, routed)           0.631    21.139    win_row_reg[2]_i_3_n_5
    SLICE_X9Y59          LUT3 (Prop_lut3_I1_O)        0.302    21.441 r  win_row[1]_i_2/O
                         net (fo=1, routed)           0.154    21.596    win_row[1]_i_2_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I1_O)        0.124    21.720 f  win_row[1]_i_1/O
                         net (fo=13, routed)          0.878    22.598    win_row[1]_i_1_n_0
    SLICE_X4Y61          LUT5 (Prop_lut5_I0_O)        0.124    22.722 r  state[1][0][1]_i_22/O
                         net (fo=1, routed)           0.000    22.722    state[1][0][1]_i_22_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.254 r  state_reg[1][0][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.254    state_reg[1][0][1]_i_14_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.368 r  state_reg[1][0][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.368    state_reg[1][0][1]_i_10_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.596 f  state_reg[1][0][1]_i_6/CO[2]
                         net (fo=8, routed)           0.697    24.293    win_state2154_in
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.313    24.606 f  state[1][2][1]_i_3/O
                         net (fo=4, routed)           0.335    24.941    nolabel_line433/win_col_reg[31]_1
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.124    25.065 r  nolabel_line433/seg_active[11]_i_33/O
                         net (fo=5, routed)           0.442    25.507    nolabel_line433/seg_active[11]_i_33_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.124    25.631 f  nolabel_line433/seg_active[11]_i_36/O
                         net (fo=2, routed)           0.354    25.985    nolabel_line433/seg_active[11]_i_36_n_0
    SLICE_X1Y62          LUT4 (Prop_lut4_I0_O)        0.124    26.109 r  nolabel_line433/seg_active[10]_i_15/O
                         net (fo=1, routed)           0.665    26.774    nolabel_line433/seg_active[10]_i_15_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I0_O)        0.124    26.898 r  nolabel_line433/seg_active[10]_i_9/O
                         net (fo=1, routed)           0.296    27.194    nolabel_line433/seg_active[10]_i_9_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.124    27.318 r  nolabel_line433/seg_active[10]_i_4/O
                         net (fo=1, routed)           0.413    27.731    nolabel_line433/seg_active[10]_i_4_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I2_O)        0.124    27.855 r  nolabel_line433/seg_active[10]_i_1/O
                         net (fo=1, routed)           0.000    27.855    nolabel_line433_n_4
    SLICE_X3Y62          FDRE                                         r  seg_active_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.505    14.846    clock_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  seg_active_reg[10]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X3Y62          FDRE (Setup_fdre_C_D)        0.031    15.021    seg_active_reg[10]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -27.855    
  -------------------------------------------------------------------
                         slack                                -12.834    

Slack (VIOLATED) :        -12.828ns  (required time - arrival time)
  Source:                 win_row_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.806ns  (logic 10.286ns (45.103%)  route 12.520ns (54.897%))
  Logic Levels:           34  (CARRY4=16 LUT1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.570     5.091    clock_IBUF_BUFG
    SLICE_X15Y49         FDSE                                         r  win_row_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDSE (Prop_fdse_C_Q)         0.456     5.547 r  win_row_reg[4]_replica/Q
                         net (fo=1, routed)           0.493     6.041    win_row[4]_repN
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.541 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.001     6.541    win_row_reg[2]_i_12_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.658 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.658    win_row_reg[1]_i_9_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.973 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.537     7.510    in[12]
    SLICE_X11Y52         LUT1 (Prop_lut1_I0_O)        0.307     7.817 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     7.817    win_row[2]_i_173_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.349 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.349    win_row_reg[2]_i_127_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.662 r  win_row_reg[2]_i_265/O[3]
                         net (fo=5, routed)           0.788     9.450    win_row4[19]
    SLICE_X15Y53         LUT3 (Prop_lut3_I0_O)        0.306     9.756 r  win_row[2]_i_266/O
                         net (fo=6, routed)           0.696    10.452    win_row[2]_i_266_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.576 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.947    11.523    win_row[2]_i_191_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.908 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.908    win_row_reg[2]_i_239_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.221 r  win_row_reg[2]_i_163/O[3]
                         net (fo=2, routed)           0.862    13.083    win_row_reg[2]_i_163_n_4
    SLICE_X8Y51          LUT3 (Prop_lut3_I1_O)        0.335    13.418 r  win_row[2]_i_113/O
                         net (fo=2, routed)           0.708    14.126    win_row[2]_i_113_n_0
    SLICE_X8Y51          LUT4 (Prop_lut4_I3_O)        0.331    14.457 r  win_row[2]_i_117/O
                         net (fo=1, routed)           0.000    14.457    win_row[2]_i_117_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.833 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.833    win_row_reg[2]_i_55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.072 r  win_row_reg[2]_i_42/O[2]
                         net (fo=2, routed)           0.941    16.013    win_row_reg[2]_i_42_n_5
    SLICE_X8Y56          LUT3 (Prop_lut3_I2_O)        0.330    16.343 r  win_row[2]_i_30/O
                         net (fo=2, routed)           0.708    17.051    win_row[2]_i_30_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.331    17.382 r  win_row[2]_i_34/O
                         net (fo=1, routed)           0.000    17.382    win_row[2]_i_34_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.758 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.758    win_row_reg[2]_i_21_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.081 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.444    18.525    win_row_reg[2]_i_20_n_6
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    19.078 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.552    19.630    win_row_reg[2]_i_13_n_7
    SLICE_X9Y61          LUT4 (Prop_lut4_I3_O)        0.299    19.929 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    19.929    win_row[2]_i_9_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.569 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.624    21.192    win_row_reg[2]_i_3_n_4
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.306    21.498 r  win_row[2]_i_2/O
                         net (fo=1, routed)           0.151    21.650    win_row[2]_i_2_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    21.774 f  win_row[2]_i_1/O
                         net (fo=13, routed)          0.733    22.506    win_row[2]_i_1_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I4_O)        0.124    22.630 r  state[2][0][1]_i_19/O
                         net (fo=1, routed)           0.000    22.630    state[2][0][1]_i_19_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.162 r  state_reg[2][0][1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.162    state_reg[2][0][1]_i_11_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.276 r  state_reg[2][0][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    23.276    state_reg[2][0][1]_i_7_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    23.504 f  state_reg[2][0][1]_i_5/CO[2]
                         net (fo=10, routed)          0.650    24.155    nolabel_line433/win_row_reg[30]_3[0]
    SLICE_X3Y64          LUT3 (Prop_lut3_I1_O)        0.313    24.468 r  nolabel_line433/state[2][0][0]_i_2/O
                         net (fo=7, routed)           0.438    24.906    nolabel_line433/state[2][0][0]_i_2_n_0
    SLICE_X1Y63          LUT2 (Prop_lut2_I0_O)        0.124    25.030 r  nolabel_line433/seg_active[2]_i_11/O
                         net (fo=2, routed)           0.820    25.850    nolabel_line433/seg_active[2]_i_11_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124    25.974 r  nolabel_line433/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.283    26.257    nolabel_line433/seg_active[2]_i_9_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I0_O)        0.124    26.381 r  nolabel_line433/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.324    26.705    nolabel_line433/seg_active[2]_i_4_n_0
    SLICE_X3Y65          LUT4 (Prop_lut4_I0_O)        0.124    26.829 r  nolabel_line433/seg_active[12]_i_12/O
                         net (fo=2, routed)           0.304    27.133    nolabel_line433/seg_active[12]_i_12_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I4_O)        0.124    27.257 r  nolabel_line433/seg_active[0]_i_4/O
                         net (fo=1, routed)           0.516    27.773    nolabel_line433/seg_active[0]_i_4_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I3_O)        0.124    27.897 r  nolabel_line433/seg_active[0]_i_1/O
                         net (fo=1, routed)           0.000    27.897    nolabel_line433_n_14
    SLICE_X2Y60          FDRE                                         r  seg_active_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        1.507    14.848    clock_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  seg_active_reg[0]/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X2Y60          FDRE (Setup_fdre_C_D)        0.077    15.069    seg_active_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -27.897    
  -------------------------------------------------------------------
                         slack                                -12.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line433/Inst_Ps2Interface/delay_20us_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line433/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.585     1.468    nolabel_line433/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/delay_20us_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  nolabel_line433/Inst_Ps2Interface/delay_20us_count_reg[2]/Q
                         net (fo=7, routed)           0.088     1.697    nolabel_line433/Inst_Ps2Interface/delay_20us_count_reg__0[2]
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.045     1.742 r  nolabel_line433/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000     1.742    nolabel_line433/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.853     1.981    nolabel_line433/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121     1.602    nolabel_line433/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 nolabel_line433/Inst_Ps2Interface/data_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line433/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.589     1.472    nolabel_line433/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line433/Inst_Ps2Interface/data_count_reg[2]/Q
                         net (fo=5, routed)           0.075     1.688    nolabel_line433/Inst_Ps2Interface/data_count_reg[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.733 r  nolabel_line433/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.733    nolabel_line433/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.857     1.985    nolabel_line433/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/data_count_reg[1]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.092     1.577    nolabel_line433/Inst_Ps2Interface/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line433/Inst_Ps2Interface/data_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line433/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.589     1.472    nolabel_line433/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line433/Inst_Ps2Interface/data_count_reg[2]/Q
                         net (fo=5, routed)           0.076     1.689    nolabel_line433/Inst_Ps2Interface/data_count_reg[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.734 r  nolabel_line433/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.734    nolabel_line433/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.857     1.985    nolabel_line433/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/data_count_reg[0]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.091     1.576    nolabel_line433/Inst_Ps2Interface/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 szj/pbo/clock_250Hz/slow_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            szj/pbo/audio_out_it_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.568%)  route 0.111ns (37.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.562     1.445    szj/pbo/clock_250Hz/clock_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  szj/pbo/clock_250Hz/slow_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  szj/pbo/clock_250Hz/slow_clock_reg/Q
                         net (fo=2, routed)           0.111     1.697    szj/pbo/clock_250Hz/slow_clock_reg_n_0
    SLICE_X14Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.742 r  szj/pbo/clock_250Hz/audio_out_it[11]_i_1/O
                         net (fo=1, routed)           0.000     1.742    szj/pbo/clock_250Hz_n_0
    SLICE_X14Y35         FDRE                                         r  szj/pbo/audio_out_it_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.831     1.958    szj/pbo/clock_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  szj/pbo/audio_out_it_reg[11]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.121     1.581    szj/pbo/audio_out_it_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 nolabel_line433/Inst_Ps2Interface/data_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line433/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.589     1.472    nolabel_line433/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line433/Inst_Ps2Interface/data_count_reg[1]/Q
                         net (fo=5, routed)           0.080     1.694    nolabel_line433/Inst_Ps2Interface/data_count_reg[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.739 r  nolabel_line433/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.739    nolabel_line433/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.857     1.985    nolabel_line433/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/data_count_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.092     1.577    nolabel_line433/Inst_Ps2Interface/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line433/Inst_Ps2Interface/data_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line433/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.536%)  route 0.081ns (30.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.589     1.472    nolabel_line433/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line433/Inst_Ps2Interface/data_count_reg[1]/Q
                         net (fo=5, routed)           0.081     1.695    nolabel_line433/Inst_Ps2Interface/data_count_reg[1]
    SLICE_X0Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.740 r  nolabel_line433/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.740    nolabel_line433/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.857     1.985    nolabel_line433/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  nolabel_line433/Inst_Ps2Interface/data_count_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.092     1.577    nolabel_line433/Inst_Ps2Interface/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 arty/an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.150%)  route 0.113ns (37.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.560     1.443    arty/clock_IBUF_BUFG
    SLICE_X45Y14         FDRE                                         r  arty/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  arty/an_reg[1]/Q
                         net (fo=2, routed)           0.113     1.697    arty/arty_an[1]
    SLICE_X46Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.742 r  arty/an[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.742    arty_n_207
    SLICE_X46Y14         FDRE                                         r  an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.829     1.956    clock_IBUF_BUFG
    SLICE_X46Y14         FDRE                                         r  an_reg[1]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X46Y14         FDRE (Hold_fdre_C_D)         0.120     1.578    an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nolabel_line433/haswheel_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line433/FSM_onehot_state_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.007%)  route 0.135ns (41.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.552     1.435    nolabel_line433/clock_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  nolabel_line433/haswheel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.576 f  nolabel_line433/haswheel_reg/Q
                         net (fo=3, routed)           0.135     1.711    nolabel_line433/Inst_Ps2Interface/haswheel_reg_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I2_O)        0.045     1.756 r  nolabel_line433/Inst_Ps2Interface/FSM_onehot_state[33]_i_1/O
                         net (fo=1, routed)           0.000     1.756    nolabel_line433/Inst_Ps2Interface_n_58
    SLICE_X10Y74         FDRE                                         r  nolabel_line433/FSM_onehot_state_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.817     1.945    nolabel_line433/clock_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  nolabel_line433/FSM_onehot_state_reg[33]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.121     1.588    nolabel_line433/FSM_onehot_state_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nolabel_line433/left_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line433/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.554     1.437    nolabel_line433/clock_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  nolabel_line433/left_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line433/left_down_reg/Q
                         net (fo=1, routed)           0.116     1.694    nolabel_line433/left_down_reg_n_0
    SLICE_X9Y69          FDRE                                         r  nolabel_line433/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.823     1.951    nolabel_line433/clock_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  nolabel_line433/left_reg/C
                         clock pessimism             -0.498     1.453    
    SLICE_X9Y69          FDRE (Hold_fdre_C_D)         0.070     1.523    nolabel_line433/left_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 arty/spriteX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arty/spriteX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.254ns (45.565%)  route 0.303ns (54.435%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.560     1.443    arty/clock_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  arty/spriteX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  arty/spriteX_reg[5]/Q
                         net (fo=21, routed)          0.130     1.737    arty/spriteX[5]
    SLICE_X35Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.782 r  arty/spriteX[0]_i_3/O
                         net (fo=2, routed)           0.174     1.956    arty/spriteX[0]_i_3_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I5_O)        0.045     2.001 r  arty/spriteX[0]_i_1/O
                         net (fo=1, routed)           0.000     2.001    arty/spriteX[0]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  arty/spriteX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2653, routed)        0.830     1.957    arty/clock_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  arty/spriteX_reg[0]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120     1.828    arty/spriteX_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y65   JA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y65   JA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y65   JA_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y38   JB1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y38   JB4_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y71    nolabel_line433/x_pos_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y71    nolabel_line433/x_pos_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y71    nolabel_line433/x_sign_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y70    nolabel_line433/xpos_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   JB1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   JB4_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   arty/oled_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   arty/ballX_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   arty/ballX_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y46   arty/ballX_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   arty/seg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   arty/seg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y14   arty/seg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   arty/seg3_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y71    nolabel_line433/x_sign_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y68    nolabel_line433/xpos_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y68   nolabel_line433/xpos_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y68   nolabel_line433/xpos_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y68   nolabel_line433/xpos_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y68    nolabel_line433/xpos_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    nolabel_line433/y_inc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    nolabel_line433/y_inc_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    nolabel_line433/y_inc_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    nolabel_line433/y_inc_reg[3]/C



