/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module aes_rcon(clk, kld, out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  input clk;
  wire clk;
  input kld;
  wire kld;
  output [31:0] out;
  wire [31:0] out;
  wire [3:0] rcnt;
  assign _04_ = 32'd16777216 >> { _01_, _00_, _02_, kld, rcnt[0] };
  assign _05_ = 32'd16777216 >> { _01_, rcnt[0], _00_, _02_, kld };
  assign _06_ = 4'b0001 >> { rcnt[0], kld };
  assign _07_ = 8'b00010100 >> { _00_, rcnt[0], kld };
  assign _08_ = 16'b0000011100001000 >> { _01_, kld, _00_, rcnt[0] };
  assign _09_ = 32'd8323200 >> { _02_, kld, _01_, rcnt[0], _00_ };
  assign _10_ = 16'b0000000001111111 >> { kld, _01_, rcnt[0], _00_ };
  assign _11_ = 64'b0000000000000000000000000000000001000000000000111101010101010101 >> { kld, _02_, _01_, rcnt[0], _00_, _03_ };
  assign _12_ = 64'b0000000000000000000000000111111100000000000000000001000010010000 >> { _02_, kld, _03_, rcnt[0], _01_, _00_ };
  assign _13_ = 32'd268500992 >> { _00_, _01_, rcnt[0], _02_, kld };
  assign _14_ = 32'd77824 >> { _02_, _00_, rcnt[0], kld, _01_ };
  assign _15_ = 64'b0000000000000000000000000111111100000000000000000001000010010000 >> { _02_, kld, _03_, _01_, _00_, rcnt[0] };
  assign out[24] = 2'b01 >> _03_;
  dffsre _29_ (
    .C(clk),
    .D(_04_),
    .E(1'b1),
    .Q(out[31]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _30_ (
    .C(clk),
    .D(_05_),
    .E(1'b1),
    .Q(out[30]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _31_ (
    .C(clk),
    .D(_06_),
    .E(1'b1),
    .Q(rcnt[0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _32_ (
    .C(clk),
    .D(_07_),
    .E(1'b1),
    .Q(_00_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _33_ (
    .C(clk),
    .D(_08_),
    .E(1'b1),
    .Q(_01_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _34_ (
    .C(clk),
    .D(_09_),
    .E(1'b1),
    .Q(_02_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _35_ (
    .C(clk),
    .D(_10_),
    .E(1'b1),
    .Q(_03_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _36_ (
    .C(clk),
    .D(_11_),
    .E(1'b1),
    .Q(out[25]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _37_ (
    .C(clk),
    .D(_12_),
    .E(1'b1),
    .Q(out[26]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _38_ (
    .C(clk),
    .D(_13_),
    .E(1'b1),
    .Q(out[27]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _39_ (
    .C(clk),
    .D(_14_),
    .E(1'b1),
    .Q(out[28]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _40_ (
    .C(clk),
    .D(_15_),
    .E(1'b1),
    .Q(out[29]),
    .R(1'b1),
    .S(1'b1)
  );
  assign out[23:0] = 24'b000000000000000000000000;
endmodule
