// Seed: 360951748
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    output id_5
);
  assign id_5 = id_1;
endmodule
