INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/orl_0/orl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/orl_0/sim/orl_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orl_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/mux8132_0/mux8132.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8132
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/mux8132_0/sim/mux8132_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8132_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/srl_0/srl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/srl_0/sim/srl_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/xor32_0/xor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/xor32_0/sim/xor32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/nor32_0/nor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/nor32_0/sim/nor32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/adc_1/adc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/adc_1/sim/adc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/or32_0/or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/or32_0/sim/or32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/and32_0/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.gen/sources_1/ip/and32_0/sim/and32_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vfile/ALU/ALU.srcs/sim_1/new/tb_ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU32
