

================================================================
== Vivado HLS Report for 'multiply_accumulate'
================================================================
* Date:           Mon Apr  9 21:30:11 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist_edpa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  15.00|     10.01|        1.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    550|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     109|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     109|    550|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |mnist_edp_mul_mulbkb_U9  |mnist_edp_mul_mulbkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |ap_return                        |     +    |      0|  0|   87|          80|          80|
    |op2_assign_fu_163_p2             |     +    |      0|  0|   15|           5|           7|
    |r_V_1_fu_134_p2                  |     +    |      0|  0|   15|           6|           6|
    |agg_result_V_assign_s_fu_143_p2  |     -    |      0|  0|   30|           1|          23|
    |tmp_5_fu_191_p2                  |     -    |      0|  0|   15|           4|           7|
    |tmp_7_fu_201_p2                  |   ashr   |      0|  0|   65|          23|          23|
    |r_V_2_fu_210_p3                  |  select  |      0|  0|   73|           1|          73|
    |result_V_2_fu_149_p3             |  select  |      0|  0|   23|           1|          23|
    |tmp_4_fu_185_p2                  |    shl   |      0|  0|  219|          73|          73|
    |exact_s_fu_112_p2                |    xor   |      0|  0|    8|           1|           1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0|  550|         195|         316|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |CompleteRegister_m_c_1_reg_234  |  80|   0|   80|          0|
    |r_V_1_reg_239                   |   6|   0|    6|          0|
    |result_V_2_reg_244              |  23|   0|   23|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 109|   0|  109|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|                      RTL Ports                     | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                                              |  in |    1| ap_ctrl_hs |                 multiply_accumulate                | return value |
|ap_rst                                              |  in |    1| ap_ctrl_hs |                 multiply_accumulate                | return value |
|ap_return                                           | out |   80| ap_ctrl_hs |                 multiply_accumulate                | return value |
|ap_ce                                               |  in |    1| ap_ctrl_hs |                 multiply_accumulate                | return value |
|CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read  |  in |   80|   ap_none  | CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read |    scalar    |
|in1_V                                               |  in |   16|   ap_none  |                        in1_V                       |    scalar    |
|in2_V                                               |  in |   16|   ap_none  |                        in2_V                       |    scalar    |
+----------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 10.01ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in2_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in2_V)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in1_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in1_V)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%CompleteRegister_m_c_1 = call i80 @_ssdm_op_Read.ap_auto.i80(i80 %CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read)"
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node result_V_2)   --->   "%sign = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %in1_V_read, i32 15)" [mnist_edpa/complete_register.hpp:133->mnist_edpa/complete_register.hpp:79]
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %in1_V_read to i10" [mnist_edpa/complete_register.hpp:117->mnist_edpa/complete_register.hpp:80]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_s = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 true, i10 %tmp)" [mnist_edpa/complete_register.hpp:120->mnist_edpa/complete_register.hpp:80]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%e1_V = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %in1_V_read, i32 10, i32 14)" [mnist_edpa/complete_register.hpp:127->mnist_edpa/complete_register.hpp:81]
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node result_V_2)   --->   "%sign_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %in2_V_read, i32 15)" [mnist_edpa/complete_register.hpp:133->mnist_edpa/complete_register.hpp:83]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i16 %in2_V_read to i10" [mnist_edpa/complete_register.hpp:117->mnist_edpa/complete_register.hpp:84]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_1 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 true, i10 %tmp_2)" [mnist_edpa/complete_register.hpp:120->mnist_edpa/complete_register.hpp:84]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%e2_V = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %in2_V_read, i32 10, i32 14)" [mnist_edpa/complete_register.hpp:127->mnist_edpa/complete_register.hpp:85]
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node result_V_2)   --->   "%exact_s = xor i1 %sign, %sign_1" [mnist_edpa/complete_register.hpp:150->mnist_edpa/complete_register.hpp:88]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs_V = zext i11 %p_Result_s to i22" [mnist_edpa/complete_register.hpp:140->mnist_edpa/complete_register.hpp:89]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rhs_V = zext i11 %p_Result_1 to i22" [mnist_edpa/complete_register.hpp:140->mnist_edpa/complete_register.hpp:89]
ST_1 : Operation 17 [1/1] (6.38ns)   --->   "%r_V = mul i22 %lhs_V, %rhs_V" [mnist_edpa/complete_register.hpp:140->mnist_edpa/complete_register.hpp:89]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i5 %e1_V to i6" [mnist_edpa/complete_register.hpp:145->mnist_edpa/complete_register.hpp:90]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i5 %e2_V to i6" [mnist_edpa/complete_register.hpp:145->mnist_edpa/complete_register.hpp:90]
ST_1 : Operation 20 [1/1] (1.78ns)   --->   "%r_V_1 = add i6 %lhs_V_1, %rhs_V_1" [mnist_edpa/complete_register.hpp:145->mnist_edpa/complete_register.hpp:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%result_V = zext i22 %r_V to i23" [mnist_edpa/complete_register.hpp:159->mnist_edpa/complete_register.hpp:93]
ST_1 : Operation 22 [1/1] (2.25ns)   --->   "%agg_result_V_assign_s = sub i23 0, %result_V" [mnist_edpa/complete_register.hpp:161->mnist_edpa/complete_register.hpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.37ns) (out node of the LUT)   --->   "%result_V_2 = select i1 %exact_s, i23 %agg_result_V_assign_s, i23 %result_V" [mnist_edpa/complete_register.hpp:160->mnist_edpa/complete_register.hpp:93]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 2> : 6.25ns
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_cast = zext i6 %r_V_1 to i7" [mnist_edpa/complete_register.hpp:97]
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node CompleteRegister_m_c)   --->   "%shifted_V_cast = sext i23 %result_V_2 to i73" [mnist_edpa/complete_register.hpp:97]
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%op2_assign = add i7 -12, %tmp_cast" [mnist_edpa/complete_register.hpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node CompleteRegister_m_c)   --->   "%op2_assign_cast = sext i7 %op2_assign to i32" [mnist_edpa/complete_register.hpp:98]
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node CompleteRegister_m_c)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %op2_assign, i32 6)" [mnist_edpa/complete_register.hpp:98]
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node CompleteRegister_m_c)   --->   "%tmp_3_cast = zext i32 %op2_assign_cast to i73" [mnist_edpa/complete_register.hpp:98]
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node CompleteRegister_m_c)   --->   "%tmp_4 = shl i73 %shifted_V_cast, %tmp_3_cast" [mnist_edpa/complete_register.hpp:98]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%tmp_5 = sub i7 12, %tmp_cast" [mnist_edpa/complete_register.hpp:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node CompleteRegister_m_c)   --->   "%tmp_5_cast_cast = sext i7 %tmp_5 to i23" [mnist_edpa/complete_register.hpp:98]
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node CompleteRegister_m_c)   --->   "%tmp_7 = ashr i23 %result_V_2, %tmp_5_cast_cast" [mnist_edpa/complete_register.hpp:98]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node CompleteRegister_m_c)   --->   "%tmp_7_cast = sext i23 %tmp_7 to i73" [mnist_edpa/complete_register.hpp:98]
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node CompleteRegister_m_c)   --->   "%r_V_2 = select i1 %tmp_3, i73 %tmp_7_cast, i73 %tmp_4" [mnist_edpa/complete_register.hpp:98]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node CompleteRegister_m_c)   --->   "%r_V_cast = sext i73 %r_V_2 to i80" [mnist_edpa/complete_register.hpp:98]
ST_2 : Operation 37 [1/1] (4.42ns) (out node of the LUT)   --->   "%CompleteRegister_m_c = add nsw i80 %CompleteRegister_m_c_1, %r_V_cast" [mnist_edpa/complete_register.hpp:101]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret i80 %CompleteRegister_m_c" [mnist_edpa/complete_register.hpp:102]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in2_V_read             (read          ) [ 000]
in1_V_read             (read          ) [ 000]
CompleteRegister_m_c_1 (read          ) [ 011]
sign                   (bitselect     ) [ 000]
tmp                    (trunc         ) [ 000]
p_Result_s             (bitconcatenate) [ 000]
e1_V                   (partselect    ) [ 000]
sign_1                 (bitselect     ) [ 000]
tmp_2                  (trunc         ) [ 000]
p_Result_1             (bitconcatenate) [ 000]
e2_V                   (partselect    ) [ 000]
exact_s                (xor           ) [ 000]
lhs_V                  (zext          ) [ 000]
rhs_V                  (zext          ) [ 000]
r_V                    (mul           ) [ 000]
lhs_V_1                (zext          ) [ 000]
rhs_V_1                (zext          ) [ 000]
r_V_1                  (add           ) [ 011]
result_V               (zext          ) [ 000]
agg_result_V_assign_s  (sub           ) [ 000]
result_V_2             (select        ) [ 011]
tmp_cast               (zext          ) [ 000]
shifted_V_cast         (sext          ) [ 000]
op2_assign             (add           ) [ 000]
op2_assign_cast        (sext          ) [ 000]
tmp_3                  (bitselect     ) [ 000]
tmp_3_cast             (zext          ) [ 000]
tmp_4                  (shl           ) [ 000]
tmp_5                  (sub           ) [ 000]
tmp_5_cast_cast        (sext          ) [ 000]
tmp_7                  (ashr          ) [ 000]
tmp_7_cast             (sext          ) [ 000]
r_V_2                  (select        ) [ 000]
r_V_cast               (sext          ) [ 000]
CompleteRegister_m_c   (add           ) [ 000]
StgValue_38            (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i80"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="in2_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="16" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="in1_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="CompleteRegister_m_c_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="80" slack="0"/>
<pin id="48" dir="0" index="1" bw="80" slack="0"/>
<pin id="49" dir="1" index="2" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CompleteRegister_m_c_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sign_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="sign/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_Result_s_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="11" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="10" slack="0"/>
<pin id="68" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="e1_V_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="0" index="3" bw="5" slack="0"/>
<pin id="77" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="e1_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sign_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="sign_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_Result_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="e2_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="0" index="3" bw="5" slack="0"/>
<pin id="107" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="e2_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="exact_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exact_s/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="lhs_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="rhs_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="lhs_V_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="rhs_V_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_V_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="0"/>
<pin id="137" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="result_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="22" slack="0"/>
<pin id="142" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="result_V/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="agg_result_V_assign_s_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="22" slack="0"/>
<pin id="146" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="agg_result_V_assign_s/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="result_V_2_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="23" slack="0"/>
<pin id="152" dir="0" index="2" bw="23" slack="0"/>
<pin id="153" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_2/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="1"/>
<pin id="159" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="shifted_V_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="23" slack="1"/>
<pin id="162" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="shifted_V_cast/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="op2_assign_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="6" slack="0"/>
<pin id="166" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="op2_assign_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="op2_assign_cast/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="7" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_3_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_4_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="23" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_5_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="6" slack="0"/>
<pin id="194" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_5_cast_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast_cast/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_7_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="23" slack="1"/>
<pin id="203" dir="0" index="1" bw="7" slack="0"/>
<pin id="204" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_7_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="23" slack="0"/>
<pin id="208" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="r_V_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="73" slack="0"/>
<pin id="213" dir="0" index="2" bw="73" slack="0"/>
<pin id="214" dir="1" index="3" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="r_V_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="73" slack="0"/>
<pin id="220" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="CompleteRegister_m_c_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="80" slack="1"/>
<pin id="224" dir="0" index="1" bw="73" slack="0"/>
<pin id="225" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CompleteRegister_m_c/2 "/>
</bind>
</comp>

<comp id="227" class="1007" name="r_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="11" slack="0"/>
<pin id="230" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="CompleteRegister_m_c_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="80" slack="1"/>
<pin id="236" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="CompleteRegister_m_c_1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="r_V_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="1"/>
<pin id="241" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="result_V_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="23" slack="1"/>
<pin id="246" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="result_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="40" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="63"><net_src comp="40" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="60" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="40" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="34" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="34" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="90" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="34" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="116"><net_src comp="52" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="82" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="64" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="94" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="72" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="102" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="126" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="112" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="143" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="140" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="157" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="163" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="169" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="160" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="157" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="173" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="185" pin="2"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="118" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="122" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="227" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="237"><net_src comp="46" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="242"><net_src comp="134" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="247"><net_src comp="149" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read | {}
	Port: in1_V | {}
	Port: in2_V | {}
 - Input state : 
	Port: multiply_accumulate : CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read | {1 }
	Port: multiply_accumulate : in1_V | {1 }
	Port: multiply_accumulate : in2_V | {1 }
  - Chain level:
	State 1
		p_Result_s : 1
		p_Result_1 : 1
		exact_s : 1
		lhs_V : 2
		rhs_V : 2
		r_V : 3
		lhs_V_1 : 1
		rhs_V_1 : 1
		r_V_1 : 2
		result_V : 4
		agg_result_V_assign_s : 5
		result_V_2 : 6
	State 2
		op2_assign : 1
		op2_assign_cast : 2
		tmp_3 : 2
		tmp_3_cast : 3
		tmp_4 : 4
		tmp_5 : 1
		tmp_5_cast_cast : 2
		tmp_7 : 3
		tmp_7_cast : 4
		r_V_2 : 5
		r_V_cast : 6
		CompleteRegister_m_c : 7
		StgValue_38 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |            r_V_1_fu_134           |    0    |    0    |    15   |
|    add   |         op2_assign_fu_163         |    0    |    0    |    15   |
|          |    CompleteRegister_m_c_fu_222    |    0    |    0    |    87   |
|----------|-----------------------------------|---------|---------|---------|
|    shl   |            tmp_4_fu_185           |    0    |    0    |   101   |
|----------|-----------------------------------|---------|---------|---------|
|  select  |         result_V_2_fu_149         |    0    |    0    |    23   |
|          |            r_V_2_fu_210           |    0    |    0    |    73   |
|----------|-----------------------------------|---------|---------|---------|
|   ashr   |            tmp_7_fu_201           |    0    |    0    |    65   |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |    agg_result_V_assign_s_fu_143   |    0    |    0    |    29   |
|          |            tmp_5_fu_191           |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |           exact_s_fu_112          |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             r_V_fu_227            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       in2_V_read_read_fu_34       |    0    |    0    |    0    |
|   read   |       in1_V_read_read_fu_40       |    0    |    0    |    0    |
|          | CompleteRegister_m_c_1_read_fu_46 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             sign_fu_52            |    0    |    0    |    0    |
| bitselect|            sign_1_fu_82           |    0    |    0    |    0    |
|          |            tmp_3_fu_173           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |             tmp_fu_60             |    0    |    0    |    0    |
|          |            tmp_2_fu_90            |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|          p_Result_s_fu_64         |    0    |    0    |    0    |
|          |          p_Result_1_fu_94         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|             e1_V_fu_72            |    0    |    0    |    0    |
|          |            e2_V_fu_102            |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            lhs_V_fu_118           |    0    |    0    |    0    |
|          |            rhs_V_fu_122           |    0    |    0    |    0    |
|          |           lhs_V_1_fu_126          |    0    |    0    |    0    |
|   zext   |           rhs_V_1_fu_130          |    0    |    0    |    0    |
|          |          result_V_fu_140          |    0    |    0    |    0    |
|          |          tmp_cast_fu_157          |    0    |    0    |    0    |
|          |         tmp_3_cast_fu_181         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       shifted_V_cast_fu_160       |    0    |    0    |    0    |
|          |       op2_assign_cast_fu_169      |    0    |    0    |    0    |
|   sext   |       tmp_5_cast_cast_fu_197      |    0    |    0    |    0    |
|          |         tmp_7_cast_fu_206         |    0    |    0    |    0    |
|          |          r_V_cast_fu_218          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    1    |    0    |   431   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|CompleteRegister_m_c_1_reg_234|   80   |
|         r_V_1_reg_239        |    6   |
|      result_V_2_reg_244      |   23   |
+------------------------------+--------+
|             Total            |   109  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   431  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   109  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   109  |   431  |
+-----------+--------+--------+--------+
