$date
	Mon Oct 16 22:37:58 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! aoutput $end
$var wire 1 " boutput $end
$var reg 1 # ainput $end
$var reg 1 $ binput $end
$var integer 32 % i [31:0] $end
$scope module inst1 $end
$var wire 1 & binput $end
$var reg 1 ' boutput $end
$upscope $end
$scope module inst2 $end
$var wire 1 ( ainput $end
$var reg 1 ) aoutput $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
0'
0&
b1 %
0$
1#
0"
1!
$end
#100
0)
0!
0#
0(
#300
b10 %
1'
1"
1$
1&
#400
1)
1!
1#
1(
#600
b11 %
0'
0"
0$
0&
#700
0)
0!
0#
0(
#900
b100 %
1'
1"
1$
1&
#1000
1)
1!
1#
1(
#1200
b101 %
0'
0"
0$
0&
#1300
0)
0!
0#
0(
#1500
b110 %
1'
1"
1$
1&
