Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 18 13:04:20 2019
| Host         : DESKTOP-7LO5JPI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file init_control_sets_placed.rpt
| Design       : init
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            8 |
| Yes          | No                    | No                     |              21 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              92 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------------------+---------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | start/SEXTPC[8]_i_1_n_0   |                           |                4 |              5 |
|  CLK_IBUF_BUFG | start/SEXTPC[8]_i_1_n_0   | start/SEXTPC[4]_i_1_n_0   |                2 |              5 |
|  CLK_IBUF_BUFG |                           | start/SR1[2]_i_1_n_0      |                3 |              6 |
|  CLK_IBUF_BUFG | start/p_0_out             |                           |                5 |              6 |
|  CLK_IBUF_BUFG |                           |                           |                5 |              7 |
|  CLK_IBUF_BUFG | start/GateMAR[6]_i_1_n_0  | start/IR[15]_i_1_n_0      |                4 |              7 |
| ~CLK_IBUF_BUFG | start/fetchreg/clear      |                           |                5 |             10 |
|  CLK_IBUF_BUFG | start/GateMDR[15]_i_2_n_0 | start/GateMDR[15]_i_1_n_0 |                5 |             13 |
|  CLK_IBUF_BUFG | start/SR2MUX[15]_i_1_n_0  | start/IR[15]_i_1_n_0      |                5 |             16 |
|  CLK_IBUF_BUFG | start/pc[0]_i_1_n_0       | start/IR[15]_i_1_n_0      |                4 |             16 |
|  CLK_IBUF_BUFG | start/IR[15]_i_2_n_0      | start/IR[15]_i_1_n_0      |                6 |             16 |
| ~CLK_IBUF_BUFG |                           | start/fetchreg/clear      |                5 |             17 |
|  CLK_IBUF_BUFG | start/newreg[15]_i_1_n_0  | start/IR[15]_i_1_n_0      |               11 |             19 |
| ~CLK_IBUF_BUFG | start/WE_reg_n_0          |                           |                8 |             32 |
| ~CLK_IBUF_BUFG | start/LDREG               |                           |                9 |             72 |
+----------------+---------------------------+---------------------------+------------------+----------------+


