<stg><name>atan2_generic<float></name>


<trans_list>

<trans id="148" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="1" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
<literal name="icmp_ln889" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
<literal name="icmp_ln889" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_in

]]></Node>
<StgValue><ssdm name="x_in_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %y_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %y_in

]]></Node>
<StgValue><ssdm name="y_in_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
:2 %data_V = bitcast i32 %x_in_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %tmp_159 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:4 %data_V_5 = bitcast i32 %y_in_read

]]></Node>
<StgValue><ssdm name="data_V_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_160 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="8">
<![CDATA[
:6 %zext_ln1300 = zext i8 %tmp_160

]]></Node>
<StgValue><ssdm name="zext_ln1300"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7 %ret = add i9 %zext_ln1300, i9 11

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="8">
<![CDATA[
:8 %zext_ln832 = zext i8 %tmp_159

]]></Node>
<StgValue><ssdm name="zext_ln832"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9 %icmp_ln832 = icmp_ult  i9 %ret, i9 %zext_ln832

]]></Node>
<StgValue><ssdm name="icmp_ln832"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln684 = br i1 %icmp_ln832, void, void

]]></Node>
<StgValue><ssdm name="br_ln684"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %icmp_ln824 = icmp_eq  i8 %tmp_160, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln824"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln691 = br i1 %icmp_ln824, void %_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60, void %_ZNK13ap_fixed_baseILi40ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit

]]></Node>
<StgValue><ssdm name="br_ln691"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:0 %ret_15 = sub i9 %zext_ln832, i9 %zext_ln1300

]]></Node>
<StgValue><ssdm name="ret_15"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="23" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:1 %p_Result_274 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_274"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="40" op_0_bw="40" op_1_bw="1" op_2_bw="23" op_3_bw="16">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:2 %x_V = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i1.i23.i16, i1 1, i23 %p_Result_274, i16 0

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="43" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:3 %zext_ln710 = zext i40 %x_V

]]></Node>
<StgValue><ssdm name="zext_ln710"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="23" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:4 %p_Result_275 = trunc i32 %data_V_5

]]></Node>
<StgValue><ssdm name="p_Result_275"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="40" op_0_bw="40" op_1_bw="1" op_2_bw="23" op_3_bw="16">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:5 %y_V = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i1.i23.i16, i1 1, i23 %p_Result_275, i16 0

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="43" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:6 %zext_ln710_1 = zext i40 %y_V

]]></Node>
<StgValue><ssdm name="zext_ln710_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:7 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_15, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:8 %sub_ln1321 = sub i9 0, i9 %ret_15

]]></Node>
<StgValue><ssdm name="sub_ln1321"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:9 %ush = select i1 %isNeg, i9 %sub_ln1321, i9 %ret_15

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:10 %sh_prom_i_i_i_cast_cast_cast_cast_cast = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="43" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:11 %sh_prom_i_i_i_cast_cast_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:12 %r_V = shl i43 %zext_ln710_1, i43 %sh_prom_i_i_i_cast_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:13 %r_V_61 = lshr i43 %zext_ln710_1, i43 %sh_prom_i_i_i_cast_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_61"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="43" op_0_bw="1" op_1_bw="43" op_2_bw="43">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:14 %r_V_65 = select i1 %isNeg, i43 %r_V, i43 %r_V_61

]]></Node>
<StgValue><ssdm name="r_V_65"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="0"/>
<literal name="icmp_ln824" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60:15 %br_ln167 = br void %_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="10" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %y_in_read, i32 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:0 %k = phi i6 0, void %_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60, i6 %add_ln167, void %cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:1 %z_V = phi i40 0, void %_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60, i40 %z_V_1, void %cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region

]]></Node>
<StgValue><ssdm name="z_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="43" op_0_bw="43" op_1_bw="0" op_2_bw="43" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:2 %p_Val2_105 = phi i43 %r_V_65, void %_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60, i43 %y_V_3, void %cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region

]]></Node>
<StgValue><ssdm name="p_Val2_105"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="43" op_0_bw="43" op_1_bw="0" op_2_bw="43" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:3 %x_V_1 = phi i43 %zext_ln710, void %_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit60, i43 %x_V_2, void %cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region

]]></Node>
<StgValue><ssdm name="x_V_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:4 %add_ln167 = add i6 %k, i6 1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:5 %zext_ln167 = zext i6 %k

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:6 %icmp_ln167 = icmp_eq  i6 %k, i6 42

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 42, i64 42, i64 42

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i:8 %br_ln167 = br i1 %icmp_ln167, void %cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region, void %_ZN7cordic_14cordic_circ_v1ILi42ELi1ELi0ELi0ELi43ELi4ELi40ELi1EEEvR8ap_fixedIXT3_EXT4_EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_RS1_IXT5_EXT6_ELS2_5ELS3_3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:0 %p_Result_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_105, i32 42

]]></Node>
<StgValue><ssdm name="p_Result_276"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="43" op_0_bw="6">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:1 %zext_ln1287 = zext i6 %k

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:2 %r_V_66 = ashr i43 %p_Val2_105, i43 %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_66"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:3 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_43_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_43_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:4 %speclatency_ln118 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 0, void @empty_39

]]></Node>
<StgValue><ssdm name="speclatency_ln118"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:5 %sub_ln130 = sub i43 %x_V_1, i43 %r_V_66

]]></Node>
<StgValue><ssdm name="sub_ln130"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:6 %add_ln130 = add i43 %r_V_66, i43 %x_V_1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="43" op_0_bw="1" op_1_bw="43" op_2_bw="43">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:7 %x_V_2 = select i1 %p_Result_276, i43 %sub_ln130, i43 %add_ln130

]]></Node>
<StgValue><ssdm name="x_V_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:8 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_43_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_43_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:9 %r_V_67 = ashr i43 %x_V_1, i43 %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_67"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:10 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_43_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_43_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_bool_OD_OC_region_st

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:11 %speclatency_ln118 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 0, void @empty_39

]]></Node>
<StgValue><ssdm name="speclatency_ln118"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:12 %sub_ln130_1 = sub i43 %p_Val2_105, i43 %r_V_67

]]></Node>
<StgValue><ssdm name="sub_ln130_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:13 %add_ln130_1 = add i43 %r_V_67, i43 %p_Val2_105

]]></Node>
<StgValue><ssdm name="add_ln130_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="43" op_0_bw="1" op_1_bw="43" op_2_bw="43">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:14 %y_V_3 = select i1 %p_Result_276, i43 %add_ln130_1, i43 %sub_ln130_1

]]></Node>
<StgValue><ssdm name="y_V_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:15 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_43_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_43_MC_AC_4_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_bool_OD_OC_region_st, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="126" op_1_bw="64" op_2_bw="64">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:16 %cordic_ctab_table_128_V_addr = getelementptr i126 %cordic_ctab_table_128_V, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="cordic_ctab_table_128_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="126" op_0_bw="7">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:17 %p_Val2_s = load i7 %cordic_ctab_table_128_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN7cordic_14cordic_circ_v1ILi42ELi1ELi0ELi0ELi43ELi4ELi40ELi1EEEvR8ap_fixedIXT3_EXT4_EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_RS1_IXT5_EXT6_ELS2_5ELS3_3ELi0EE.exit:0 %icmp_ln889 = icmp_eq  i40 %z_V, i40 0

]]></Node>
<StgValue><ssdm name="icmp_ln889"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN7cordic_14cordic_circ_v1ILi42ELi1ELi0ELi0ELi43ELi4ELi40ELi1EEEvR8ap_fixedIXT3_EXT4_EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_RS1_IXT5_EXT6_ELS2_5ELS3_3ELi0EE.exit:1 %br_ln889 = br i1 %icmp_ln889, void %_ifconv, void %_ZNK13ap_fixed_baseILi40ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit

]]></Node>
<StgValue><ssdm name="br_ln889"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="126" op_0_bw="7">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:17 %p_Val2_s = load i7 %cordic_ctab_table_128_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="39" op_0_bw="39" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:18 %trunc_ln = partselect i39 @_ssdm_op_PartSelect.i39.i126.i32.i32, i126 %p_Val2_s, i32 87, i32 125

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="126" op_2_bw="32">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:19 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i126.i32, i126 %p_Val2_s, i32 86

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="39" op_0_bw="1">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:20 %zext_ln369 = zext i1 %tmp_154

]]></Node>
<StgValue><ssdm name="zext_ln369"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:21 %add_ln369 = add i39 %trunc_ln, i39 %zext_ln369

]]></Node>
<StgValue><ssdm name="add_ln369"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="40" op_0_bw="39">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:22 %zext_ln193 = zext i39 %add_ln369

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:23 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_40_MC_AC_1_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_40_MC_AC_1_MC_AC_IC_ap_q_mode_JC_0_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:24 %speclatency_ln118 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 0, void @empty_39

]]></Node>
<StgValue><ssdm name="speclatency_ln118"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:25 %sub_ln130_2 = sub i40 %z_V, i40 %zext_ln193

]]></Node>
<StgValue><ssdm name="sub_ln130_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:26 %add_ln130_2 = add i40 %z_V, i40 %zext_ln193

]]></Node>
<StgValue><ssdm name="add_ln130_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:27 %z_V_1 = select i1 %p_Result_276, i40 %sub_ln130_2, i40 %add_ln130_2

]]></Node>
<StgValue><ssdm name="z_V_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:28 %rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @cordic_KD_KD_addsub_MD_0_MC_AC_0_MC_AC_ap_fixed_MD_40_MC_AC_1_MC_AC_IC_ap_q_mode_JC_5_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_fixed_MD_40_MC_AC_1_MC_AC_IC_ap_q_mode_JC_0_MC_AC_IC_ap_o_mode_JC_3_MC_AC_0_OD_MC_AC_ap_uint_MD_1_OD_AC_s, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend23"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region:29 %br_ln0 = br void %_ZN8ap_fixedILi43ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit27.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ifconv:0 %p_Result_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %z_V, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_277"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:1 %tmp_V = sub i40 0, i40 %z_V

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ifconv:2 %tmp_V_39 = select i1 %p_Result_277, i40 %tmp_V, i40 %z_V

]]></Node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="40" op_0_bw="40" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3 %p_Result_s = partselect i40 @llvm.part.select.i40, i40 %tmp_V_39, i32 39, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="24" op_2_bw="40">
<![CDATA[
_ifconv:4 %p_Result_278 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i24.i40, i24 16777215, i40 %p_Result_s

]]></Node>
<StgValue><ssdm name="p_Result_278"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:5 %tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_278, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:6 %l = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7 %sub_ln898 = sub i32 40, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln898"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8 %lsb_index = add i32 %sub_ln898, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9 %tmp_156 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:10 %icmp_ln900 = icmp_sgt  i31 %tmp_156, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln900"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:11 %trunc_ln901 = trunc i32 %sub_ln898

]]></Node>
<StgValue><ssdm name="trunc_ln901"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:12 %sub_ln901 = sub i6 1, i6 %trunc_ln901

]]></Node>
<StgValue><ssdm name="sub_ln901"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="40" op_0_bw="6">
<![CDATA[
_ifconv:13 %zext_ln901 = zext i6 %sub_ln901

]]></Node>
<StgValue><ssdm name="zext_ln901"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:14 %lshr_ln901 = lshr i40 1099511627775, i40 %zext_ln901

]]></Node>
<StgValue><ssdm name="lshr_ln901"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="40" op_0_bw="32">
<![CDATA[
_ifconv:15 %zext_ln903 = zext i32 %lsb_index

]]></Node>
<StgValue><ssdm name="zext_ln903"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:16 %shl_ln903 = shl i40 1, i40 %zext_ln903

]]></Node>
<StgValue><ssdm name="shl_ln903"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:17 %or_ln903_1 = or i40 %lshr_ln901, i40 %shl_ln903

]]></Node>
<StgValue><ssdm name="or_ln903_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:18 %and_ln903 = and i40 %tmp_V_39, i40 %or_ln903_1

]]></Node>
<StgValue><ssdm name="and_ln903"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:19 %icmp_ln903 = icmp_ne  i40 %and_ln903, i40 0

]]></Node>
<StgValue><ssdm name="icmp_ln903"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21 %xor_ln903 = xor i1 %tmp_157, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln903"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ifconv:22 %p_Result_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %tmp_V_39, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_279"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24 %and_ln903_1 = and i1 %p_Result_279, i1 %xor_ln903

]]></Node>
<StgValue><ssdm name="and_ln903_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:28 %select_ln900 = select i1 %icmp_ln900, i1 %icmp_ln903, i1 %p_Result_279

]]></Node>
<StgValue><ssdm name="select_ln900"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:32 %select_ln908 = select i1 %icmp_ln908, i1 %select_ln900, i1 %and_ln903_1

]]></Node>
<StgValue><ssdm name="select_ln908"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:41 %trunc_ln897 = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="115" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25 %sub_ln909 = sub i32 25, i32 %sub_ln898

]]></Node>
<StgValue><ssdm name="sub_ln909"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="40" op_0_bw="32">
<![CDATA[
_ifconv:26 %zext_ln909 = zext i32 %sub_ln909

]]></Node>
<StgValue><ssdm name="zext_ln909"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:27 %shl_ln909 = shl i40 %tmp_V_39, i40 %zext_ln909

]]></Node>
<StgValue><ssdm name="shl_ln909"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29 %add_ln908 = add i32 %sub_ln898, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="40" op_0_bw="32">
<![CDATA[
_ifconv:30 %zext_ln908 = zext i32 %add_ln908

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:31 %lshr_ln908 = lshr i40 %tmp_V_39, i40 %zext_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ifconv:33 %m = select i1 %icmp_ln908, i40 %lshr_ln908, i40 %shl_ln909

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="41" op_0_bw="40">
<![CDATA[
_ifconv:34 %zext_ln905 = zext i40 %m

]]></Node>
<StgValue><ssdm name="zext_ln905"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="41" op_0_bw="1">
<![CDATA[
_ifconv:35 %zext_ln915 = zext i1 %select_ln908

]]></Node>
<StgValue><ssdm name="zext_ln915"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
_ifconv:36 %m_62 = add i41 %zext_ln905, i41 %zext_ln915

]]></Node>
<StgValue><ssdm name="m_62"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="40" op_0_bw="40" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37 %m_s = partselect i40 @_ssdm_op_PartSelect.i40.i41.i32.i32, i41 %m_62, i32 1, i32 40

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="40">
<![CDATA[
_ifconv:38 %zext_ln905_1 = zext i40 %m_s

]]></Node>
<StgValue><ssdm name="zext_ln905_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
_ifconv:39 %p_Result_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %m_62, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_272"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:40 %select_ln897 = select i1 %p_Result_272, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln897"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:42 %sub_ln918 = sub i8 1, i8 %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln918"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:43 %add_ln918 = add i8 %sub_ln918, i8 %select_ln897

]]></Node>
<StgValue><ssdm name="add_ln918"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:44 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_277, i8 %add_ln918

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:45 %p_Result_280 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln905_1, i9 %tmp_s, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_280"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:46 %LD = trunc i64 %p_Result_280

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:47 %bitcast_ln744 = bitcast i32 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln744"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:48 %br_ln925 = br void %_ZNK13ap_fixed_baseILi40ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit

]]></Node>
<StgValue><ssdm name="br_ln925"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="9" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %y_in_read, i32 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="8" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %y_in_read, i32 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="7" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %y_in_read, i32 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="139" st_id="9" stage="6" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %y_in_read, i32 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="140" st_id="10" stage="5" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %y_in_read, i32 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="141" st_id="11" stage="4" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %y_in_read, i32 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="142" st_id="12" stage="3" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %y_in_read, i32 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="2" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %y_in_read, i32 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="1" lat="10">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %div_i = fdiv i32 %y_in_read, i32 %x_in_read

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln832" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln689 = br void %_ZNK13ap_fixed_baseILi40ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit

]]></Node>
<StgValue><ssdm name="br_ln689"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:0 %retval_0 = phi i32 %div_i, void, i32 %bitcast_ln744, void %_ifconv, i32 0, void, i32 0, void %_ZN7cordic_14cordic_circ_v1ILi42ELi1ELi0ELi0ELi43ELi4ELi40ELi1EEEvR8ap_fixedIXT3_EXT4_EL9ap_q_mode5EL9ap_o_mode3ELi0EES5_RS1_IXT5_EXT6_ELS2_5ELS3_3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="retval_0"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi40ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit:1 %ret_ln732 = ret i32 %retval_0

]]></Node>
<StgValue><ssdm name="ret_ln732"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
