# Reading pref.tcl
# do SpaceInvaders_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/quartusprime/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/fonseca/Documents/GitHub/SpaceInvaders/SpaceInvadersHW/scoreDisplay.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:02 on Jun 28,2024
# vcom -reportprogress 300 -93 -work work C:/Users/fonseca/Documents/GitHub/SpaceInvaders/SpaceInvadersHW/scoreDisplay.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity scoreDisplay
# -- Compiling architecture structural of scoreDisplay
# End time: 18:45:02 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/fonseca/Documents/GitHub/SpaceInvaders/SpaceInvadersHW/reg_4bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:02 on Jun 28,2024
# vcom -reportprogress 300 -93 -work work C:/Users/fonseca/Documents/GitHub/SpaceInvaders/SpaceInvadersHW/reg_4bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_4bit
# -- Compiling architecture reg_4bit_arch of reg_4bit
# End time: 18:45:02 on Jun 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
