// Seed: 2345881873
module module_0 #(
    parameter id_2 = 32'd95
);
  parameter id_1 = 1;
  wire _id_2;
  integer id_3;
  assign id_3 = -1;
  wire [1 : id_2] id_4;
  parameter id_5 = 1 - id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_14 = 32'd72,
    parameter id_15 = 32'd25,
    parameter id_18 = 32'd44,
    parameter id_22 = 32'd90,
    parameter id_6  = 32'd5
) (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    output uwire id_3,
    output tri1 id_4,
    output wire id_5,
    input supply1 _id_6,
    input supply1 id_7,
    output supply0 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input uwire id_13,
    input wor _id_14,
    inout tri0 _id_15,
    inout tri1 id_16,
    output wand id_17,
    input tri0 _id_18,
    input tri0 id_19[id_18 : id_15]
);
  wire [id_14 : -1] id_21;
  logic _id_22;
  ;
  assign id_2 = (-1);
  assign id_4 = -1;
  module_0 modCall_1 ();
  assign id_5 = id_15 | id_9;
  localparam id_23[-1 : id_22  +  id_6] = -1;
  wire id_24;
endmodule
