// Seed: 1396309990
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  supply1 id_0,
    output logic   id_1,
    input  supply1 id_2
);
  wire id_4;
  initial begin
    fork
      id_1 <= id_2 - 1;
    join
  end
  module_0(
      id_4, id_4
  );
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wire id_4,
    input tri1 id_5,
    input wire id_6
);
  wand id_8 = 1'b0, id_9;
  wire id_10, id_11;
  module_0(
      id_11, id_11
  );
endmodule
