--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml dac_mod_2_4_sim_cw.twx dac_mod_2_4_sim_cw.ncd -o
dac_mod_2_4_sim_cw.twr dac_mod_2_4_sim_cw.pcf -ucf dac_mod_2_4_sim_cw.ucf

Design file:              dac_mod_2_4_sim_cw.ncd
Physical constraint file: dac_mod_2_4_sim_cw.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_c9be000e = PERIOD TIMEGRP "clk_c9be000e" 2.03450521 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20193651050946 paths analyzed, 2010 endpoints analyzed, 930 failing endpoints
 930 timing errors detected. (930 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.645ns.
--------------------------------------------------------------------------------

Paths for end point dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_45 (SLICE_X6Y95.CIN), 531155643436 paths
--------------------------------------------------------------------------------
Slack (setup path):     -24.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 (FF)
  Destination:          dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_45 (FF)
  Requirement:          2.034ns
  Data Path Delay:      26.600ns (Levels of Logic = 21)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.010ns (0.244 - 0.254)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 2.034ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 to dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.AQ      Tcko                  0.447   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16
    DSP48_X1Y18.A16      net (fanout=5)        2.198   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(16)
    DSP48_X1Y18.P45      Tdspdo_A_P            3.346   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
    DSP48_X1Y19.C28      net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_P45_to_g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y19.PCOUT9   Tdspdo_C_PCOUT        2.689   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y20.PCIN9    net (fanout=1)        0.002   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01_PCOUT_to_g22/Mmult_n0013[81:0]_submult_02_PCIN_9
    DSP48_X1Y20.P21      Tdspdo_PCIN_P         2.264   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
    DSP48_X1Y21.C4       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02_P21_to_g22/Mmult_n0013[81:0]_submult_03
    DSP48_X1Y21.P34      Tdspdo_C_P            2.687   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
    SLICE_X38Y90.A6      net (fanout=1)        1.455   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_68
    SLICE_X38Y90.COUT    Topcya                0.379   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_lut(68)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CMUX    Tcinc                 0.261   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
    SLICE_X40Y92.A5      net (fanout=2)        0.551   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_74
    SLICE_X40Y92.COUT    Topcya                0.395   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_lut(74)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.DMUX    Tcind                 0.272   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_xor(81)
    DSP48_X0Y22.D5       net (fanout=13)       2.028   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
    DSP48_X0Y22.P1       Tdspdo_D_P            2.929   dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
                                                       dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
    SLICE_X6Y84.B6       net (fanout=1)        1.057   dac_mod_2_4_sim_x0/addsub7_s_net(1)
    SLICE_X6Y84.COUT     Topcyb                0.380   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(3)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_lut(1)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(7)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(11)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(15)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(23)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(27)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(31)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(35)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(39)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(43)
    SLICE_X6Y95.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(43)
    SLICE_X6Y95.CLK      Tcinck                0.304   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(45)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_xor(45)
                                                       dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_45
    -------------------------------------------------  ---------------------------
    Total                                     26.600ns (17.113ns logic, 9.487ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -24.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 (FF)
  Destination:          dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_45 (FF)
  Requirement:          2.034ns
  Data Path Delay:      26.600ns (Levels of Logic = 21)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.010ns (0.244 - 0.254)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 2.034ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 to dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.AQ      Tcko                  0.447   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16
    DSP48_X1Y18.A16      net (fanout=5)        2.198   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(16)
    DSP48_X1Y18.P22      Tdspdo_A_P            3.346   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
    DSP48_X1Y19.C5       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_P22_to_g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y19.PCOUT9   Tdspdo_C_PCOUT        2.689   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y20.PCIN9    net (fanout=1)        0.002   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01_PCOUT_to_g22/Mmult_n0013[81:0]_submult_02_PCIN_9
    DSP48_X1Y20.P21      Tdspdo_PCIN_P         2.264   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
    DSP48_X1Y21.C4       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02_P21_to_g22/Mmult_n0013[81:0]_submult_03
    DSP48_X1Y21.P34      Tdspdo_C_P            2.687   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
    SLICE_X38Y90.A6      net (fanout=1)        1.455   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_68
    SLICE_X38Y90.COUT    Topcya                0.379   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_lut(68)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CMUX    Tcinc                 0.261   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
    SLICE_X40Y92.A5      net (fanout=2)        0.551   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_74
    SLICE_X40Y92.COUT    Topcya                0.395   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_lut(74)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.DMUX    Tcind                 0.272   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_xor(81)
    DSP48_X0Y22.D5       net (fanout=13)       2.028   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
    DSP48_X0Y22.P1       Tdspdo_D_P            2.929   dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
                                                       dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
    SLICE_X6Y84.B6       net (fanout=1)        1.057   dac_mod_2_4_sim_x0/addsub7_s_net(1)
    SLICE_X6Y84.COUT     Topcyb                0.380   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(3)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_lut(1)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(7)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(11)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(15)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(23)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(27)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(31)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(35)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(39)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(43)
    SLICE_X6Y95.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(43)
    SLICE_X6Y95.CLK      Tcinck                0.304   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(45)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_xor(45)
                                                       dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_45
    -------------------------------------------------  ---------------------------
    Total                                     26.600ns (17.113ns logic, 9.487ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -24.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 (FF)
  Destination:          dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_45 (FF)
  Requirement:          2.034ns
  Data Path Delay:      26.600ns (Levels of Logic = 21)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.010ns (0.244 - 0.254)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 2.034ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 to dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.AQ      Tcko                  0.447   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16
    DSP48_X1Y18.A16      net (fanout=5)        2.198   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(16)
    DSP48_X1Y18.P22      Tdspdo_A_P            3.346   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
    DSP48_X1Y19.C5       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_P22_to_g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y19.PCOUT0   Tdspdo_C_PCOUT        2.689   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y20.PCIN0    net (fanout=1)        0.002   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01_PCOUT_to_g22/Mmult_n0013[81:0]_submult_02_PCIN_0
    DSP48_X1Y20.P21      Tdspdo_PCIN_P         2.264   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
    DSP48_X1Y21.C4       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02_P21_to_g22/Mmult_n0013[81:0]_submult_03
    DSP48_X1Y21.P34      Tdspdo_C_P            2.687   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
    SLICE_X38Y90.A6      net (fanout=1)        1.455   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_68
    SLICE_X38Y90.COUT    Topcya                0.379   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_lut(68)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CMUX    Tcinc                 0.261   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
    SLICE_X40Y92.A5      net (fanout=2)        0.551   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_74
    SLICE_X40Y92.COUT    Topcya                0.395   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_lut(74)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.DMUX    Tcind                 0.272   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_xor(81)
    DSP48_X0Y22.D5       net (fanout=13)       2.028   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
    DSP48_X0Y22.P1       Tdspdo_D_P            2.929   dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
                                                       dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
    SLICE_X6Y84.B6       net (fanout=1)        1.057   dac_mod_2_4_sim_x0/addsub7_s_net(1)
    SLICE_X6Y84.COUT     Topcyb                0.380   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(3)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_lut(1)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(7)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(11)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(15)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(23)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(27)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(31)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(35)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(39)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(43)
    SLICE_X6Y95.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(43)
    SLICE_X6Y95.CLK      Tcinck                0.304   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(45)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_xor(45)
                                                       dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_45
    -------------------------------------------------  ---------------------------
    Total                                     26.600ns (17.113ns logic, 9.487ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_43 (SLICE_X6Y94.CIN), 482868766760 paths
--------------------------------------------------------------------------------
Slack (setup path):     -24.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 (FF)
  Destination:          dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_43 (FF)
  Requirement:          2.034ns
  Data Path Delay:      26.531ns (Levels of Logic = 20)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.011ns (0.243 - 0.254)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 2.034ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 to dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.AQ      Tcko                  0.447   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16
    DSP48_X1Y18.A16      net (fanout=5)        2.198   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(16)
    DSP48_X1Y18.P45      Tdspdo_A_P            3.346   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
    DSP48_X1Y19.C28      net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_P45_to_g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y19.PCOUT9   Tdspdo_C_PCOUT        2.689   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y20.PCIN9    net (fanout=1)        0.002   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01_PCOUT_to_g22/Mmult_n0013[81:0]_submult_02_PCIN_9
    DSP48_X1Y20.P21      Tdspdo_PCIN_P         2.264   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
    DSP48_X1Y21.C4       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02_P21_to_g22/Mmult_n0013[81:0]_submult_03
    DSP48_X1Y21.P34      Tdspdo_C_P            2.687   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
    SLICE_X38Y90.A6      net (fanout=1)        1.455   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_68
    SLICE_X38Y90.COUT    Topcya                0.379   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_lut(68)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CMUX    Tcinc                 0.261   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
    SLICE_X40Y92.A5      net (fanout=2)        0.551   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_74
    SLICE_X40Y92.COUT    Topcya                0.395   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_lut(74)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.DMUX    Tcind                 0.272   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_xor(81)
    DSP48_X0Y22.D5       net (fanout=13)       2.028   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
    DSP48_X0Y22.P1       Tdspdo_D_P            2.929   dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
                                                       dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
    SLICE_X6Y84.B6       net (fanout=1)        1.057   dac_mod_2_4_sim_x0/addsub7_s_net(1)
    SLICE_X6Y84.COUT     Topcyb                0.380   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(3)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_lut(1)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(7)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(11)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(15)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(23)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(27)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(31)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(35)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(39)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CLK      Tcinck                0.314   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_43
    -------------------------------------------------  ---------------------------
    Total                                     26.531ns (17.047ns logic, 9.484ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -24.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 (FF)
  Destination:          dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_43 (FF)
  Requirement:          2.034ns
  Data Path Delay:      26.531ns (Levels of Logic = 20)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.011ns (0.243 - 0.254)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 2.034ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 to dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.AQ      Tcko                  0.447   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16
    DSP48_X1Y18.A16      net (fanout=5)        2.198   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(16)
    DSP48_X1Y18.P22      Tdspdo_A_P            3.346   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
    DSP48_X1Y19.C5       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_P22_to_g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y19.PCOUT9   Tdspdo_C_PCOUT        2.689   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y20.PCIN9    net (fanout=1)        0.002   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01_PCOUT_to_g22/Mmult_n0013[81:0]_submult_02_PCIN_9
    DSP48_X1Y20.P21      Tdspdo_PCIN_P         2.264   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
    DSP48_X1Y21.C4       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02_P21_to_g22/Mmult_n0013[81:0]_submult_03
    DSP48_X1Y21.P34      Tdspdo_C_P            2.687   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
    SLICE_X38Y90.A6      net (fanout=1)        1.455   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_68
    SLICE_X38Y90.COUT    Topcya                0.379   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_lut(68)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CMUX    Tcinc                 0.261   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
    SLICE_X40Y92.A5      net (fanout=2)        0.551   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_74
    SLICE_X40Y92.COUT    Topcya                0.395   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_lut(74)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.DMUX    Tcind                 0.272   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_xor(81)
    DSP48_X0Y22.D5       net (fanout=13)       2.028   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
    DSP48_X0Y22.P1       Tdspdo_D_P            2.929   dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
                                                       dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
    SLICE_X6Y84.B6       net (fanout=1)        1.057   dac_mod_2_4_sim_x0/addsub7_s_net(1)
    SLICE_X6Y84.COUT     Topcyb                0.380   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(3)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_lut(1)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(7)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(11)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(15)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(23)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(27)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(31)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(35)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(39)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CLK      Tcinck                0.314   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_43
    -------------------------------------------------  ---------------------------
    Total                                     26.531ns (17.047ns logic, 9.484ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -24.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 (FF)
  Destination:          dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_43 (FF)
  Requirement:          2.034ns
  Data Path Delay:      26.531ns (Levels of Logic = 20)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.011ns (0.243 - 0.254)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 2.034ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 to dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.AQ      Tcko                  0.447   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16
    DSP48_X1Y18.A16      net (fanout=5)        2.198   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(16)
    DSP48_X1Y18.P22      Tdspdo_A_P            3.346   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
    DSP48_X1Y19.C5       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_P22_to_g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y19.PCOUT0   Tdspdo_C_PCOUT        2.689   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y20.PCIN0    net (fanout=1)        0.002   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01_PCOUT_to_g22/Mmult_n0013[81:0]_submult_02_PCIN_0
    DSP48_X1Y20.P21      Tdspdo_PCIN_P         2.264   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
    DSP48_X1Y21.C4       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02_P21_to_g22/Mmult_n0013[81:0]_submult_03
    DSP48_X1Y21.P34      Tdspdo_C_P            2.687   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
    SLICE_X38Y90.A6      net (fanout=1)        1.455   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_68
    SLICE_X38Y90.COUT    Topcya                0.379   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_lut(68)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CMUX    Tcinc                 0.261   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
    SLICE_X40Y92.A5      net (fanout=2)        0.551   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_74
    SLICE_X40Y92.COUT    Topcya                0.395   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_lut(74)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.DMUX    Tcind                 0.272   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_xor(81)
    DSP48_X0Y22.D5       net (fanout=13)       2.028   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
    DSP48_X0Y22.P1       Tdspdo_D_P            2.929   dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
                                                       dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
    SLICE_X6Y84.B6       net (fanout=1)        1.057   dac_mod_2_4_sim_x0/addsub7_s_net(1)
    SLICE_X6Y84.COUT     Topcyb                0.380   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(3)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_lut(1)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(7)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(11)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(15)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(23)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(27)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(31)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(35)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(39)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CLK      Tcinck                0.314   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_43
    -------------------------------------------------  ---------------------------
    Total                                     26.531ns (17.047ns logic, 9.484ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_41 (SLICE_X6Y94.CIN), 482868766760 paths
--------------------------------------------------------------------------------
Slack (setup path):     -24.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 (FF)
  Destination:          dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_41 (FF)
  Requirement:          2.034ns
  Data Path Delay:      26.521ns (Levels of Logic = 20)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.011ns (0.243 - 0.254)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 2.034ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 to dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.AQ      Tcko                  0.447   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16
    DSP48_X1Y18.A16      net (fanout=5)        2.198   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(16)
    DSP48_X1Y18.P45      Tdspdo_A_P            3.346   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
    DSP48_X1Y19.C28      net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_P45_to_g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y19.PCOUT9   Tdspdo_C_PCOUT        2.689   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y20.PCIN9    net (fanout=1)        0.002   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01_PCOUT_to_g22/Mmult_n0013[81:0]_submult_02_PCIN_9
    DSP48_X1Y20.P21      Tdspdo_PCIN_P         2.264   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
    DSP48_X1Y21.C4       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02_P21_to_g22/Mmult_n0013[81:0]_submult_03
    DSP48_X1Y21.P34      Tdspdo_C_P            2.687   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
    SLICE_X38Y90.A6      net (fanout=1)        1.455   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_68
    SLICE_X38Y90.COUT    Topcya                0.379   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_lut(68)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CMUX    Tcinc                 0.261   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
    SLICE_X40Y92.A5      net (fanout=2)        0.551   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_74
    SLICE_X40Y92.COUT    Topcya                0.395   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_lut(74)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.DMUX    Tcind                 0.272   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_xor(81)
    DSP48_X0Y22.D5       net (fanout=13)       2.028   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
    DSP48_X0Y22.P1       Tdspdo_D_P            2.929   dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
                                                       dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
    SLICE_X6Y84.B6       net (fanout=1)        1.057   dac_mod_2_4_sim_x0/addsub7_s_net(1)
    SLICE_X6Y84.COUT     Topcyb                0.380   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(3)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_lut(1)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(7)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(11)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(15)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(23)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(27)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(31)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(35)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(39)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CLK      Tcinck                0.304   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_41
    -------------------------------------------------  ---------------------------
    Total                                     26.521ns (17.037ns logic, 9.484ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -24.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 (FF)
  Destination:          dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_41 (FF)
  Requirement:          2.034ns
  Data Path Delay:      26.521ns (Levels of Logic = 20)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.011ns (0.243 - 0.254)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 2.034ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 to dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.AQ      Tcko                  0.447   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16
    DSP48_X1Y18.A16      net (fanout=5)        2.198   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(16)
    DSP48_X1Y18.P22      Tdspdo_A_P            3.346   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
    DSP48_X1Y19.C5       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_P22_to_g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y19.PCOUT9   Tdspdo_C_PCOUT        2.689   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y20.PCIN9    net (fanout=1)        0.002   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01_PCOUT_to_g22/Mmult_n0013[81:0]_submult_02_PCIN_9
    DSP48_X1Y20.P21      Tdspdo_PCIN_P         2.264   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
    DSP48_X1Y21.C4       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02_P21_to_g22/Mmult_n0013[81:0]_submult_03
    DSP48_X1Y21.P34      Tdspdo_C_P            2.687   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
    SLICE_X38Y90.A6      net (fanout=1)        1.455   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_68
    SLICE_X38Y90.COUT    Topcya                0.379   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_lut(68)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CMUX    Tcinc                 0.261   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
    SLICE_X40Y92.A5      net (fanout=2)        0.551   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_74
    SLICE_X40Y92.COUT    Topcya                0.395   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_lut(74)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.DMUX    Tcind                 0.272   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_xor(81)
    DSP48_X0Y22.D5       net (fanout=13)       2.028   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
    DSP48_X0Y22.P1       Tdspdo_D_P            2.929   dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
                                                       dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
    SLICE_X6Y84.B6       net (fanout=1)        1.057   dac_mod_2_4_sim_x0/addsub7_s_net(1)
    SLICE_X6Y84.COUT     Topcyb                0.380   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(3)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_lut(1)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(7)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(11)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(15)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(23)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(27)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(31)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(35)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(39)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CLK      Tcinck                0.304   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_41
    -------------------------------------------------  ---------------------------
    Total                                     26.521ns (17.037ns logic, 9.484ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -24.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 (FF)
  Destination:          dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_41 (FF)
  Requirement:          2.034ns
  Data Path Delay:      26.521ns (Levels of Logic = 20)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.011ns (0.243 - 0.254)
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 2.034ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16 to dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y84.AQ      Tcko                  0.447   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23_16
    DSP48_X1Y18.A16      net (fanout=5)        2.198   dac_mod_2_4_sim_x0/accumulator5/accum_reg_41_23(16)
    DSP48_X1Y18.P22      Tdspdo_A_P            3.346   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0
    DSP48_X1Y19.C5       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_P22_to_g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y19.PCOUT0   Tdspdo_C_PCOUT        2.689   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01
    DSP48_X1Y20.PCIN0    net (fanout=1)        0.002   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_01_PCOUT_to_g22/Mmult_n0013[81:0]_submult_02_PCIN_0
    DSP48_X1Y20.P21      Tdspdo_PCIN_P         2.264   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02
    DSP48_X1Y21.C4       net (fanout=1)        1.039   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_02_P21_to_g22/Mmult_n0013[81:0]_submult_03
    DSP48_X1Y21.P34      Tdspdo_C_P            2.687   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_03
    SLICE_X38Y90.A6      net (fanout=1)        1.455   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]_submult_0_68
    SLICE_X38Y90.COUT    Topcya                0.379   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_lut(68)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(71)
    SLICE_X38Y91.CMUX    Tcinc                 0.261   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_cy(75)
    SLICE_X40Y92.A5      net (fanout=2)        0.551   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]0_Madd_74
    SLICE_X40Y92.COUT    Topcya                0.395   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_lut(74)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.CIN     net (fanout=1)        0.003   dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_cy(77)
    SLICE_X40Y93.DMUX    Tcind                 0.272   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
                                                       dac_mod_2_4_sim_x0/g22/Mmult_n0013[81:0]2_Madd_xor(81)
    DSP48_X0Y22.D5       net (fanout=13)       2.028   dac_mod_2_4_sim_x0/resonator_feedback_x1(41)
    DSP48_X0Y22.P1       Tdspdo_D_P            2.929   dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
                                                       dac_mod_2_4_sim_x0/addsub7/comp0.core_instance0/blk00000001/blk00000004
    SLICE_X6Y84.B6       net (fanout=1)        1.057   dac_mod_2_4_sim_x0/addsub7_s_net(1)
    SLICE_X6Y84.COUT     Topcyb                0.380   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(3)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_lut(1)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(3)
    SLICE_X6Y85.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(7)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(7)
    SLICE_X6Y86.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(11)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(11)
    SLICE_X6Y87.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(15)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.CIN      net (fanout=1)        0.082   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(15)
    SLICE_X6Y88.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(19)
    SLICE_X6Y89.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(23)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(23)
    SLICE_X6Y90.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(27)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(27)
    SLICE_X6Y91.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(31)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(31)
    SLICE_X6Y92.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(35)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(35)
    SLICE_X6Y93.COUT     Tbyp                  0.076   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(39)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CIN      net (fanout=1)        0.003   dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(39)
    SLICE_X6Y94.CLK      Tcinck                0.304   dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/Maccum_accum_reg_41_23_cy(43)
                                                       dac_mod_2_4_sim_x0/accumulator4/accum_reg_41_23_41
    -------------------------------------------------  ---------------------------
    Total                                     26.521ns (17.037ns logic, 9.484ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_c9be000e = PERIOD TIMEGRP "clk_c9be000e" 2.03450521 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_23 (SLICE_X50Y26.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_22 (FF)
  Destination:          dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_22 to dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y26.CQ      Tcko                  0.200   dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23(23)
                                                       dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_22
    SLICE_X50Y26.CX      net (fanout=4)        0.097   dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23(22)
    SLICE_X50Y26.CLK     Tckdi       (-Th)    -0.142   dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23(23)
                                                       dac_mod_2_4_sim_x0/accumulator1/Maccum_accum_reg_41_23_cy(23)
                                                       dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_23
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.342ns logic, 0.097ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_7 (SLICE_X50Y22.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_6 (FF)
  Destination:          dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_6 to dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.CQ      Tcko                  0.200   dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23(7)
                                                       dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_6
    SLICE_X50Y22.CX      net (fanout=4)        0.103   dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23(6)
    SLICE_X50Y22.CLK     Tckdi       (-Th)    -0.142   dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23(7)
                                                       dac_mod_2_4_sim_x0/accumulator1/Maccum_accum_reg_41_23_cy(7)
                                                       dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_7
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.342ns logic, 0.103ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_19 (SLICE_X50Y25.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_18 (FF)
  Destination:          dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_18 to dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y25.CQ      Tcko                  0.200   dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_18
    SLICE_X50Y25.CX      net (fanout=4)        0.103   dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23(18)
    SLICE_X50Y25.CLK     Tckdi       (-Th)    -0.142   dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23(19)
                                                       dac_mod_2_4_sim_x0/accumulator1/Maccum_accum_reg_41_23_cy(19)
                                                       dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_19
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.342ns logic, 0.103ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_c9be000e = PERIOD TIMEGRP "clk_c9be000e" 2.03450521 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.304ns (period - min period limit)
  Period: 2.034ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_IBUF_BUFG/I0
  Logical resource: clk_IBUF_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 1.604ns (period - min period limit)
  Period: 2.034ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23(3)/CLK
  Logical resource: dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_0/CK
  Location pin: SLICE_X50Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 1.604ns (period - min period limit)
  Period: 2.034ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23(3)/CLK
  Logical resource: dac_mod_2_4_sim_x0/accumulator1/accum_reg_41_23_1/CK
  Location pin: SLICE_X50Y21.CLK
  Clock network: clk_IBUF_BUFG
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   26.645|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 930  Score: 15579457  (Setup/Max: 15579457, Hold: 0)

Constraints cover 20193651050946 paths, 0 nets, and 3707 connections

Design statistics:
   Minimum period:  26.645ns{1}   (Maximum frequency:  37.530MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 09 07:38:44 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 315 MB



