# VerilogHDL-SI
All the Assignments done in Summer Internship Course of Silicon University named- Digital VLSI Design From Verilog RTL And Verification To Synthesis.
