
I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ce0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08001da0  08001da0  00011da0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001dcc  08001dcc  00011dcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001dd0  08001dd0  00011dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08001dd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000bc  20000004  08001dd8  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000c0  08001dd8  000200c0  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001357b  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000022b5  00000000  00000000  000335a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000083d5  00000000  00000000  0003585c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000880  00000000  00000000  0003dc38  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000c08  00000000  00000000  0003e4b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005618  00000000  00000000  0003f0c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003532  00000000  00000000  000446d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00047c0a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001a38  00000000  00000000  00047c88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001d88 	.word	0x08001d88

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08001d88 	.word	0x08001d88

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000220:	21fa      	movs	r1, #250	; 0xfa
 8000222:	4b08      	ldr	r3, [pc, #32]	; (8000244 <HAL_InitTick+0x24>)
{
 8000224:	b510      	push	{r4, lr}
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000226:	0089      	lsls	r1, r1, #2
{
 8000228:	0004      	movs	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800022a:	6818      	ldr	r0, [r3, #0]
 800022c:	f7ff ff6c 	bl	8000108 <__udivsi3>
 8000230:	f000 f86e 	bl	8000310 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000234:	2001      	movs	r0, #1
 8000236:	2200      	movs	r2, #0
 8000238:	0021      	movs	r1, r4
 800023a:	4240      	negs	r0, r0
 800023c:	f000 f82e 	bl	800029c <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000240:	2000      	movs	r0, #0
 8000242:	bd10      	pop	{r4, pc}
 8000244:	20000000 	.word	0x20000000

08000248 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000248:	2340      	movs	r3, #64	; 0x40
 800024a:	4a06      	ldr	r2, [pc, #24]	; (8000264 <HAL_Init+0x1c>)
{
 800024c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800024e:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000250:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000252:	430b      	orrs	r3, r1
 8000254:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000256:	f7ff ffe3 	bl	8000220 <HAL_InitTick>
  HAL_MspInit();
 800025a:	f001 fca9 	bl	8001bb0 <HAL_MspInit>
}
 800025e:	2000      	movs	r0, #0
 8000260:	bd10      	pop	{r4, pc}
 8000262:	46c0      	nop			; (mov r8, r8)
 8000264:	40022000 	.word	0x40022000

08000268 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000268:	4a02      	ldr	r2, [pc, #8]	; (8000274 <HAL_IncTick+0xc>)
 800026a:	6813      	ldr	r3, [r2, #0]
 800026c:	3301      	adds	r3, #1
 800026e:	6013      	str	r3, [r2, #0]
}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			; (mov r8, r8)
 8000274:	20000024 	.word	0x20000024

08000278 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000278:	4b01      	ldr	r3, [pc, #4]	; (8000280 <HAL_GetTick+0x8>)
 800027a:	6818      	ldr	r0, [r3, #0]
}
 800027c:	4770      	bx	lr
 800027e:	46c0      	nop			; (mov r8, r8)
 8000280:	20000024 	.word	0x20000024

08000284 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000284:	b513      	push	{r0, r1, r4, lr}
 8000286:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 8000288:	f7ff fff6 	bl	8000278 <HAL_GetTick>
 800028c:	0004      	movs	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 800028e:	f7ff fff3 	bl	8000278 <HAL_GetTick>
 8000292:	9b01      	ldr	r3, [sp, #4]
 8000294:	1b00      	subs	r0, r0, r4
 8000296:	4298      	cmp	r0, r3
 8000298:	d3f9      	bcc.n	800028e <HAL_Delay+0xa>
  {
  }
}
 800029a:	bd13      	pop	{r0, r1, r4, pc}

0800029c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800029c:	b570      	push	{r4, r5, r6, lr}
 800029e:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80002a0:	2800      	cmp	r0, #0
 80002a2:	da14      	bge.n	80002ce <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002a4:	230f      	movs	r3, #15
 80002a6:	b2c0      	uxtb	r0, r0
 80002a8:	4003      	ands	r3, r0
 80002aa:	3b08      	subs	r3, #8
 80002ac:	4a11      	ldr	r2, [pc, #68]	; (80002f4 <HAL_NVIC_SetPriority+0x58>)
 80002ae:	089b      	lsrs	r3, r3, #2
 80002b0:	009b      	lsls	r3, r3, #2
 80002b2:	189b      	adds	r3, r3, r2
 80002b4:	2203      	movs	r2, #3
 80002b6:	4010      	ands	r0, r2
 80002b8:	4090      	lsls	r0, r2
 80002ba:	32fc      	adds	r2, #252	; 0xfc
 80002bc:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002be:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c0:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002c2:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002c4:	69dc      	ldr	r4, [r3, #28]
 80002c6:	43ac      	bics	r4, r5
 80002c8:	4321      	orrs	r1, r4
 80002ca:	61d9      	str	r1, [r3, #28]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80002cc:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002ce:	2503      	movs	r5, #3
 80002d0:	0883      	lsrs	r3, r0, #2
 80002d2:	4028      	ands	r0, r5
 80002d4:	40a8      	lsls	r0, r5
 80002d6:	35fc      	adds	r5, #252	; 0xfc
 80002d8:	002e      	movs	r6, r5
 80002da:	4a07      	ldr	r2, [pc, #28]	; (80002f8 <HAL_NVIC_SetPriority+0x5c>)
 80002dc:	009b      	lsls	r3, r3, #2
 80002de:	189b      	adds	r3, r3, r2
 80002e0:	22c0      	movs	r2, #192	; 0xc0
 80002e2:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002e4:	4029      	ands	r1, r5
 80002e6:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002e8:	0092      	lsls	r2, r2, #2
 80002ea:	589c      	ldr	r4, [r3, r2]
 80002ec:	43b4      	bics	r4, r6
 80002ee:	4321      	orrs	r1, r4
 80002f0:	5099      	str	r1, [r3, r2]
 80002f2:	e7eb      	b.n	80002cc <HAL_NVIC_SetPriority+0x30>
 80002f4:	e000ed00 	.word	0xe000ed00
 80002f8:	e000e100 	.word	0xe000e100

080002fc <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002fc:	231f      	movs	r3, #31
 80002fe:	4018      	ands	r0, r3
 8000300:	3b1e      	subs	r3, #30
 8000302:	4083      	lsls	r3, r0
 8000304:	4a01      	ldr	r2, [pc, #4]	; (800030c <HAL_NVIC_EnableIRQ+0x10>)
 8000306:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000308:	4770      	bx	lr
 800030a:	46c0      	nop			; (mov r8, r8)
 800030c:	e000e100 	.word	0xe000e100

08000310 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000310:	4a09      	ldr	r2, [pc, #36]	; (8000338 <HAL_SYSTICK_Config+0x28>)
 8000312:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000314:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000316:	4293      	cmp	r3, r2
 8000318:	d80d      	bhi.n	8000336 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800031a:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800031c:	4a07      	ldr	r2, [pc, #28]	; (800033c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800031e:	4808      	ldr	r0, [pc, #32]	; (8000340 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000320:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000322:	6a03      	ldr	r3, [r0, #32]
 8000324:	0609      	lsls	r1, r1, #24
 8000326:	021b      	lsls	r3, r3, #8
 8000328:	0a1b      	lsrs	r3, r3, #8
 800032a:	430b      	orrs	r3, r1
 800032c:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800032e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000330:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000332:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000334:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000336:	4770      	bx	lr
 8000338:	00ffffff 	.word	0x00ffffff
 800033c:	e000e010 	.word	0xe000e010
 8000340:	e000ed00 	.word	0xe000ed00

08000344 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000344:	4b05      	ldr	r3, [pc, #20]	; (800035c <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000346:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000348:	2804      	cmp	r0, #4
 800034a:	d102      	bne.n	8000352 <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800034c:	4310      	orrs	r0, r2
 800034e:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000350:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000352:	2104      	movs	r1, #4
 8000354:	438a      	bics	r2, r1
 8000356:	601a      	str	r2, [r3, #0]
}
 8000358:	e7fa      	b.n	8000350 <HAL_SYSTICK_CLKSourceConfig+0xc>
 800035a:	46c0      	nop			; (mov r8, r8)
 800035c:	e000e010 	.word	0xe000e010

08000360 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000360:	4770      	bx	lr

08000362 <HAL_SYSTICK_IRQHandler>:
{
 8000362:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8000364:	f7ff fffc 	bl	8000360 <HAL_SYSTICK_Callback>
}
 8000368:	bd10      	pop	{r4, pc}
	...

0800036c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800036c:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800036e:	4a53      	ldr	r2, [pc, #332]	; (80004bc <HAL_GPIO_Init+0x150>)
  while (((GPIO_Init->Pin) >> position) != 0)
 8000370:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000372:	1882      	adds	r2, r0, r2
 8000374:	1e54      	subs	r4, r2, #1
 8000376:	41a2      	sbcs	r2, r4
{
 8000378:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0)
 800037a:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00U;
 800037c:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800037e:	3205      	adds	r2, #5
 8000380:	9203      	str	r2, [sp, #12]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000382:	9a01      	ldr	r2, [sp, #4]
 8000384:	40da      	lsrs	r2, r3
 8000386:	d101      	bne.n	800038c <HAL_GPIO_Init+0x20>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8000388:	b005      	add	sp, #20
 800038a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800038c:	2501      	movs	r5, #1
 800038e:	409d      	lsls	r5, r3
 8000390:	9a01      	ldr	r2, [sp, #4]
 8000392:	402a      	ands	r2, r5
 8000394:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8000396:	d100      	bne.n	800039a <HAL_GPIO_Init+0x2e>
 8000398:	e08d      	b.n	80004b6 <HAL_GPIO_Init+0x14a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 800039a:	684a      	ldr	r2, [r1, #4]
 800039c:	4694      	mov	ip, r2
 800039e:	2210      	movs	r2, #16
 80003a0:	4664      	mov	r4, ip
 80003a2:	4394      	bics	r4, r2
 80003a4:	0022      	movs	r2, r4
 80003a6:	3c01      	subs	r4, #1
 80003a8:	2a02      	cmp	r2, #2
 80003aa:	d11f      	bne.n	80003ec <HAL_GPIO_Init+0x80>
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80003ac:	2407      	movs	r4, #7
 80003ae:	270f      	movs	r7, #15
 80003b0:	401c      	ands	r4, r3
 80003b2:	00a4      	lsls	r4, r4, #2
 80003b4:	40a7      	lsls	r7, r4
        temp = GPIOx->AFR[position >> 3U];
 80003b6:	08da      	lsrs	r2, r3, #3
 80003b8:	0092      	lsls	r2, r2, #2
 80003ba:	1882      	adds	r2, r0, r2
 80003bc:	6a16      	ldr	r6, [r2, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80003be:	43be      	bics	r6, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 80003c0:	690f      	ldr	r7, [r1, #16]
 80003c2:	40a7      	lsls	r7, r4
 80003c4:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3U] = temp;
 80003c6:	6216      	str	r6, [r2, #32]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80003c8:	2403      	movs	r4, #3
 80003ca:	005e      	lsls	r6, r3, #1
 80003cc:	40b4      	lsls	r4, r6
        temp = GPIOx->OSPEEDR;
 80003ce:	6882      	ldr	r2, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80003d0:	43a2      	bics	r2, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80003d2:	68cc      	ldr	r4, [r1, #12]
 80003d4:	40b4      	lsls	r4, r6
 80003d6:	4322      	orrs	r2, r4
        GPIOx->OSPEEDR = temp;
 80003d8:	6082      	str	r2, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003da:	4662      	mov	r2, ip
 80003dc:	06d2      	lsls	r2, r2, #27
 80003de:	0fd2      	lsrs	r2, r2, #31
 80003e0:	409a      	lsls	r2, r3
        temp= GPIOx->OTYPER;
 80003e2:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80003e4:	43ac      	bics	r4, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003e6:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80003e8:	6042      	str	r2, [r0, #4]
 80003ea:	e001      	b.n	80003f0 <HAL_GPIO_Init+0x84>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003ec:	2c01      	cmp	r4, #1
 80003ee:	d9eb      	bls.n	80003c8 <HAL_GPIO_Init+0x5c>
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80003f0:	2603      	movs	r6, #3
 80003f2:	0034      	movs	r4, r6
 80003f4:	005d      	lsls	r5, r3, #1
 80003f6:	40ac      	lsls	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003f8:	4662      	mov	r2, ip
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80003fa:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003fc:	4032      	ands	r2, r6
 80003fe:	40aa      	lsls	r2, r5
      temp = GPIOx->MODER;
 8000400:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000402:	4027      	ands	r7, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000404:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;
 8000406:	6002      	str	r2, [r0, #0]
      temp = GPIOx->PUPDR;
 8000408:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800040a:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 800040c:	688a      	ldr	r2, [r1, #8]
 800040e:	40aa      	lsls	r2, r5
 8000410:	4314      	orrs	r4, r2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000412:	4662      	mov	r2, ip
      GPIOx->PUPDR = temp;
 8000414:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000416:	00d2      	lsls	r2, r2, #3
 8000418:	d54d      	bpl.n	80004b6 <HAL_GPIO_Init+0x14a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800041a:	2501      	movs	r5, #1
 800041c:	4c28      	ldr	r4, [pc, #160]	; (80004c0 <HAL_GPIO_Init+0x154>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800041e:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000420:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000422:	432a      	orrs	r2, r5
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000424:	001d      	movs	r5, r3
 8000426:	4035      	ands	r5, r6
 8000428:	00ad      	lsls	r5, r5, #2
 800042a:	40af      	lsls	r7, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800042c:	6362      	str	r2, [r4, #52]	; 0x34
 800042e:	4a25      	ldr	r2, [pc, #148]	; (80004c4 <HAL_GPIO_Init+0x158>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8000430:	089c      	lsrs	r4, r3, #2
 8000432:	00a4      	lsls	r4, r4, #2
 8000434:	18a4      	adds	r4, r4, r2
 8000436:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8000438:	43ba      	bics	r2, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800043a:	27a0      	movs	r7, #160	; 0xa0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800043c:	9202      	str	r2, [sp, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800043e:	05ff      	lsls	r7, r7, #23
 8000440:	2200      	movs	r2, #0
 8000442:	42b8      	cmp	r0, r7
 8000444:	d00c      	beq.n	8000460 <HAL_GPIO_Init+0xf4>
 8000446:	4f20      	ldr	r7, [pc, #128]	; (80004c8 <HAL_GPIO_Init+0x15c>)
 8000448:	3201      	adds	r2, #1
 800044a:	42b8      	cmp	r0, r7
 800044c:	d008      	beq.n	8000460 <HAL_GPIO_Init+0xf4>
 800044e:	4f1f      	ldr	r7, [pc, #124]	; (80004cc <HAL_GPIO_Init+0x160>)
 8000450:	3201      	adds	r2, #1
 8000452:	42b8      	cmp	r0, r7
 8000454:	d004      	beq.n	8000460 <HAL_GPIO_Init+0xf4>
 8000456:	4f1e      	ldr	r7, [pc, #120]	; (80004d0 <HAL_GPIO_Init+0x164>)
 8000458:	0032      	movs	r2, r6
 800045a:	42b8      	cmp	r0, r7
 800045c:	d000      	beq.n	8000460 <HAL_GPIO_Init+0xf4>
 800045e:	9a03      	ldr	r2, [sp, #12]
 8000460:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000462:	4667      	mov	r7, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000464:	9d02      	ldr	r5, [sp, #8]
 8000466:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000468:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 800046a:	4a1a      	ldr	r2, [pc, #104]	; (80004d4 <HAL_GPIO_Init+0x168>)
        temp &= ~((uint32_t)iocurrent);
 800046c:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->IMR;
 800046e:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 8000470:	9d00      	ldr	r5, [sp, #0]
        temp &= ~((uint32_t)iocurrent);
 8000472:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8000474:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000476:	03ff      	lsls	r7, r7, #15
 8000478:	d401      	bmi.n	800047e <HAL_GPIO_Init+0x112>
        temp &= ~((uint32_t)iocurrent);
 800047a:	0035      	movs	r5, r6
 800047c:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800047e:	4667      	mov	r7, ip
        EXTI->IMR = temp;
 8000480:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000482:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8000484:	9d00      	ldr	r5, [sp, #0]
 8000486:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000488:	03bf      	lsls	r7, r7, #14
 800048a:	d401      	bmi.n	8000490 <HAL_GPIO_Init+0x124>
        temp &= ~((uint32_t)iocurrent);
 800048c:	0035      	movs	r5, r6
 800048e:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000490:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8000492:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000494:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8000496:	9d00      	ldr	r5, [sp, #0]
 8000498:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800049a:	02ff      	lsls	r7, r7, #11
 800049c:	d401      	bmi.n	80004a2 <HAL_GPIO_Init+0x136>
        temp &= ~((uint32_t)iocurrent);
 800049e:	0035      	movs	r5, r6
 80004a0:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004a2:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 80004a4:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80004a6:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 80004a8:	9e00      	ldr	r6, [sp, #0]
 80004aa:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004ac:	02bf      	lsls	r7, r7, #10
 80004ae:	d401      	bmi.n	80004b4 <HAL_GPIO_Init+0x148>
        temp &= ~((uint32_t)iocurrent);
 80004b0:	4025      	ands	r5, r4
 80004b2:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 80004b4:	60d6      	str	r6, [r2, #12]
    position++;
 80004b6:	3301      	adds	r3, #1
 80004b8:	e763      	b.n	8000382 <HAL_GPIO_Init+0x16>
 80004ba:	46c0      	nop			; (mov r8, r8)
 80004bc:	afffe400 	.word	0xafffe400
 80004c0:	40021000 	.word	0x40021000
 80004c4:	40010000 	.word	0x40010000
 80004c8:	50000400 	.word	0x50000400
 80004cc:	50000800 	.word	0x50000800
 80004d0:	50000c00 	.word	0x50000c00
 80004d4:	40010400 	.word	0x40010400

080004d8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80004d8:	2a00      	cmp	r2, #0
 80004da:	d001      	beq.n	80004e0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 80004dc:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80004de:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 80004e0:	6281      	str	r1, [r0, #40]	; 0x28
}
 80004e2:	e7fc      	b.n	80004de <HAL_GPIO_WritePin+0x6>

080004e4 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80004e4:	6943      	ldr	r3, [r0, #20]
 80004e6:	4059      	eors	r1, r3
 80004e8:	6141      	str	r1, [r0, #20]
}
 80004ea:	4770      	bx	lr

080004ec <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80004ec:	6803      	ldr	r3, [r0, #0]
 80004ee:	699a      	ldr	r2, [r3, #24]
 80004f0:	0792      	lsls	r2, r2, #30
 80004f2:	d501      	bpl.n	80004f8 <I2C_Flush_TXDR+0xc>
  {
     hi2c->Instance->TXDR = 0x00U;
 80004f4:	2200      	movs	r2, #0
 80004f6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80004f8:	2201      	movs	r2, #1
 80004fa:	6999      	ldr	r1, [r3, #24]
 80004fc:	4211      	tst	r1, r2
 80004fe:	d102      	bne.n	8000506 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000500:	6999      	ldr	r1, [r3, #24]
 8000502:	430a      	orrs	r2, r1
 8000504:	619a      	str	r2, [r3, #24]
  }
}
 8000506:	4770      	bx	lr

08000508 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8000508:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 800050a:	6804      	ldr	r4, [r0, #0]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 800050c:	4806      	ldr	r0, [pc, #24]	; (8000528 <I2C_TransferConfig+0x20>)
  tmpreg = hi2c->Instance->CR2;
 800050e:	6865      	ldr	r5, [r4, #4]

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 8000510:	0589      	lsls	r1, r1, #22
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8000512:	4028      	ands	r0, r5
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 8000514:	9d03      	ldr	r5, [sp, #12]
 8000516:	0d89      	lsrs	r1, r1, #22
 8000518:	432b      	orrs	r3, r5
 800051a:	4319      	orrs	r1, r3
 800051c:	0412      	lsls	r2, r2, #16
 800051e:	430a      	orrs	r2, r1
 8000520:	4302      	orrs	r2, r0
            (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 8000522:	6062      	str	r2, [r4, #4]
}
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	46c0      	nop			; (mov r8, r8)
 8000528:	fc009800 	.word	0xfc009800

0800052c <I2C_WaitOnFlagUntilTimeout>:
{
 800052c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800052e:	0004      	movs	r4, r0
 8000530:	000e      	movs	r6, r1
 8000532:	0017      	movs	r7, r2
 8000534:	001d      	movs	r5, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000536:	6822      	ldr	r2, [r4, #0]
 8000538:	6993      	ldr	r3, [r2, #24]
 800053a:	4033      	ands	r3, r6
 800053c:	1b9b      	subs	r3, r3, r6
 800053e:	4259      	negs	r1, r3
 8000540:	414b      	adcs	r3, r1
 8000542:	42bb      	cmp	r3, r7
 8000544:	d001      	beq.n	800054a <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8000546:	2000      	movs	r0, #0
 8000548:	e00e      	b.n	8000568 <I2C_WaitOnFlagUntilTimeout+0x3c>
    if(Timeout != HAL_MAX_DELAY)
 800054a:	1c6b      	adds	r3, r5, #1
 800054c:	d0f4      	beq.n	8000538 <I2C_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800054e:	2d00      	cmp	r5, #0
 8000550:	d10b      	bne.n	800056a <I2C_WaitOnFlagUntilTimeout+0x3e>
        hi2c->State= HAL_I2C_STATE_READY;
 8000552:	0023      	movs	r3, r4
 8000554:	2220      	movs	r2, #32
 8000556:	3341      	adds	r3, #65	; 0x41
 8000558:	701a      	strb	r2, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800055a:	0022      	movs	r2, r4
 800055c:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 800055e:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000560:	3242      	adds	r2, #66	; 0x42
        __HAL_UNLOCK(hi2c);
 8000562:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000564:	7013      	strb	r3, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8000566:	7023      	strb	r3, [r4, #0]
}
 8000568:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800056a:	f7ff fe85 	bl	8000278 <HAL_GetTick>
 800056e:	9b06      	ldr	r3, [sp, #24]
 8000570:	1ac0      	subs	r0, r0, r3
 8000572:	4285      	cmp	r5, r0
 8000574:	d2df      	bcs.n	8000536 <I2C_WaitOnFlagUntilTimeout+0xa>
 8000576:	e7ec      	b.n	8000552 <I2C_WaitOnFlagUntilTimeout+0x26>

08000578 <I2C_IsAcknowledgeFailed>:
{
 8000578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800057a:	6803      	ldr	r3, [r0, #0]
{
 800057c:	0004      	movs	r4, r0
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800057e:	6998      	ldr	r0, [r3, #24]
 8000580:	2310      	movs	r3, #16
{
 8000582:	000e      	movs	r6, r1
 8000584:	0017      	movs	r7, r2
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000586:	4018      	ands	r0, r3
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000588:	2520      	movs	r5, #32
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800058a:	2800      	cmp	r0, #0
 800058c:	d115      	bne.n	80005ba <I2C_IsAcknowledgeFailed+0x42>
}
 800058e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(Timeout != HAL_MAX_DELAY)
 8000590:	1c72      	adds	r2, r6, #1
 8000592:	d013      	beq.n	80005bc <I2C_IsAcknowledgeFailed+0x44>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8000594:	2e00      	cmp	r6, #0
 8000596:	d10b      	bne.n	80005b0 <I2C_IsAcknowledgeFailed+0x38>
          hi2c->State= HAL_I2C_STATE_READY;
 8000598:	0023      	movs	r3, r4
 800059a:	2220      	movs	r2, #32
 800059c:	3341      	adds	r3, #65	; 0x41
 800059e:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80005a0:	0022      	movs	r2, r4
 80005a2:	2300      	movs	r3, #0
 80005a4:	3242      	adds	r2, #66	; 0x42
          __HAL_UNLOCK(hi2c);
 80005a6:	3440      	adds	r4, #64	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80005a8:	7013      	strb	r3, [r2, #0]
          return HAL_TIMEOUT;
 80005aa:	2003      	movs	r0, #3
          __HAL_UNLOCK(hi2c);
 80005ac:	7023      	strb	r3, [r4, #0]
 80005ae:	e7ee      	b.n	800058e <I2C_IsAcknowledgeFailed+0x16>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80005b0:	f7ff fe62 	bl	8000278 <HAL_GetTick>
 80005b4:	1bc0      	subs	r0, r0, r7
 80005b6:	4286      	cmp	r6, r0
 80005b8:	d3ee      	bcc.n	8000598 <I2C_IsAcknowledgeFailed+0x20>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80005ba:	6823      	ldr	r3, [r4, #0]
 80005bc:	699a      	ldr	r2, [r3, #24]
 80005be:	422a      	tst	r2, r5
 80005c0:	d0e6      	beq.n	8000590 <I2C_IsAcknowledgeFailed+0x18>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80005c2:	2210      	movs	r2, #16
    I2C_Flush_TXDR(hi2c);
 80005c4:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80005c6:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80005c8:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80005ca:	f7ff ff8f 	bl	80004ec <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80005ce:	6822      	ldr	r2, [r4, #0]
 80005d0:	4908      	ldr	r1, [pc, #32]	; (80005f4 <I2C_IsAcknowledgeFailed+0x7c>)
 80005d2:	6853      	ldr	r3, [r2, #4]
    return HAL_ERROR;
 80005d4:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 80005d6:	400b      	ands	r3, r1
 80005d8:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80005da:	2304      	movs	r3, #4
 80005dc:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State= HAL_I2C_STATE_READY;
 80005de:	0023      	movs	r3, r4
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80005e0:	0022      	movs	r2, r4
    hi2c->State= HAL_I2C_STATE_READY;
 80005e2:	3341      	adds	r3, #65	; 0x41
 80005e4:	701d      	strb	r5, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80005e6:	2300      	movs	r3, #0
 80005e8:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 80005ea:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80005ec:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80005ee:	7023      	strb	r3, [r4, #0]
 80005f0:	e7cd      	b.n	800058e <I2C_IsAcknowledgeFailed+0x16>
 80005f2:	46c0      	nop			; (mov r8, r8)
 80005f4:	fe00e800 	.word	0xfe00e800

080005f8 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 80005f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005fa:	0004      	movs	r4, r0
 80005fc:	000d      	movs	r5, r1
 80005fe:	0016      	movs	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000600:	2702      	movs	r7, #2
 8000602:	6823      	ldr	r3, [r4, #0]
 8000604:	699b      	ldr	r3, [r3, #24]
 8000606:	423b      	tst	r3, r7
 8000608:	d001      	beq.n	800060e <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 800060a:	2000      	movs	r0, #0
 800060c:	e018      	b.n	8000640 <I2C_WaitOnTXISFlagUntilTimeout+0x48>
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800060e:	0032      	movs	r2, r6
 8000610:	0029      	movs	r1, r5
 8000612:	0020      	movs	r0, r4
 8000614:	f7ff ffb0 	bl	8000578 <I2C_IsAcknowledgeFailed>
 8000618:	2800      	cmp	r0, #0
 800061a:	d118      	bne.n	800064e <I2C_WaitOnTXISFlagUntilTimeout+0x56>
    if(Timeout != HAL_MAX_DELAY)
 800061c:	1c6b      	adds	r3, r5, #1
 800061e:	d0f0      	beq.n	8000602 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8000620:	2d00      	cmp	r5, #0
 8000622:	d10e      	bne.n	8000642 <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000624:	2220      	movs	r2, #32
 8000626:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8000628:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800062a:	4313      	orrs	r3, r2
 800062c:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 800062e:	0023      	movs	r3, r4
 8000630:	3341      	adds	r3, #65	; 0x41
 8000632:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000634:	0022      	movs	r2, r4
 8000636:	2300      	movs	r3, #0
 8000638:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 800063a:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800063c:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 800063e:	7023      	strb	r3, [r4, #0]
}
 8000640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8000642:	f7ff fe19 	bl	8000278 <HAL_GetTick>
 8000646:	1b80      	subs	r0, r0, r6
 8000648:	4285      	cmp	r5, r0
 800064a:	d2da      	bcs.n	8000602 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
 800064c:	e7ea      	b.n	8000624 <I2C_WaitOnTXISFlagUntilTimeout+0x2c>
      return HAL_ERROR;
 800064e:	2001      	movs	r0, #1
 8000650:	e7f6      	b.n	8000640 <I2C_WaitOnTXISFlagUntilTimeout+0x48>
	...

08000654 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8000654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000656:	0004      	movs	r4, r0
 8000658:	000d      	movs	r5, r1
 800065a:	0017      	movs	r7, r2
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800065c:	2620      	movs	r6, #32
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800065e:	2204      	movs	r2, #4
 8000660:	6823      	ldr	r3, [r4, #0]
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	4213      	tst	r3, r2
 8000666:	d001      	beq.n	800066c <I2C_WaitOnRXNEFlagUntilTimeout+0x18>
  return HAL_OK;
 8000668:	2000      	movs	r0, #0
 800066a:	e025      	b.n	80006b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x64>
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800066c:	003a      	movs	r2, r7
 800066e:	0029      	movs	r1, r5
 8000670:	0020      	movs	r0, r4
 8000672:	f7ff ff81 	bl	8000578 <I2C_IsAcknowledgeFailed>
 8000676:	2800      	cmp	r0, #0
 8000678:	d10f      	bne.n	800069a <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800067a:	6823      	ldr	r3, [r4, #0]
 800067c:	699a      	ldr	r2, [r3, #24]
 800067e:	4232      	tst	r2, r6
 8000680:	d00d      	beq.n	800069e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000682:	61de      	str	r6, [r3, #28]
      I2C_RESET_CR2(hi2c);
 8000684:	685a      	ldr	r2, [r3, #4]
 8000686:	4910      	ldr	r1, [pc, #64]	; (80006c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x74>)
 8000688:	400a      	ands	r2, r1
 800068a:	605a      	str	r2, [r3, #4]
      hi2c->State= HAL_I2C_STATE_READY;
 800068c:	0023      	movs	r3, r4
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800068e:	6460      	str	r0, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8000690:	3341      	adds	r3, #65	; 0x41
      __HAL_UNLOCK(hi2c);
 8000692:	3440      	adds	r4, #64	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8000694:	701e      	strb	r6, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000696:	7058      	strb	r0, [r3, #1]
      __HAL_UNLOCK(hi2c);
 8000698:	7020      	strb	r0, [r4, #0]
      return HAL_ERROR;
 800069a:	2001      	movs	r0, #1
 800069c:	e00c      	b.n	80006b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x64>
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 800069e:	2d00      	cmp	r5, #0
 80006a0:	d10b      	bne.n	80006ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80006a2:	2220      	movs	r2, #32
 80006a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80006a6:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80006a8:	4313      	orrs	r3, r2
 80006aa:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 80006ac:	0023      	movs	r3, r4
 80006ae:	3341      	adds	r3, #65	; 0x41
 80006b0:	701a      	strb	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);
 80006b2:	2300      	movs	r3, #0
 80006b4:	3440      	adds	r4, #64	; 0x40
 80006b6:	7023      	strb	r3, [r4, #0]
}
 80006b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80006ba:	f7ff fddd 	bl	8000278 <HAL_GetTick>
 80006be:	1bc0      	subs	r0, r0, r7
 80006c0:	4285      	cmp	r5, r0
 80006c2:	d2cc      	bcs.n	800065e <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
 80006c4:	e7ed      	b.n	80006a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	fe00e800 	.word	0xfe00e800

080006cc <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80006cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006ce:	0004      	movs	r4, r0
 80006d0:	000d      	movs	r5, r1
 80006d2:	0016      	movs	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80006d4:	2720      	movs	r7, #32
 80006d6:	6823      	ldr	r3, [r4, #0]
 80006d8:	699b      	ldr	r3, [r3, #24]
 80006da:	423b      	tst	r3, r7
 80006dc:	d001      	beq.n	80006e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 80006de:	2000      	movs	r0, #0
 80006e0:	e016      	b.n	8000710 <I2C_WaitOnSTOPFlagUntilTimeout+0x44>
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80006e2:	0032      	movs	r2, r6
 80006e4:	0029      	movs	r1, r5
 80006e6:	0020      	movs	r0, r4
 80006e8:	f7ff ff46 	bl	8000578 <I2C_IsAcknowledgeFailed>
 80006ec:	2800      	cmp	r0, #0
 80006ee:	d116      	bne.n	800071e <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80006f0:	2d00      	cmp	r5, #0
 80006f2:	d10e      	bne.n	8000712 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80006f4:	2220      	movs	r2, #32
 80006f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80006f8:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80006fa:	4313      	orrs	r3, r2
 80006fc:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 80006fe:	0023      	movs	r3, r4
 8000700:	3341      	adds	r3, #65	; 0x41
 8000702:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000704:	0022      	movs	r2, r4
 8000706:	2300      	movs	r3, #0
 8000708:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 800070a:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800070c:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 800070e:	7023      	strb	r3, [r4, #0]
}
 8000710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8000712:	f7ff fdb1 	bl	8000278 <HAL_GetTick>
 8000716:	1b80      	subs	r0, r0, r6
 8000718:	4285      	cmp	r5, r0
 800071a:	d2dc      	bcs.n	80006d6 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 800071c:	e7ea      	b.n	80006f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
      return HAL_ERROR;
 800071e:	2001      	movs	r0, #1
 8000720:	e7f6      	b.n	8000710 <I2C_WaitOnSTOPFlagUntilTimeout+0x44>
	...

08000724 <HAL_I2C_Init>:
{
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000728:	2001      	movs	r0, #1
  if(hi2c == NULL)
 800072a:	2c00      	cmp	r4, #0
 800072c:	d03f      	beq.n	80007ae <HAL_I2C_Init+0x8a>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 800072e:	0025      	movs	r5, r4
 8000730:	3541      	adds	r5, #65	; 0x41
 8000732:	782b      	ldrb	r3, [r5, #0]
 8000734:	b2db      	uxtb	r3, r3
 8000736:	2b00      	cmp	r3, #0
 8000738:	d105      	bne.n	8000746 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 800073a:	0022      	movs	r2, r4
 800073c:	3240      	adds	r2, #64	; 0x40
 800073e:	7013      	strb	r3, [r2, #0]
    HAL_I2C_MspInit(hi2c);
 8000740:	0020      	movs	r0, r4
 8000742:	f001 fa55 	bl	8001bf0 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000746:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8000748:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800074a:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 800074c:	6823      	ldr	r3, [r4, #0]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800074e:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8000750:	681a      	ldr	r2, [r3, #0]
 8000752:	68a6      	ldr	r6, [r4, #8]
 8000754:	438a      	bics	r2, r1
 8000756:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000758:	6861      	ldr	r1, [r4, #4]
 800075a:	4a1a      	ldr	r2, [pc, #104]	; (80007c4 <HAL_I2C_Init+0xa0>)
 800075c:	400a      	ands	r2, r1
 800075e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000760:	6899      	ldr	r1, [r3, #8]
 8000762:	4a19      	ldr	r2, [pc, #100]	; (80007c8 <HAL_I2C_Init+0xa4>)
 8000764:	4011      	ands	r1, r2
 8000766:	6099      	str	r1, [r3, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000768:	2801      	cmp	r0, #1
 800076a:	d121      	bne.n	80007b0 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800076c:	2180      	movs	r1, #128	; 0x80
 800076e:	0209      	lsls	r1, r1, #8
 8000770:	4331      	orrs	r1, r6
 8000772:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000774:	6858      	ldr	r0, [r3, #4]
 8000776:	4915      	ldr	r1, [pc, #84]	; (80007cc <HAL_I2C_Init+0xa8>)
 8000778:	4301      	orrs	r1, r0
 800077a:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800077c:	68d9      	ldr	r1, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800077e:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000780:	400a      	ands	r2, r1
 8000782:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000784:	6961      	ldr	r1, [r4, #20]
 8000786:	6922      	ldr	r2, [r4, #16]
 8000788:	430a      	orrs	r2, r1
 800078a:	69a1      	ldr	r1, [r4, #24]
 800078c:	0209      	lsls	r1, r1, #8
 800078e:	430a      	orrs	r2, r1
 8000790:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000792:	6a21      	ldr	r1, [r4, #32]
 8000794:	69e2      	ldr	r2, [r4, #28]
 8000796:	430a      	orrs	r2, r1
 8000798:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800079a:	2201      	movs	r2, #1
 800079c:	6819      	ldr	r1, [r3, #0]
 800079e:	430a      	orrs	r2, r1
 80007a0:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80007a2:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80007a4:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80007a6:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 80007a8:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80007aa:	3442      	adds	r4, #66	; 0x42
 80007ac:	7020      	strb	r0, [r4, #0]
}
 80007ae:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80007b0:	2184      	movs	r1, #132	; 0x84
 80007b2:	0209      	lsls	r1, r1, #8
 80007b4:	4331      	orrs	r1, r6
 80007b6:	6099      	str	r1, [r3, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80007b8:	2802      	cmp	r0, #2
 80007ba:	d1db      	bne.n	8000774 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80007bc:	2180      	movs	r1, #128	; 0x80
 80007be:	0109      	lsls	r1, r1, #4
 80007c0:	6059      	str	r1, [r3, #4]
 80007c2:	e7d7      	b.n	8000774 <HAL_I2C_Init+0x50>
 80007c4:	f0ffffff 	.word	0xf0ffffff
 80007c8:	ffff7fff 	.word	0xffff7fff
 80007cc:	02008000 	.word	0x02008000

080007d0 <HAL_I2C_Master_Transmit>:
{
 80007d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hi2c->State == HAL_I2C_STATE_READY)
 80007d2:	0005      	movs	r5, r0
{
 80007d4:	b087      	sub	sp, #28
 80007d6:	9103      	str	r1, [sp, #12]
 80007d8:	9204      	str	r2, [sp, #16]
 80007da:	9305      	str	r3, [sp, #20]
  if(hi2c->State == HAL_I2C_STATE_READY)
 80007dc:	3541      	adds	r5, #65	; 0x41
 80007de:	782b      	ldrb	r3, [r5, #0]
{
 80007e0:	0004      	movs	r4, r0
    return HAL_BUSY;
 80007e2:	2002      	movs	r0, #2
  if(hi2c->State == HAL_I2C_STATE_READY)
 80007e4:	2b20      	cmp	r3, #32
 80007e6:	d157      	bne.n	8000898 <HAL_I2C_Master_Transmit+0xc8>
    __HAL_LOCK(hi2c);
 80007e8:	0023      	movs	r3, r4
 80007ea:	3340      	adds	r3, #64	; 0x40
 80007ec:	781a      	ldrb	r2, [r3, #0]
 80007ee:	2a01      	cmp	r2, #1
 80007f0:	d052      	beq.n	8000898 <HAL_I2C_Master_Transmit+0xc8>
 80007f2:	2601      	movs	r6, #1
 80007f4:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 80007f6:	f7ff fd3f 	bl	8000278 <HAL_GetTick>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80007fa:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 80007fc:	0007      	movs	r7, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80007fe:	9000      	str	r0, [sp, #0]
 8000800:	2319      	movs	r3, #25
 8000802:	0032      	movs	r2, r6
 8000804:	0209      	lsls	r1, r1, #8
 8000806:	0020      	movs	r0, r4
 8000808:	f7ff fe90 	bl	800052c <I2C_WaitOnFlagUntilTimeout>
 800080c:	2800      	cmp	r0, #0
 800080e:	d142      	bne.n	8000896 <HAL_I2C_Master_Transmit+0xc6>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000810:	2321      	movs	r3, #33	; 0x21
 8000812:	702b      	strb	r3, [r5, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000814:	3b11      	subs	r3, #17
 8000816:	19ad      	adds	r5, r5, r6
 8000818:	702b      	strb	r3, [r5, #0]
    hi2c->pBuffPtr  = pData;
 800081a:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800081c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800081e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8000820:	466b      	mov	r3, sp
 8000822:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 8000824:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8000826:	8563      	strh	r3, [r4, #42]	; 0x2a
 8000828:	2380      	movs	r3, #128	; 0x80
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 800082a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800082c:	019b      	lsls	r3, r3, #6
 800082e:	2aff      	cmp	r2, #255	; 0xff
 8000830:	d921      	bls.n	8000876 <HAL_I2C_Master_Transmit+0xa6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000832:	22ff      	movs	r2, #255	; 0xff
 8000834:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000836:	9300      	str	r3, [sp, #0]
 8000838:	2380      	movs	r3, #128	; 0x80
 800083a:	045b      	lsls	r3, r3, #17
 800083c:	9903      	ldr	r1, [sp, #12]
 800083e:	0020      	movs	r0, r4
 8000840:	f7ff fe62 	bl	8000508 <I2C_TransferConfig>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000844:	26ff      	movs	r6, #255	; 0xff
    while(hi2c->XferCount > 0U)
 8000846:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000848:	003a      	movs	r2, r7
 800084a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800084c:	0020      	movs	r0, r4
    while(hi2c->XferCount > 0U)
 800084e:	2b00      	cmp	r3, #0
 8000850:	d119      	bne.n	8000886 <HAL_I2C_Master_Transmit+0xb6>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000852:	f7ff ff3b 	bl	80006cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8000856:	2800      	cmp	r0, #0
 8000858:	d119      	bne.n	800088e <HAL_I2C_Master_Transmit+0xbe>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800085a:	2120      	movs	r1, #32
 800085c:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 800085e:	4e27      	ldr	r6, [pc, #156]	; (80008fc <HAL_I2C_Master_Transmit+0x12c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000860:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000862:	685a      	ldr	r2, [r3, #4]
 8000864:	4032      	ands	r2, r6
 8000866:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000868:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 800086a:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800086c:	3341      	adds	r3, #65	; 0x41
 800086e:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000870:	7028      	strb	r0, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8000872:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8000874:	e010      	b.n	8000898 <HAL_I2C_Master_Transmit+0xc8>
      hi2c->XferSize = hi2c->XferCount;
 8000876:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000878:	b292      	uxth	r2, r2
 800087a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800087c:	9300      	str	r3, [sp, #0]
 800087e:	2380      	movs	r3, #128	; 0x80
 8000880:	b2d2      	uxtb	r2, r2
 8000882:	049b      	lsls	r3, r3, #18
 8000884:	e7da      	b.n	800083c <HAL_I2C_Master_Transmit+0x6c>
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000886:	f7ff feb7 	bl	80005f8 <I2C_WaitOnTXISFlagUntilTimeout>
 800088a:	2800      	cmp	r0, #0
 800088c:	d006      	beq.n	800089c <HAL_I2C_Master_Transmit+0xcc>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800088e:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 8000890:	2001      	movs	r0, #1
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000892:	2b04      	cmp	r3, #4
 8000894:	d000      	beq.n	8000898 <HAL_I2C_Master_Transmit+0xc8>
          return HAL_TIMEOUT;
 8000896:	2003      	movs	r0, #3
}
 8000898:	b007      	add	sp, #28
 800089a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 800089c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800089e:	6822      	ldr	r2, [r4, #0]
 80008a0:	1c59      	adds	r1, r3, #1
 80008a2:	6261      	str	r1, [r4, #36]	; 0x24
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80008a8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80008aa:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80008ac:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80008ae:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80008b0:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80008b2:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 80008b4:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80008b6:	8522      	strh	r2, [r4, #40]	; 0x28
      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 80008b8:	2a00      	cmp	r2, #0
 80008ba:	d1c4      	bne.n	8000846 <HAL_I2C_Master_Transmit+0x76>
 80008bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d0c1      	beq.n	8000846 <HAL_I2C_Master_Transmit+0x76>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80008c2:	9700      	str	r7, [sp, #0]
 80008c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80008c6:	2180      	movs	r1, #128	; 0x80
 80008c8:	0020      	movs	r0, r4
 80008ca:	f7ff fe2f 	bl	800052c <I2C_WaitOnFlagUntilTimeout>
 80008ce:	2800      	cmp	r0, #0
 80008d0:	d1e1      	bne.n	8000896 <HAL_I2C_Master_Transmit+0xc6>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80008d2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80008d4:	2bff      	cmp	r3, #255	; 0xff
 80008d6:	d909      	bls.n	80008ec <HAL_I2C_Master_Transmit+0x11c>
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80008d8:	2380      	movs	r3, #128	; 0x80
 80008da:	22ff      	movs	r2, #255	; 0xff
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80008dc:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80008de:	045b      	lsls	r3, r3, #17
 80008e0:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80008e2:	9903      	ldr	r1, [sp, #12]
 80008e4:	0020      	movs	r0, r4
 80008e6:	f7ff fe0f 	bl	8000508 <I2C_TransferConfig>
 80008ea:	e7ac      	b.n	8000846 <HAL_I2C_Master_Transmit+0x76>
 80008ec:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 80008ee:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80008f0:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 80008f2:	b292      	uxth	r2, r2
 80008f4:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80008f6:	b2d2      	uxtb	r2, r2
 80008f8:	9000      	str	r0, [sp, #0]
 80008fa:	e7f2      	b.n	80008e2 <HAL_I2C_Master_Transmit+0x112>
 80008fc:	fe00e800 	.word	0xfe00e800

08000900 <HAL_I2C_Master_Receive>:
{
 8000900:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000902:	0005      	movs	r5, r0
{
 8000904:	b087      	sub	sp, #28
 8000906:	9103      	str	r1, [sp, #12]
 8000908:	9204      	str	r2, [sp, #16]
 800090a:	9305      	str	r3, [sp, #20]
  if(hi2c->State == HAL_I2C_STATE_READY)
 800090c:	3541      	adds	r5, #65	; 0x41
 800090e:	782b      	ldrb	r3, [r5, #0]
{
 8000910:	0004      	movs	r4, r0
    return HAL_BUSY;
 8000912:	2002      	movs	r0, #2
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000914:	2b20      	cmp	r3, #32
 8000916:	d157      	bne.n	80009c8 <HAL_I2C_Master_Receive+0xc8>
    __HAL_LOCK(hi2c);
 8000918:	0023      	movs	r3, r4
 800091a:	3340      	adds	r3, #64	; 0x40
 800091c:	781a      	ldrb	r2, [r3, #0]
 800091e:	2a01      	cmp	r2, #1
 8000920:	d052      	beq.n	80009c8 <HAL_I2C_Master_Receive+0xc8>
 8000922:	2601      	movs	r6, #1
 8000924:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8000926:	f7ff fca7 	bl	8000278 <HAL_GetTick>
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800092a:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 800092c:	0007      	movs	r7, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800092e:	9000      	str	r0, [sp, #0]
 8000930:	2319      	movs	r3, #25
 8000932:	0032      	movs	r2, r6
 8000934:	0209      	lsls	r1, r1, #8
 8000936:	0020      	movs	r0, r4
 8000938:	f7ff fdf8 	bl	800052c <I2C_WaitOnFlagUntilTimeout>
 800093c:	2800      	cmp	r0, #0
 800093e:	d142      	bne.n	80009c6 <HAL_I2C_Master_Receive+0xc6>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8000940:	2322      	movs	r3, #34	; 0x22
 8000942:	702b      	strb	r3, [r5, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000944:	3b12      	subs	r3, #18
 8000946:	19ad      	adds	r5, r5, r6
 8000948:	702b      	strb	r3, [r5, #0]
    hi2c->pBuffPtr  = pData;
 800094a:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800094c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800094e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8000950:	466b      	mov	r3, sp
 8000952:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 8000954:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8000956:	8563      	strh	r3, [r4, #42]	; 0x2a
 8000958:	2390      	movs	r3, #144	; 0x90
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 800095a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800095c:	019b      	lsls	r3, r3, #6
 800095e:	2aff      	cmp	r2, #255	; 0xff
 8000960:	d921      	bls.n	80009a6 <HAL_I2C_Master_Receive+0xa6>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000962:	22ff      	movs	r2, #255	; 0xff
 8000964:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8000966:	9300      	str	r3, [sp, #0]
 8000968:	2380      	movs	r3, #128	; 0x80
 800096a:	045b      	lsls	r3, r3, #17
 800096c:	9903      	ldr	r1, [sp, #12]
 800096e:	0020      	movs	r0, r4
 8000970:	f7ff fdca 	bl	8000508 <I2C_TransferConfig>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000974:	26ff      	movs	r6, #255	; 0xff
    while(hi2c->XferCount > 0U)
 8000976:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000978:	003a      	movs	r2, r7
 800097a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800097c:	0020      	movs	r0, r4
    while(hi2c->XferCount > 0U)
 800097e:	2b00      	cmp	r3, #0
 8000980:	d119      	bne.n	80009b6 <HAL_I2C_Master_Receive+0xb6>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000982:	f7ff fea3 	bl	80006cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8000986:	2800      	cmp	r0, #0
 8000988:	d119      	bne.n	80009be <HAL_I2C_Master_Receive+0xbe>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800098a:	2120      	movs	r1, #32
 800098c:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 800098e:	4e27      	ldr	r6, [pc, #156]	; (8000a2c <HAL_I2C_Master_Receive+0x12c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000990:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000992:	685a      	ldr	r2, [r3, #4]
 8000994:	4032      	ands	r2, r6
 8000996:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000998:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 800099a:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 800099c:	3341      	adds	r3, #65	; 0x41
 800099e:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80009a0:	7028      	strb	r0, [r5, #0]
    __HAL_UNLOCK(hi2c);
 80009a2:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 80009a4:	e010      	b.n	80009c8 <HAL_I2C_Master_Receive+0xc8>
      hi2c->XferSize = hi2c->XferCount;
 80009a6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80009a8:	b292      	uxth	r2, r2
 80009aa:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80009ac:	9300      	str	r3, [sp, #0]
 80009ae:	2380      	movs	r3, #128	; 0x80
 80009b0:	b2d2      	uxtb	r2, r2
 80009b2:	049b      	lsls	r3, r3, #18
 80009b4:	e7da      	b.n	800096c <HAL_I2C_Master_Receive+0x6c>
      if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80009b6:	f7ff fe4d 	bl	8000654 <I2C_WaitOnRXNEFlagUntilTimeout>
 80009ba:	2800      	cmp	r0, #0
 80009bc:	d006      	beq.n	80009cc <HAL_I2C_Master_Receive+0xcc>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80009be:	6c63      	ldr	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 80009c0:	2001      	movs	r0, #1
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80009c2:	2b04      	cmp	r3, #4
 80009c4:	d000      	beq.n	80009c8 <HAL_I2C_Master_Receive+0xc8>
          return HAL_TIMEOUT;
 80009c6:	2003      	movs	r0, #3
}
 80009c8:	b007      	add	sp, #28
 80009ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80009cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80009ce:	1c5a      	adds	r2, r3, #1
 80009d0:	6262      	str	r2, [r4, #36]	; 0x24
 80009d2:	6822      	ldr	r2, [r4, #0]
 80009d4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80009d6:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 80009d8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80009da:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80009dc:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80009de:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80009e0:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 80009e2:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80009e4:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80009e6:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80009e8:	2a00      	cmp	r2, #0
 80009ea:	d1c4      	bne.n	8000976 <HAL_I2C_Master_Receive+0x76>
 80009ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d0c1      	beq.n	8000976 <HAL_I2C_Master_Receive+0x76>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80009f2:	9700      	str	r7, [sp, #0]
 80009f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80009f6:	2180      	movs	r1, #128	; 0x80
 80009f8:	0020      	movs	r0, r4
 80009fa:	f7ff fd97 	bl	800052c <I2C_WaitOnFlagUntilTimeout>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	d1e1      	bne.n	80009c6 <HAL_I2C_Master_Receive+0xc6>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8000a02:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000a04:	2bff      	cmp	r3, #255	; 0xff
 8000a06:	d909      	bls.n	8000a1c <HAL_I2C_Master_Receive+0x11c>
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000a08:	2380      	movs	r3, #128	; 0x80
 8000a0a:	22ff      	movs	r2, #255	; 0xff
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000a0c:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000a0e:	045b      	lsls	r3, r3, #17
 8000a10:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000a12:	9903      	ldr	r1, [sp, #12]
 8000a14:	0020      	movs	r0, r4
 8000a16:	f7ff fd77 	bl	8000508 <I2C_TransferConfig>
 8000a1a:	e7ac      	b.n	8000976 <HAL_I2C_Master_Receive+0x76>
 8000a1c:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 8000a1e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000a20:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8000a22:	b292      	uxth	r2, r2
 8000a24:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000a26:	b2d2      	uxtb	r2, r2
 8000a28:	9000      	str	r0, [sp, #0]
 8000a2a:	e7f2      	b.n	8000a12 <HAL_I2C_Master_Receive+0x112>
 8000a2c:	fe00e800 	.word	0xfe00e800

08000a30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000a30:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8000a32:	0004      	movs	r4, r0
 8000a34:	3441      	adds	r4, #65	; 0x41
 8000a36:	7822      	ldrb	r2, [r4, #0]
{
 8000a38:	0003      	movs	r3, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000a3a:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8000a3c:	2002      	movs	r0, #2
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000a3e:	2a20      	cmp	r2, #32
 8000a40:	d118      	bne.n	8000a74 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_LOCK(hi2c);
 8000a42:	001d      	movs	r5, r3
 8000a44:	3540      	adds	r5, #64	; 0x40
 8000a46:	782e      	ldrb	r6, [r5, #0]
 8000a48:	2e01      	cmp	r6, #1
 8000a4a:	d013      	beq.n	8000a74 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_I2C_DISABLE(hi2c);
 8000a4c:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8000a4e:	3022      	adds	r0, #34	; 0x22
 8000a50:	7020      	strb	r0, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8000a52:	681e      	ldr	r6, [r3, #0]
 8000a54:	3823      	subs	r0, #35	; 0x23
 8000a56:	4386      	bics	r6, r0
 8000a58:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000a5a:	681e      	ldr	r6, [r3, #0]
 8000a5c:	4f06      	ldr	r7, [pc, #24]	; (8000a78 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
 8000a5e:	403e      	ands	r6, r7
 8000a60:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8000a62:	681e      	ldr	r6, [r3, #0]
 8000a64:	4331      	orrs	r1, r6
 8000a66:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8000a68:	6819      	ldr	r1, [r3, #0]
 8000a6a:	4308      	orrs	r0, r1
 8000a6c:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8000a6e:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000a70:	7022      	strb	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8000a72:	7028      	strb	r0, [r5, #0]
  }
}
 8000a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	ffffefff 	.word	0xffffefff

08000a7c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000a7c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8000a7e:	0005      	movs	r5, r0
 8000a80:	3541      	adds	r5, #65	; 0x41
 8000a82:	782a      	ldrb	r2, [r5, #0]
{
 8000a84:	0003      	movs	r3, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000a86:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8000a88:	2002      	movs	r0, #2
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000a8a:	2a20      	cmp	r2, #32
 8000a8c:	d117      	bne.n	8000abe <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8000a8e:	001c      	movs	r4, r3
 8000a90:	3440      	adds	r4, #64	; 0x40
 8000a92:	7826      	ldrb	r6, [r4, #0]
 8000a94:	2e01      	cmp	r6, #1
 8000a96:	d012      	beq.n	8000abe <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_I2C_DISABLE(hi2c);
 8000a98:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8000a9a:	3022      	adds	r0, #34	; 0x22
 8000a9c:	7028      	strb	r0, [r5, #0]
    __HAL_I2C_DISABLE(hi2c);
 8000a9e:	681e      	ldr	r6, [r3, #0]
 8000aa0:	3823      	subs	r0, #35	; 0x23
 8000aa2:	4386      	bics	r6, r0
 8000aa4:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8000aa6:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8000aa8:	4f05      	ldr	r7, [pc, #20]	; (8000ac0 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    tmpreg |= DigitalFilter << 8U;
 8000aaa:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8000aac:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8000aae:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 8000ab0:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8000ab2:	6819      	ldr	r1, [r3, #0]
 8000ab4:	4308      	orrs	r0, r1
 8000ab6:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8000ab8:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000aba:	702a      	strb	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8000abc:	7020      	strb	r0, [r4, #0]
  }
}
 8000abe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ac0:	fffff0ff 	.word	0xfffff0ff

08000ac4 <RCC_SetFlashLatencyFromMSIRange>:
{
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8000ac4:	22f0      	movs	r2, #240	; 0xf0
 8000ac6:	4b17      	ldr	r3, [pc, #92]	; (8000b24 <RCC_SetFlashLatencyFromMSIRange+0x60>)
{
 8000ac8:	b530      	push	{r4, r5, lr}
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8000aca:	68d9      	ldr	r1, [r3, #12]
 8000acc:	4211      	tst	r1, r2
 8000ace:	d00b      	beq.n	8000ae8 <RCC_SetFlashLatencyFromMSIRange+0x24>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000ad0:	2300      	movs	r3, #0
    {
      latency = FLASH_LATENCY_1; /* 1WS */
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 8000ad2:	2101      	movs	r1, #1
 8000ad4:	4814      	ldr	r0, [pc, #80]	; (8000b28 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8000ad6:	6802      	ldr	r2, [r0, #0]
 8000ad8:	438a      	bics	r2, r1
 8000ada:	431a      	orrs	r2, r3
 8000adc:	6002      	str	r2, [r0, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8000ade:	6800      	ldr	r0, [r0, #0]
 8000ae0:	4008      	ands	r0, r1
 8000ae2:	4058      	eors	r0, r3
 8000ae4:	4008      	ands	r0, r1
  {
    return HAL_ERROR;
  }
  
  return HAL_OK;
}
 8000ae6:	bd30      	pop	{r4, r5, pc}
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000ae8:	2180      	movs	r1, #128	; 0x80
 8000aea:	22c0      	movs	r2, #192	; 0xc0
 8000aec:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8000aee:	0549      	lsls	r1, r1, #21
 8000af0:	4c0e      	ldr	r4, [pc, #56]	; (8000b2c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8000af2:	0152      	lsls	r2, r2, #5
 8000af4:	420d      	tst	r5, r1
 8000af6:	d00a      	beq.n	8000b0e <RCC_SetFlashLatencyFromMSIRange+0x4a>
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000af8:	6823      	ldr	r3, [r4, #0]
 8000afa:	401a      	ands	r2, r3
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8000afc:	23c0      	movs	r3, #192	; 0xc0
 8000afe:	015b      	lsls	r3, r3, #5
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d1e5      	bne.n	8000ad0 <RCC_SetFlashLatencyFromMSIRange+0xc>
 8000b04:	4b0a      	ldr	r3, [pc, #40]	; (8000b30 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8000b06:	18c0      	adds	r0, r0, r3
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000b08:	4243      	negs	r3, r0
 8000b0a:	4143      	adcs	r3, r0
 8000b0c:	e7e1      	b.n	8000ad2 <RCC_SetFlashLatencyFromMSIRange+0xe>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b0e:	6b9d      	ldr	r5, [r3, #56]	; 0x38
 8000b10:	4329      	orrs	r1, r5
 8000b12:	6399      	str	r1, [r3, #56]	; 0x38
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000b14:	6821      	ldr	r1, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b16:	4c07      	ldr	r4, [pc, #28]	; (8000b34 <RCC_SetFlashLatencyFromMSIRange+0x70>)
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8000b18:	400a      	ands	r2, r1
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b1a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000b1c:	4021      	ands	r1, r4
 8000b1e:	6399      	str	r1, [r3, #56]	; 0x38
 8000b20:	e7ec      	b.n	8000afc <RCC_SetFlashLatencyFromMSIRange+0x38>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	40021000 	.word	0x40021000
 8000b28:	40022000 	.word	0x40022000
 8000b2c:	40007000 	.word	0x40007000
 8000b30:	ffff4000 	.word	0xffff4000
 8000b34:	efffffff 	.word	0xefffffff

08000b38 <HAL_RCC_OscConfig>:
{
 8000b38:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b3a:	6803      	ldr	r3, [r0, #0]
{
 8000b3c:	b085      	sub	sp, #20
 8000b3e:	0004      	movs	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b40:	07db      	lsls	r3, r3, #31
 8000b42:	d44e      	bmi.n	8000be2 <HAL_RCC_OscConfig+0xaa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b44:	6823      	ldr	r3, [r4, #0]
 8000b46:	079b      	lsls	r3, r3, #30
 8000b48:	d500      	bpl.n	8000b4c <HAL_RCC_OscConfig+0x14>
 8000b4a:	e09f      	b.n	8000c8c <HAL_RCC_OscConfig+0x154>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000b4c:	6823      	ldr	r3, [r4, #0]
 8000b4e:	06db      	lsls	r3, r3, #27
 8000b50:	d535      	bpl.n	8000bbe <HAL_RCC_OscConfig+0x86>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8000b52:	230c      	movs	r3, #12
 8000b54:	4dbc      	ldr	r5, [pc, #752]	; (8000e48 <HAL_RCC_OscConfig+0x310>)
 8000b56:	68ea      	ldr	r2, [r5, #12]
 8000b58:	421a      	tst	r2, r3
 8000b5a:	d000      	beq.n	8000b5e <HAL_RCC_OscConfig+0x26>
 8000b5c:	e0e9      	b.n	8000d32 <HAL_RCC_OscConfig+0x1fa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000b5e:	682b      	ldr	r3, [r5, #0]
 8000b60:	059b      	lsls	r3, r3, #22
 8000b62:	d502      	bpl.n	8000b6a <HAL_RCC_OscConfig+0x32>
 8000b64:	69e3      	ldr	r3, [r4, #28]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d050      	beq.n	8000c0c <HAL_RCC_OscConfig+0xd4>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000b6a:	22e0      	movs	r2, #224	; 0xe0
 8000b6c:	686b      	ldr	r3, [r5, #4]
 8000b6e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000b70:	0212      	lsls	r2, r2, #8
 8000b72:	4013      	ands	r3, r2
 8000b74:	4298      	cmp	r0, r3
 8000b76:	d800      	bhi.n	8000b7a <HAL_RCC_OscConfig+0x42>
 8000b78:	e0c9      	b.n	8000d0e <HAL_RCC_OscConfig+0x1d6>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b7a:	f7ff ffa3 	bl	8000ac4 <RCC_SetFlashLatencyFromMSIRange>
 8000b7e:	2800      	cmp	r0, #0
 8000b80:	d144      	bne.n	8000c0c <HAL_RCC_OscConfig+0xd4>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b82:	686b      	ldr	r3, [r5, #4]
 8000b84:	4ab1      	ldr	r2, [pc, #708]	; (8000e4c <HAL_RCC_OscConfig+0x314>)
 8000b86:	4013      	ands	r3, r2
 8000b88:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b8e:	686a      	ldr	r2, [r5, #4]
 8000b90:	6a23      	ldr	r3, [r4, #32]
 8000b92:	0212      	lsls	r2, r2, #8
 8000b94:	061b      	lsls	r3, r3, #24
 8000b96:	0a12      	lsrs	r2, r2, #8
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	606b      	str	r3, [r5, #4]
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000b9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000b9e:	68ea      	ldr	r2, [r5, #12]
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000ba0:	0b59      	lsrs	r1, r3, #13
 8000ba2:	2380      	movs	r3, #128	; 0x80
 8000ba4:	3101      	adds	r1, #1
 8000ba6:	021b      	lsls	r3, r3, #8
 8000ba8:	408b      	lsls	r3, r1
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000baa:	0612      	lsls	r2, r2, #24
 8000bac:	49a8      	ldr	r1, [pc, #672]	; (8000e50 <HAL_RCC_OscConfig+0x318>)
 8000bae:	0f12      	lsrs	r2, r2, #28
 8000bb0:	5c8a      	ldrb	r2, [r1, r2]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000bb2:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8000bb4:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8000bb6:	4aa7      	ldr	r2, [pc, #668]	; (8000e54 <HAL_RCC_OscConfig+0x31c>)
 8000bb8:	6013      	str	r3, [r2, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 8000bba:	f7ff fb31 	bl	8000220 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bbe:	6823      	ldr	r3, [r4, #0]
 8000bc0:	071b      	lsls	r3, r3, #28
 8000bc2:	d500      	bpl.n	8000bc6 <HAL_RCC_OscConfig+0x8e>
 8000bc4:	e0ec      	b.n	8000da0 <HAL_RCC_OscConfig+0x268>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000bc6:	6823      	ldr	r3, [r4, #0]
 8000bc8:	075b      	lsls	r3, r3, #29
 8000bca:	d500      	bpl.n	8000bce <HAL_RCC_OscConfig+0x96>
 8000bcc:	e10f      	b.n	8000dee <HAL_RCC_OscConfig+0x2b6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000bce:	6823      	ldr	r3, [r4, #0]
 8000bd0:	069b      	lsls	r3, r3, #26
 8000bd2:	d500      	bpl.n	8000bd6 <HAL_RCC_OscConfig+0x9e>
 8000bd4:	e190      	b.n	8000ef8 <HAL_RCC_OscConfig+0x3c0>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000bd6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000bd8:	2900      	cmp	r1, #0
 8000bda:	d000      	beq.n	8000bde <HAL_RCC_OscConfig+0xa6>
 8000bdc:	e1c0      	b.n	8000f60 <HAL_RCC_OscConfig+0x428>
  return HAL_OK;
 8000bde:	2000      	movs	r0, #0
 8000be0:	e015      	b.n	8000c0e <HAL_RCC_OscConfig+0xd6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000be2:	210c      	movs	r1, #12
 8000be4:	4d98      	ldr	r5, [pc, #608]	; (8000e48 <HAL_RCC_OscConfig+0x310>)
 8000be6:	68eb      	ldr	r3, [r5, #12]
 8000be8:	400b      	ands	r3, r1
 8000bea:	2b08      	cmp	r3, #8
 8000bec:	d008      	beq.n	8000c00 <HAL_RCC_OscConfig+0xc8>
 8000bee:	2380      	movs	r3, #128	; 0x80
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000bf0:	68ea      	ldr	r2, [r5, #12]
 8000bf2:	025b      	lsls	r3, r3, #9
 8000bf4:	400a      	ands	r2, r1
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	d10b      	bne.n	8000c12 <HAL_RCC_OscConfig+0xda>
 8000bfa:	68ea      	ldr	r2, [r5, #12]
 8000bfc:	421a      	tst	r2, r3
 8000bfe:	d008      	beq.n	8000c12 <HAL_RCC_OscConfig+0xda>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c00:	682b      	ldr	r3, [r5, #0]
 8000c02:	039b      	lsls	r3, r3, #14
 8000c04:	d59e      	bpl.n	8000b44 <HAL_RCC_OscConfig+0xc>
 8000c06:	6863      	ldr	r3, [r4, #4]
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d19b      	bne.n	8000b44 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000c0c:	2001      	movs	r0, #1
}
 8000c0e:	b005      	add	sp, #20
 8000c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c12:	6862      	ldr	r2, [r4, #4]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d112      	bne.n	8000c3e <HAL_RCC_OscConfig+0x106>
 8000c18:	682a      	ldr	r2, [r5, #0]
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000c1e:	f7ff fb2b 	bl	8000278 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c22:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000c24:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c26:	02b6      	lsls	r6, r6, #10
 8000c28:	682b      	ldr	r3, [r5, #0]
 8000c2a:	4233      	tst	r3, r6
 8000c2c:	d000      	beq.n	8000c30 <HAL_RCC_OscConfig+0xf8>
 8000c2e:	e789      	b.n	8000b44 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c30:	f7ff fb22 	bl	8000278 <HAL_GetTick>
 8000c34:	1bc0      	subs	r0, r0, r7
 8000c36:	2864      	cmp	r0, #100	; 0x64
 8000c38:	d9f6      	bls.n	8000c28 <HAL_RCC_OscConfig+0xf0>
            return HAL_TIMEOUT;
 8000c3a:	2003      	movs	r0, #3
 8000c3c:	e7e7      	b.n	8000c0e <HAL_RCC_OscConfig+0xd6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c3e:	21a0      	movs	r1, #160	; 0xa0
 8000c40:	02c9      	lsls	r1, r1, #11
 8000c42:	428a      	cmp	r2, r1
 8000c44:	d105      	bne.n	8000c52 <HAL_RCC_OscConfig+0x11a>
 8000c46:	2280      	movs	r2, #128	; 0x80
 8000c48:	6829      	ldr	r1, [r5, #0]
 8000c4a:	02d2      	lsls	r2, r2, #11
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	602a      	str	r2, [r5, #0]
 8000c50:	e7e2      	b.n	8000c18 <HAL_RCC_OscConfig+0xe0>
 8000c52:	6829      	ldr	r1, [r5, #0]
 8000c54:	4880      	ldr	r0, [pc, #512]	; (8000e58 <HAL_RCC_OscConfig+0x320>)
 8000c56:	4001      	ands	r1, r0
 8000c58:	6029      	str	r1, [r5, #0]
 8000c5a:	6829      	ldr	r1, [r5, #0]
 8000c5c:	400b      	ands	r3, r1
 8000c5e:	9303      	str	r3, [sp, #12]
 8000c60:	9b03      	ldr	r3, [sp, #12]
 8000c62:	497e      	ldr	r1, [pc, #504]	; (8000e5c <HAL_RCC_OscConfig+0x324>)
 8000c64:	682b      	ldr	r3, [r5, #0]
 8000c66:	400b      	ands	r3, r1
 8000c68:	602b      	str	r3, [r5, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c6a:	2a00      	cmp	r2, #0
 8000c6c:	d1d7      	bne.n	8000c1e <HAL_RCC_OscConfig+0xe6>
        tickstart = HAL_GetTick();
 8000c6e:	f7ff fb03 	bl	8000278 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c72:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000c74:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c76:	02b6      	lsls	r6, r6, #10
 8000c78:	682b      	ldr	r3, [r5, #0]
 8000c7a:	4233      	tst	r3, r6
 8000c7c:	d100      	bne.n	8000c80 <HAL_RCC_OscConfig+0x148>
 8000c7e:	e761      	b.n	8000b44 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c80:	f7ff fafa 	bl	8000278 <HAL_GetTick>
 8000c84:	1bc0      	subs	r0, r0, r7
 8000c86:	2864      	cmp	r0, #100	; 0x64
 8000c88:	d9f6      	bls.n	8000c78 <HAL_RCC_OscConfig+0x140>
 8000c8a:	e7d6      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000c8c:	210c      	movs	r1, #12
 8000c8e:	4d6e      	ldr	r5, [pc, #440]	; (8000e48 <HAL_RCC_OscConfig+0x310>)
 8000c90:	68ea      	ldr	r2, [r5, #12]
 8000c92:	400a      	ands	r2, r1
 8000c94:	2a04      	cmp	r2, #4
 8000c96:	d006      	beq.n	8000ca6 <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000c98:	68eb      	ldr	r3, [r5, #12]
 8000c9a:	400b      	ands	r3, r1
 8000c9c:	428b      	cmp	r3, r1
 8000c9e:	d110      	bne.n	8000cc2 <HAL_RCC_OscConfig+0x18a>
 8000ca0:	68eb      	ldr	r3, [r5, #12]
 8000ca2:	03db      	lsls	r3, r3, #15
 8000ca4:	d40d      	bmi.n	8000cc2 <HAL_RCC_OscConfig+0x18a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ca6:	682b      	ldr	r3, [r5, #0]
 8000ca8:	075b      	lsls	r3, r3, #29
 8000caa:	d502      	bpl.n	8000cb2 <HAL_RCC_OscConfig+0x17a>
 8000cac:	68e3      	ldr	r3, [r4, #12]
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d1ac      	bne.n	8000c0c <HAL_RCC_OscConfig+0xd4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cb2:	686a      	ldr	r2, [r5, #4]
 8000cb4:	6923      	ldr	r3, [r4, #16]
 8000cb6:	496a      	ldr	r1, [pc, #424]	; (8000e60 <HAL_RCC_OscConfig+0x328>)
 8000cb8:	021b      	lsls	r3, r3, #8
 8000cba:	400a      	ands	r2, r1
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	606b      	str	r3, [r5, #4]
 8000cc0:	e744      	b.n	8000b4c <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cc2:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000cc4:	682b      	ldr	r3, [r5, #0]
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d010      	beq.n	8000cec <HAL_RCC_OscConfig+0x1b4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000cca:	2109      	movs	r1, #9
 8000ccc:	438b      	bics	r3, r1
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000cd2:	f7ff fad1 	bl	8000278 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cd6:	2604      	movs	r6, #4
        tickstart = HAL_GetTick();
 8000cd8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cda:	682b      	ldr	r3, [r5, #0]
 8000cdc:	4233      	tst	r3, r6
 8000cde:	d1e8      	bne.n	8000cb2 <HAL_RCC_OscConfig+0x17a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ce0:	f7ff faca 	bl	8000278 <HAL_GetTick>
 8000ce4:	1bc0      	subs	r0, r0, r7
 8000ce6:	2802      	cmp	r0, #2
 8000ce8:	d9f7      	bls.n	8000cda <HAL_RCC_OscConfig+0x1a2>
 8000cea:	e7a6      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
        __HAL_RCC_HSI_DISABLE();
 8000cec:	2201      	movs	r2, #1
 8000cee:	4393      	bics	r3, r2
 8000cf0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000cf2:	f7ff fac1 	bl	8000278 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cf6:	2604      	movs	r6, #4
        tickstart = HAL_GetTick();
 8000cf8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cfa:	682b      	ldr	r3, [r5, #0]
 8000cfc:	4233      	tst	r3, r6
 8000cfe:	d100      	bne.n	8000d02 <HAL_RCC_OscConfig+0x1ca>
 8000d00:	e724      	b.n	8000b4c <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d02:	f7ff fab9 	bl	8000278 <HAL_GetTick>
 8000d06:	1bc0      	subs	r0, r0, r7
 8000d08:	2802      	cmp	r0, #2
 8000d0a:	d9f6      	bls.n	8000cfa <HAL_RCC_OscConfig+0x1c2>
 8000d0c:	e795      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d0e:	686b      	ldr	r3, [r5, #4]
 8000d10:	4a4e      	ldr	r2, [pc, #312]	; (8000e4c <HAL_RCC_OscConfig+0x314>)
 8000d12:	4013      	ands	r3, r2
 8000d14:	4303      	orrs	r3, r0
 8000d16:	606b      	str	r3, [r5, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d18:	686a      	ldr	r2, [r5, #4]
 8000d1a:	6a23      	ldr	r3, [r4, #32]
 8000d1c:	0212      	lsls	r2, r2, #8
 8000d1e:	061b      	lsls	r3, r3, #24
 8000d20:	0a12      	lsrs	r2, r2, #8
 8000d22:	4313      	orrs	r3, r2
 8000d24:	606b      	str	r3, [r5, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d26:	f7ff fecd 	bl	8000ac4 <RCC_SetFlashLatencyFromMSIRange>
 8000d2a:	2800      	cmp	r0, #0
 8000d2c:	d100      	bne.n	8000d30 <HAL_RCC_OscConfig+0x1f8>
 8000d2e:	e735      	b.n	8000b9c <HAL_RCC_OscConfig+0x64>
 8000d30:	e76c      	b.n	8000c0c <HAL_RCC_OscConfig+0xd4>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000d32:	69e3      	ldr	r3, [r4, #28]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d020      	beq.n	8000d7a <HAL_RCC_OscConfig+0x242>
        __HAL_RCC_MSI_ENABLE();
 8000d38:	2380      	movs	r3, #128	; 0x80
 8000d3a:	682a      	ldr	r2, [r5, #0]
 8000d3c:	005b      	lsls	r3, r3, #1
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d42:	f7ff fa99 	bl	8000278 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8000d46:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000d48:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8000d4a:	00b6      	lsls	r6, r6, #2
 8000d4c:	682b      	ldr	r3, [r5, #0]
 8000d4e:	4233      	tst	r3, r6
 8000d50:	d00d      	beq.n	8000d6e <HAL_RCC_OscConfig+0x236>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d52:	686b      	ldr	r3, [r5, #4]
 8000d54:	4a3d      	ldr	r2, [pc, #244]	; (8000e4c <HAL_RCC_OscConfig+0x314>)
 8000d56:	4013      	ands	r3, r2
 8000d58:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d5e:	686a      	ldr	r2, [r5, #4]
 8000d60:	6a23      	ldr	r3, [r4, #32]
 8000d62:	0212      	lsls	r2, r2, #8
 8000d64:	061b      	lsls	r3, r3, #24
 8000d66:	0a12      	lsrs	r2, r2, #8
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	606b      	str	r3, [r5, #4]
 8000d6c:	e727      	b.n	8000bbe <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d6e:	f7ff fa83 	bl	8000278 <HAL_GetTick>
 8000d72:	1bc0      	subs	r0, r0, r7
 8000d74:	2802      	cmp	r0, #2
 8000d76:	d9e9      	bls.n	8000d4c <HAL_RCC_OscConfig+0x214>
 8000d78:	e75f      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
        __HAL_RCC_MSI_DISABLE();
 8000d7a:	682b      	ldr	r3, [r5, #0]
 8000d7c:	4a39      	ldr	r2, [pc, #228]	; (8000e64 <HAL_RCC_OscConfig+0x32c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8000d7e:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_MSI_DISABLE();
 8000d80:	4013      	ands	r3, r2
 8000d82:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d84:	f7ff fa78 	bl	8000278 <HAL_GetTick>
 8000d88:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8000d8a:	00b6      	lsls	r6, r6, #2
 8000d8c:	682b      	ldr	r3, [r5, #0]
 8000d8e:	4233      	tst	r3, r6
 8000d90:	d100      	bne.n	8000d94 <HAL_RCC_OscConfig+0x25c>
 8000d92:	e714      	b.n	8000bbe <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d94:	f7ff fa70 	bl	8000278 <HAL_GetTick>
 8000d98:	1bc0      	subs	r0, r0, r7
 8000d9a:	2802      	cmp	r0, #2
 8000d9c:	d9f6      	bls.n	8000d8c <HAL_RCC_OscConfig+0x254>
 8000d9e:	e74c      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000da0:	6962      	ldr	r2, [r4, #20]
 8000da2:	2301      	movs	r3, #1
 8000da4:	4d28      	ldr	r5, [pc, #160]	; (8000e48 <HAL_RCC_OscConfig+0x310>)
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	d010      	beq.n	8000dcc <HAL_RCC_OscConfig+0x294>
      __HAL_RCC_LSI_ENABLE();
 8000daa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dac:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8000dae:	4313      	orrs	r3, r2
 8000db0:	652b      	str	r3, [r5, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000db2:	f7ff fa61 	bl	8000278 <HAL_GetTick>
 8000db6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000db8:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000dba:	4233      	tst	r3, r6
 8000dbc:	d000      	beq.n	8000dc0 <HAL_RCC_OscConfig+0x288>
 8000dbe:	e702      	b.n	8000bc6 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dc0:	f7ff fa5a 	bl	8000278 <HAL_GetTick>
 8000dc4:	1bc0      	subs	r0, r0, r7
 8000dc6:	2802      	cmp	r0, #2
 8000dc8:	d9f6      	bls.n	8000db8 <HAL_RCC_OscConfig+0x280>
 8000dca:	e736      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
      __HAL_RCC_LSI_DISABLE();
 8000dcc:	6d2a      	ldr	r2, [r5, #80]	; 0x50
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dce:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8000dd0:	439a      	bics	r2, r3
 8000dd2:	652a      	str	r2, [r5, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000dd4:	f7ff fa50 	bl	8000278 <HAL_GetTick>
 8000dd8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000dda:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000ddc:	4233      	tst	r3, r6
 8000dde:	d100      	bne.n	8000de2 <HAL_RCC_OscConfig+0x2aa>
 8000de0:	e6f1      	b.n	8000bc6 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000de2:	f7ff fa49 	bl	8000278 <HAL_GetTick>
 8000de6:	1bc0      	subs	r0, r0, r7
 8000de8:	2802      	cmp	r0, #2
 8000dea:	d9f6      	bls.n	8000dda <HAL_RCC_OscConfig+0x2a2>
 8000dec:	e725      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000dee:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000df0:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000df2:	4d15      	ldr	r5, [pc, #84]	; (8000e48 <HAL_RCC_OscConfig+0x310>)
 8000df4:	055b      	lsls	r3, r3, #21
 8000df6:	6baa      	ldr	r2, [r5, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8000df8:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000dfa:	421a      	tst	r2, r3
 8000dfc:	d104      	bne.n	8000e08 <HAL_RCC_OscConfig+0x2d0>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000dfe:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8000e00:	4313      	orrs	r3, r2
 8000e02:	63ab      	str	r3, [r5, #56]	; 0x38
      pwrclkchanged = SET;
 8000e04:	2301      	movs	r3, #1
 8000e06:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e08:	2780      	movs	r7, #128	; 0x80
 8000e0a:	4e17      	ldr	r6, [pc, #92]	; (8000e68 <HAL_RCC_OscConfig+0x330>)
 8000e0c:	007f      	lsls	r7, r7, #1
 8000e0e:	6833      	ldr	r3, [r6, #0]
 8000e10:	423b      	tst	r3, r7
 8000e12:	d008      	beq.n	8000e26 <HAL_RCC_OscConfig+0x2ee>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e14:	2280      	movs	r2, #128	; 0x80
 8000e16:	68a3      	ldr	r3, [r4, #8]
 8000e18:	0052      	lsls	r2, r2, #1
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d126      	bne.n	8000e6c <HAL_RCC_OscConfig+0x334>
 8000e1e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8000e20:	4313      	orrs	r3, r2
 8000e22:	652b      	str	r3, [r5, #80]	; 0x50
 8000e24:	e047      	b.n	8000eb6 <HAL_RCC_OscConfig+0x37e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e26:	6833      	ldr	r3, [r6, #0]
 8000e28:	433b      	orrs	r3, r7
 8000e2a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000e2c:	f7ff fa24 	bl	8000278 <HAL_GetTick>
 8000e30:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e32:	6833      	ldr	r3, [r6, #0]
 8000e34:	423b      	tst	r3, r7
 8000e36:	d1ed      	bne.n	8000e14 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e38:	f7ff fa1e 	bl	8000278 <HAL_GetTick>
 8000e3c:	9b01      	ldr	r3, [sp, #4]
 8000e3e:	1ac0      	subs	r0, r0, r3
 8000e40:	2864      	cmp	r0, #100	; 0x64
 8000e42:	d9f6      	bls.n	8000e32 <HAL_RCC_OscConfig+0x2fa>
 8000e44:	e6f9      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	ffff1fff 	.word	0xffff1fff
 8000e50:	08001db2 	.word	0x08001db2
 8000e54:	20000000 	.word	0x20000000
 8000e58:	fffeffff 	.word	0xfffeffff
 8000e5c:	fffbffff 	.word	0xfffbffff
 8000e60:	ffffe0ff 	.word	0xffffe0ff
 8000e64:	fffffeff 	.word	0xfffffeff
 8000e68:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d116      	bne.n	8000e9e <HAL_RCC_OscConfig+0x366>
 8000e70:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000e72:	4a60      	ldr	r2, [pc, #384]	; (8000ff4 <HAL_RCC_OscConfig+0x4bc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e74:	2780      	movs	r7, #128	; 0x80
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e76:	4013      	ands	r3, r2
 8000e78:	652b      	str	r3, [r5, #80]	; 0x50
 8000e7a:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000e7c:	4a5e      	ldr	r2, [pc, #376]	; (8000ff8 <HAL_RCC_OscConfig+0x4c0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e7e:	00bf      	lsls	r7, r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e80:	4013      	ands	r3, r2
 8000e82:	652b      	str	r3, [r5, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000e84:	f7ff f9f8 	bl	8000278 <HAL_GetTick>
 8000e88:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e8a:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000e8c:	423b      	tst	r3, r7
 8000e8e:	d02a      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x3ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e90:	f7ff f9f2 	bl	8000278 <HAL_GetTick>
 8000e94:	4b59      	ldr	r3, [pc, #356]	; (8000ffc <HAL_RCC_OscConfig+0x4c4>)
 8000e96:	1b80      	subs	r0, r0, r6
 8000e98:	4298      	cmp	r0, r3
 8000e9a:	d9f6      	bls.n	8000e8a <HAL_RCC_OscConfig+0x352>
 8000e9c:	e6cd      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e9e:	21a0      	movs	r1, #160	; 0xa0
 8000ea0:	00c9      	lsls	r1, r1, #3
 8000ea2:	428b      	cmp	r3, r1
 8000ea4:	d10d      	bne.n	8000ec2 <HAL_RCC_OscConfig+0x38a>
 8000ea6:	2380      	movs	r3, #128	; 0x80
 8000ea8:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8000eaa:	00db      	lsls	r3, r3, #3
 8000eac:	430b      	orrs	r3, r1
 8000eae:	652b      	str	r3, [r5, #80]	; 0x50
 8000eb0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000eb2:	431a      	orrs	r2, r3
 8000eb4:	652a      	str	r2, [r5, #80]	; 0x50
      tickstart = HAL_GetTick();
 8000eb6:	f7ff f9df 	bl	8000278 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000eba:	2780      	movs	r7, #128	; 0x80
      tickstart = HAL_GetTick();
 8000ebc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ebe:	00bf      	lsls	r7, r7, #2
 8000ec0:	e00e      	b.n	8000ee0 <HAL_RCC_OscConfig+0x3a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ec2:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000ec4:	4a4b      	ldr	r2, [pc, #300]	; (8000ff4 <HAL_RCC_OscConfig+0x4bc>)
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	652b      	str	r3, [r5, #80]	; 0x50
 8000eca:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000ecc:	4a4a      	ldr	r2, [pc, #296]	; (8000ff8 <HAL_RCC_OscConfig+0x4c0>)
 8000ece:	4013      	ands	r3, r2
 8000ed0:	e7a7      	b.n	8000e22 <HAL_RCC_OscConfig+0x2ea>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ed2:	f7ff f9d1 	bl	8000278 <HAL_GetTick>
 8000ed6:	4b49      	ldr	r3, [pc, #292]	; (8000ffc <HAL_RCC_OscConfig+0x4c4>)
 8000ed8:	1b80      	subs	r0, r0, r6
 8000eda:	4298      	cmp	r0, r3
 8000edc:	d900      	bls.n	8000ee0 <HAL_RCC_OscConfig+0x3a8>
 8000ede:	e6ac      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ee0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000ee2:	423b      	tst	r3, r7
 8000ee4:	d0f5      	beq.n	8000ed2 <HAL_RCC_OscConfig+0x39a>
    if(pwrclkchanged == SET)
 8000ee6:	9b00      	ldr	r3, [sp, #0]
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d000      	beq.n	8000eee <HAL_RCC_OscConfig+0x3b6>
 8000eec:	e66f      	b.n	8000bce <HAL_RCC_OscConfig+0x96>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000eee:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8000ef0:	4a43      	ldr	r2, [pc, #268]	; (8001000 <HAL_RCC_OscConfig+0x4c8>)
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	63ab      	str	r3, [r5, #56]	; 0x38
 8000ef6:	e66a      	b.n	8000bce <HAL_RCC_OscConfig+0x96>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000ef8:	69a1      	ldr	r1, [r4, #24]
 8000efa:	2301      	movs	r3, #1
 8000efc:	4d41      	ldr	r5, [pc, #260]	; (8001004 <HAL_RCC_OscConfig+0x4cc>)
 8000efe:	4a42      	ldr	r2, [pc, #264]	; (8001008 <HAL_RCC_OscConfig+0x4d0>)
 8000f00:	2900      	cmp	r1, #0
 8000f02:	d018      	beq.n	8000f36 <HAL_RCC_OscConfig+0x3fe>
        __HAL_RCC_HSI48_ENABLE();
 8000f04:	68a9      	ldr	r1, [r5, #8]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000f06:	2602      	movs	r6, #2
        __HAL_RCC_HSI48_ENABLE();
 8000f08:	4319      	orrs	r1, r3
 8000f0a:	60a9      	str	r1, [r5, #8]
 8000f0c:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8000f0e:	430b      	orrs	r3, r1
 8000f10:	636b      	str	r3, [r5, #52]	; 0x34
 8000f12:	2380      	movs	r3, #128	; 0x80
 8000f14:	6a11      	ldr	r1, [r2, #32]
 8000f16:	019b      	lsls	r3, r3, #6
 8000f18:	430b      	orrs	r3, r1
 8000f1a:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8000f1c:	f7ff f9ac 	bl	8000278 <HAL_GetTick>
 8000f20:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000f22:	68ab      	ldr	r3, [r5, #8]
 8000f24:	4233      	tst	r3, r6
 8000f26:	d000      	beq.n	8000f2a <HAL_RCC_OscConfig+0x3f2>
 8000f28:	e655      	b.n	8000bd6 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000f2a:	f7ff f9a5 	bl	8000278 <HAL_GetTick>
 8000f2e:	1bc0      	subs	r0, r0, r7
 8000f30:	2802      	cmp	r0, #2
 8000f32:	d9f6      	bls.n	8000f22 <HAL_RCC_OscConfig+0x3ea>
 8000f34:	e681      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
        __HAL_RCC_HSI48_DISABLE();
 8000f36:	68a9      	ldr	r1, [r5, #8]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000f38:	2602      	movs	r6, #2
        __HAL_RCC_HSI48_DISABLE();
 8000f3a:	4399      	bics	r1, r3
 8000f3c:	60a9      	str	r1, [r5, #8]
 8000f3e:	6a13      	ldr	r3, [r2, #32]
 8000f40:	4932      	ldr	r1, [pc, #200]	; (800100c <HAL_RCC_OscConfig+0x4d4>)
 8000f42:	400b      	ands	r3, r1
 8000f44:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8000f46:	f7ff f997 	bl	8000278 <HAL_GetTick>
 8000f4a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000f4c:	68ab      	ldr	r3, [r5, #8]
 8000f4e:	4233      	tst	r3, r6
 8000f50:	d100      	bne.n	8000f54 <HAL_RCC_OscConfig+0x41c>
 8000f52:	e640      	b.n	8000bd6 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000f54:	f7ff f990 	bl	8000278 <HAL_GetTick>
 8000f58:	1bc0      	subs	r0, r0, r7
 8000f5a:	2802      	cmp	r0, #2
 8000f5c:	d9f6      	bls.n	8000f4c <HAL_RCC_OscConfig+0x414>
 8000f5e:	e66c      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f60:	220c      	movs	r2, #12
 8000f62:	4d28      	ldr	r5, [pc, #160]	; (8001004 <HAL_RCC_OscConfig+0x4cc>)
      return HAL_ERROR;
 8000f64:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f66:	68eb      	ldr	r3, [r5, #12]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d100      	bne.n	8000f70 <HAL_RCC_OscConfig+0x438>
 8000f6e:	e64e      	b.n	8000c0e <HAL_RCC_OscConfig+0xd6>
        __HAL_RCC_PLL_DISABLE();
 8000f70:	682b      	ldr	r3, [r5, #0]
 8000f72:	4a27      	ldr	r2, [pc, #156]	; (8001010 <HAL_RCC_OscConfig+0x4d8>)
 8000f74:	4013      	ands	r3, r2
 8000f76:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f78:	2902      	cmp	r1, #2
 8000f7a:	d12b      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x49c>
        tickstart = HAL_GetTick();
 8000f7c:	f7ff f97c 	bl	8000278 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f80:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000f82:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f84:	04b6      	lsls	r6, r6, #18
 8000f86:	682b      	ldr	r3, [r5, #0]
 8000f88:	4233      	tst	r3, r6
 8000f8a:	d11d      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x490>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f8c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000f8e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f90:	68ea      	ldr	r2, [r5, #12]
 8000f92:	430b      	orrs	r3, r1
 8000f94:	491f      	ldr	r1, [pc, #124]	; (8001014 <HAL_RCC_OscConfig+0x4dc>)
 8000f96:	400a      	ands	r2, r1
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	6b62      	ldr	r2, [r4, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f9c:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8000fa2:	2380      	movs	r3, #128	; 0x80
 8000fa4:	682a      	ldr	r2, [r5, #0]
 8000fa6:	045b      	lsls	r3, r3, #17
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000fac:	f7ff f964 	bl	8000278 <HAL_GetTick>
 8000fb0:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fb2:	04a4      	lsls	r4, r4, #18
 8000fb4:	682b      	ldr	r3, [r5, #0]
 8000fb6:	4223      	tst	r3, r4
 8000fb8:	d000      	beq.n	8000fbc <HAL_RCC_OscConfig+0x484>
 8000fba:	e610      	b.n	8000bde <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fbc:	f7ff f95c 	bl	8000278 <HAL_GetTick>
 8000fc0:	1b80      	subs	r0, r0, r6
 8000fc2:	2802      	cmp	r0, #2
 8000fc4:	d9f6      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x47c>
 8000fc6:	e638      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fc8:	f7ff f956 	bl	8000278 <HAL_GetTick>
 8000fcc:	1bc0      	subs	r0, r0, r7
 8000fce:	2802      	cmp	r0, #2
 8000fd0:	d9d9      	bls.n	8000f86 <HAL_RCC_OscConfig+0x44e>
 8000fd2:	e632      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
        tickstart = HAL_GetTick();
 8000fd4:	f7ff f950 	bl	8000278 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fd8:	2480      	movs	r4, #128	; 0x80
        tickstart = HAL_GetTick();
 8000fda:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fdc:	04a4      	lsls	r4, r4, #18
 8000fde:	682b      	ldr	r3, [r5, #0]
 8000fe0:	4223      	tst	r3, r4
 8000fe2:	d100      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x4ae>
 8000fe4:	e5fb      	b.n	8000bde <HAL_RCC_OscConfig+0xa6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fe6:	f7ff f947 	bl	8000278 <HAL_GetTick>
 8000fea:	1b80      	subs	r0, r0, r6
 8000fec:	2802      	cmp	r0, #2
 8000fee:	d9f6      	bls.n	8000fde <HAL_RCC_OscConfig+0x4a6>
 8000ff0:	e623      	b.n	8000c3a <HAL_RCC_OscConfig+0x102>
 8000ff2:	46c0      	nop			; (mov r8, r8)
 8000ff4:	fffffeff 	.word	0xfffffeff
 8000ff8:	fffffbff 	.word	0xfffffbff
 8000ffc:	00001388 	.word	0x00001388
 8001000:	efffffff 	.word	0xefffffff
 8001004:	40021000 	.word	0x40021000
 8001008:	40010000 	.word	0x40010000
 800100c:	ffffdfff 	.word	0xffffdfff
 8001010:	feffffff 	.word	0xfeffffff
 8001014:	ff02ffff 	.word	0xff02ffff

08001018 <HAL_RCC_GetSysClockFreq>:
  switch (tmpreg & RCC_CFGR_SWS)
 8001018:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 800101a:	4b18      	ldr	r3, [pc, #96]	; (800107c <HAL_RCC_GetSysClockFreq+0x64>)
{
 800101c:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 800101e:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8001020:	400a      	ands	r2, r1
 8001022:	2a08      	cmp	r2, #8
 8001024:	d026      	beq.n	8001074 <HAL_RCC_GetSysClockFreq+0x5c>
 8001026:	2a0c      	cmp	r2, #12
 8001028:	d006      	beq.n	8001038 <HAL_RCC_GetSysClockFreq+0x20>
 800102a:	2a04      	cmp	r2, #4
 800102c:	d11a      	bne.n	8001064 <HAL_RCC_GetSysClockFreq+0x4c>
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	06db      	lsls	r3, r3, #27
 8001032:	d421      	bmi.n	8001078 <HAL_RCC_GetSysClockFreq+0x60>
        sysclockfreq =  HSI_VALUE;
 8001034:	4812      	ldr	r0, [pc, #72]	; (8001080 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8001036:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001038:	028a      	lsls	r2, r1, #10
 800103a:	4812      	ldr	r0, [pc, #72]	; (8001084 <HAL_RCC_GetSysClockFreq+0x6c>)
 800103c:	0f12      	lsrs	r2, r2, #28
 800103e:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1;
 8001040:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001042:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1;
 8001044:	0f89      	lsrs	r1, r1, #30
 8001046:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001048:	03c0      	lsls	r0, r0, #15
 800104a:	d504      	bpl.n	8001056 <HAL_RCC_GetSysClockFreq+0x3e>
        pllvco = (HSE_VALUE * pllm) / plld;
 800104c:	480e      	ldr	r0, [pc, #56]	; (8001088 <HAL_RCC_GetSysClockFreq+0x70>)
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 800104e:	4350      	muls	r0, r2
 8001050:	f7ff f85a 	bl	8000108 <__udivsi3>
 8001054:	e7ef      	b.n	8001036 <HAL_RCC_GetSysClockFreq+0x1e>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	06db      	lsls	r3, r3, #27
 800105a:	d501      	bpl.n	8001060 <HAL_RCC_GetSysClockFreq+0x48>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 800105c:	480b      	ldr	r0, [pc, #44]	; (800108c <HAL_RCC_GetSysClockFreq+0x74>)
 800105e:	e7f6      	b.n	800104e <HAL_RCC_GetSysClockFreq+0x36>
         pllvco = (HSI_VALUE * pllm) / plld;
 8001060:	4807      	ldr	r0, [pc, #28]	; (8001080 <HAL_RCC_GetSysClockFreq+0x68>)
 8001062:	e7f4      	b.n	800104e <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = (32768 * (1 << (msiclkrange + 1)));
 8001064:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8001066:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768 * (1 << (msiclkrange + 1)));
 8001068:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 800106a:	041b      	lsls	r3, r3, #16
 800106c:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768 * (1 << (msiclkrange + 1)));
 800106e:	3301      	adds	r3, #1
 8001070:	4098      	lsls	r0, r3
 8001072:	e7e0      	b.n	8001036 <HAL_RCC_GetSysClockFreq+0x1e>
      sysclockfreq = HSE_VALUE;
 8001074:	4804      	ldr	r0, [pc, #16]	; (8001088 <HAL_RCC_GetSysClockFreq+0x70>)
 8001076:	e7de      	b.n	8001036 <HAL_RCC_GetSysClockFreq+0x1e>
        sysclockfreq =  (HSI_VALUE >> 2);
 8001078:	4804      	ldr	r0, [pc, #16]	; (800108c <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 800107a:	e7dc      	b.n	8001036 <HAL_RCC_GetSysClockFreq+0x1e>
 800107c:	40021000 	.word	0x40021000
 8001080:	00f42400 	.word	0x00f42400
 8001084:	08001dc2 	.word	0x08001dc2
 8001088:	007a1200 	.word	0x007a1200
 800108c:	003d0900 	.word	0x003d0900

08001090 <HAL_RCC_ClockConfig>:
{
 8001090:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001092:	2201      	movs	r2, #1
 8001094:	4c53      	ldr	r4, [pc, #332]	; (80011e4 <HAL_RCC_ClockConfig+0x154>)
{
 8001096:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001098:	6823      	ldr	r3, [r4, #0]
{
 800109a:	9101      	str	r1, [sp, #4]
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800109c:	4013      	ands	r3, r2
 800109e:	428b      	cmp	r3, r1
 80010a0:	d328      	bcc.n	80010f4 <HAL_RCC_ClockConfig+0x64>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010a2:	6832      	ldr	r2, [r6, #0]
 80010a4:	0793      	lsls	r3, r2, #30
 80010a6:	d431      	bmi.n	800110c <HAL_RCC_ClockConfig+0x7c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010a8:	07d3      	lsls	r3, r2, #31
 80010aa:	d437      	bmi.n	800111c <HAL_RCC_ClockConfig+0x8c>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80010ac:	2301      	movs	r3, #1
 80010ae:	6822      	ldr	r2, [r4, #0]
 80010b0:	9901      	ldr	r1, [sp, #4]
 80010b2:	401a      	ands	r2, r3
 80010b4:	4291      	cmp	r1, r2
 80010b6:	d200      	bcs.n	80010ba <HAL_RCC_ClockConfig+0x2a>
 80010b8:	e085      	b.n	80011c6 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010ba:	6832      	ldr	r2, [r6, #0]
 80010bc:	4c4a      	ldr	r4, [pc, #296]	; (80011e8 <HAL_RCC_ClockConfig+0x158>)
 80010be:	0753      	lsls	r3, r2, #29
 80010c0:	d500      	bpl.n	80010c4 <HAL_RCC_ClockConfig+0x34>
 80010c2:	e087      	b.n	80011d4 <HAL_RCC_ClockConfig+0x144>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010c4:	0713      	lsls	r3, r2, #28
 80010c6:	d506      	bpl.n	80010d6 <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80010c8:	68e2      	ldr	r2, [r4, #12]
 80010ca:	6933      	ldr	r3, [r6, #16]
 80010cc:	4947      	ldr	r1, [pc, #284]	; (80011ec <HAL_RCC_ClockConfig+0x15c>)
 80010ce:	00db      	lsls	r3, r3, #3
 80010d0:	400a      	ands	r2, r1
 80010d2:	4313      	orrs	r3, r2
 80010d4:	60e3      	str	r3, [r4, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80010d6:	f7ff ff9f 	bl	8001018 <HAL_RCC_GetSysClockFreq>
 80010da:	68e3      	ldr	r3, [r4, #12]
 80010dc:	4a44      	ldr	r2, [pc, #272]	; (80011f0 <HAL_RCC_ClockConfig+0x160>)
 80010de:	061b      	lsls	r3, r3, #24
 80010e0:	0f1b      	lsrs	r3, r3, #28
 80010e2:	5cd3      	ldrb	r3, [r2, r3]
 80010e4:	40d8      	lsrs	r0, r3
 80010e6:	4b43      	ldr	r3, [pc, #268]	; (80011f4 <HAL_RCC_ClockConfig+0x164>)
 80010e8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80010ea:	2000      	movs	r0, #0
 80010ec:	f7ff f898 	bl	8000220 <HAL_InitTick>
  return HAL_OK;
 80010f0:	2000      	movs	r0, #0
 80010f2:	e00a      	b.n	800110a <HAL_RCC_ClockConfig+0x7a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010f4:	6823      	ldr	r3, [r4, #0]
 80010f6:	9901      	ldr	r1, [sp, #4]
 80010f8:	4393      	bics	r3, r2
 80010fa:	430b      	orrs	r3, r1
 80010fc:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80010fe:	6823      	ldr	r3, [r4, #0]
 8001100:	4013      	ands	r3, r2
 8001102:	9a01      	ldr	r2, [sp, #4]
 8001104:	429a      	cmp	r2, r3
 8001106:	d0cc      	beq.n	80010a2 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8001108:	2001      	movs	r0, #1
}
 800110a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800110c:	20f0      	movs	r0, #240	; 0xf0
 800110e:	4936      	ldr	r1, [pc, #216]	; (80011e8 <HAL_RCC_ClockConfig+0x158>)
 8001110:	68cb      	ldr	r3, [r1, #12]
 8001112:	4383      	bics	r3, r0
 8001114:	68b0      	ldr	r0, [r6, #8]
 8001116:	4303      	orrs	r3, r0
 8001118:	60cb      	str	r3, [r1, #12]
 800111a:	e7c5      	b.n	80010a8 <HAL_RCC_ClockConfig+0x18>
 800111c:	4d32      	ldr	r5, [pc, #200]	; (80011e8 <HAL_RCC_ClockConfig+0x158>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800111e:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001120:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001122:	2a02      	cmp	r2, #2
 8001124:	d119      	bne.n	800115a <HAL_RCC_ClockConfig+0xca>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001126:	039b      	lsls	r3, r3, #14
 8001128:	d5ee      	bpl.n	8001108 <HAL_RCC_ClockConfig+0x78>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800112a:	2103      	movs	r1, #3
 800112c:	68eb      	ldr	r3, [r5, #12]
 800112e:	438b      	bics	r3, r1
 8001130:	4313      	orrs	r3, r2
 8001132:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 8001134:	f7ff f8a0 	bl	8000278 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001138:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800113a:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800113c:	2b02      	cmp	r3, #2
 800113e:	d119      	bne.n	8001174 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001140:	220c      	movs	r2, #12
 8001142:	68eb      	ldr	r3, [r5, #12]
 8001144:	4013      	ands	r3, r2
 8001146:	2b08      	cmp	r3, #8
 8001148:	d0b0      	beq.n	80010ac <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800114a:	f7ff f895 	bl	8000278 <HAL_GetTick>
 800114e:	4b2a      	ldr	r3, [pc, #168]	; (80011f8 <HAL_RCC_ClockConfig+0x168>)
 8001150:	1bc0      	subs	r0, r0, r7
 8001152:	4298      	cmp	r0, r3
 8001154:	d9f4      	bls.n	8001140 <HAL_RCC_ClockConfig+0xb0>
          return HAL_TIMEOUT;
 8001156:	2003      	movs	r0, #3
 8001158:	e7d7      	b.n	800110a <HAL_RCC_ClockConfig+0x7a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800115a:	2a03      	cmp	r2, #3
 800115c:	d102      	bne.n	8001164 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800115e:	019b      	lsls	r3, r3, #6
 8001160:	d4e3      	bmi.n	800112a <HAL_RCC_ClockConfig+0x9a>
 8001162:	e7d1      	b.n	8001108 <HAL_RCC_ClockConfig+0x78>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001164:	2a01      	cmp	r2, #1
 8001166:	d102      	bne.n	800116e <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001168:	075b      	lsls	r3, r3, #29
 800116a:	d4de      	bmi.n	800112a <HAL_RCC_ClockConfig+0x9a>
 800116c:	e7cc      	b.n	8001108 <HAL_RCC_ClockConfig+0x78>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 800116e:	059b      	lsls	r3, r3, #22
 8001170:	d4db      	bmi.n	800112a <HAL_RCC_ClockConfig+0x9a>
 8001172:	e7c9      	b.n	8001108 <HAL_RCC_ClockConfig+0x78>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001174:	2b03      	cmp	r3, #3
 8001176:	d10c      	bne.n	8001192 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001178:	220c      	movs	r2, #12
 800117a:	68eb      	ldr	r3, [r5, #12]
 800117c:	4013      	ands	r3, r2
 800117e:	4293      	cmp	r3, r2
 8001180:	d100      	bne.n	8001184 <HAL_RCC_ClockConfig+0xf4>
 8001182:	e793      	b.n	80010ac <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001184:	f7ff f878 	bl	8000278 <HAL_GetTick>
 8001188:	4b1b      	ldr	r3, [pc, #108]	; (80011f8 <HAL_RCC_ClockConfig+0x168>)
 800118a:	1bc0      	subs	r0, r0, r7
 800118c:	4298      	cmp	r0, r3
 800118e:	d9f3      	bls.n	8001178 <HAL_RCC_ClockConfig+0xe8>
 8001190:	e7e1      	b.n	8001156 <HAL_RCC_ClockConfig+0xc6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001192:	2b01      	cmp	r3, #1
 8001194:	d011      	beq.n	80011ba <HAL_RCC_ClockConfig+0x12a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001196:	220c      	movs	r2, #12
 8001198:	68eb      	ldr	r3, [r5, #12]
 800119a:	4213      	tst	r3, r2
 800119c:	d100      	bne.n	80011a0 <HAL_RCC_ClockConfig+0x110>
 800119e:	e785      	b.n	80010ac <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011a0:	f7ff f86a 	bl	8000278 <HAL_GetTick>
 80011a4:	4b14      	ldr	r3, [pc, #80]	; (80011f8 <HAL_RCC_ClockConfig+0x168>)
 80011a6:	1bc0      	subs	r0, r0, r7
 80011a8:	4298      	cmp	r0, r3
 80011aa:	d9f4      	bls.n	8001196 <HAL_RCC_ClockConfig+0x106>
 80011ac:	e7d3      	b.n	8001156 <HAL_RCC_ClockConfig+0xc6>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011ae:	f7ff f863 	bl	8000278 <HAL_GetTick>
 80011b2:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <HAL_RCC_ClockConfig+0x168>)
 80011b4:	1bc0      	subs	r0, r0, r7
 80011b6:	4298      	cmp	r0, r3
 80011b8:	d8cd      	bhi.n	8001156 <HAL_RCC_ClockConfig+0xc6>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80011ba:	220c      	movs	r2, #12
 80011bc:	68eb      	ldr	r3, [r5, #12]
 80011be:	4013      	ands	r3, r2
 80011c0:	2b04      	cmp	r3, #4
 80011c2:	d1f4      	bne.n	80011ae <HAL_RCC_ClockConfig+0x11e>
 80011c4:	e772      	b.n	80010ac <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011c6:	6822      	ldr	r2, [r4, #0]
 80011c8:	439a      	bics	r2, r3
 80011ca:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011cc:	6822      	ldr	r2, [r4, #0]
 80011ce:	421a      	tst	r2, r3
 80011d0:	d19a      	bne.n	8001108 <HAL_RCC_ClockConfig+0x78>
 80011d2:	e772      	b.n	80010ba <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011d4:	68e3      	ldr	r3, [r4, #12]
 80011d6:	4909      	ldr	r1, [pc, #36]	; (80011fc <HAL_RCC_ClockConfig+0x16c>)
 80011d8:	400b      	ands	r3, r1
 80011da:	68f1      	ldr	r1, [r6, #12]
 80011dc:	430b      	orrs	r3, r1
 80011de:	60e3      	str	r3, [r4, #12]
 80011e0:	e770      	b.n	80010c4 <HAL_RCC_ClockConfig+0x34>
 80011e2:	46c0      	nop			; (mov r8, r8)
 80011e4:	40022000 	.word	0x40022000
 80011e8:	40021000 	.word	0x40021000
 80011ec:	ffffc7ff 	.word	0xffffc7ff
 80011f0:	08001db2 	.word	0x08001db2
 80011f4:	20000000 	.word	0x20000000
 80011f8:	00001388 	.word	0x00001388
 80011fc:	fffff8ff 	.word	0xfffff8ff

08001200 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8001200:	4b01      	ldr	r3, [pc, #4]	; (8001208 <HAL_RCC_GetHCLKFreq+0x8>)
 8001202:	6818      	ldr	r0, [r3, #0]
}
 8001204:	4770      	bx	lr
 8001206:	46c0      	nop			; (mov r8, r8)
 8001208:	20000000 	.word	0x20000000

0800120c <HAL_RCCEx_PeriphCLKConfig>:
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800120c:	2382      	movs	r3, #130	; 0x82
{
 800120e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
 8001210:	6802      	ldr	r2, [r0, #0]
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001212:	011b      	lsls	r3, r3, #4
{
 8001214:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
 8001216:	421a      	tst	r2, r3
 8001218:	d047      	beq.n	80012aa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800121a:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800121c:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800121e:	4c5f      	ldr	r4, [pc, #380]	; (800139c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001220:	055b      	lsls	r3, r3, #21
 8001222:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8001224:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001226:	421a      	tst	r2, r3
 8001228:	d104      	bne.n	8001234 <HAL_RCCEx_PeriphCLKConfig+0x28>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800122a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800122c:	4313      	orrs	r3, r2
 800122e:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8001230:	2301      	movs	r3, #1
 8001232:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001234:	2780      	movs	r7, #128	; 0x80
 8001236:	4e5a      	ldr	r6, [pc, #360]	; (80013a0 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001238:	007f      	lsls	r7, r7, #1
 800123a:	6833      	ldr	r3, [r6, #0]
 800123c:	423b      	tst	r3, r7
 800123e:	d06d      	beq.n	800131c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */ 
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001240:	6869      	ldr	r1, [r5, #4]
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001242:	22c0      	movs	r2, #192	; 0xc0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001244:	0008      	movs	r0, r1
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001246:	6823      	ldr	r3, [r4, #0]
 8001248:	0392      	lsls	r2, r2, #14
 800124a:	4013      	ands	r3, r2
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800124c:	4010      	ands	r0, r2
 800124e:	4283      	cmp	r3, r0
 8001250:	d103      	bne.n	800125a <HAL_RCCEx_PeriphCLKConfig+0x4e>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001252:	68a8      	ldr	r0, [r5, #8]
 8001254:	4002      	ands	r2, r0
 8001256:	4293      	cmp	r3, r2
 8001258:	d009      	beq.n	800126e <HAL_RCCEx_PeriphCLKConfig+0x62>
#endif /* LCD */
       )
    { /* Check HSE State */
      if (((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE) && HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800125a:	23c0      	movs	r3, #192	; 0xc0
 800125c:	000a      	movs	r2, r1
 800125e:	029b      	lsls	r3, r3, #10
 8001260:	401a      	ands	r2, r3
 8001262:	429a      	cmp	r2, r3
 8001264:	d103      	bne.n	800126e <HAL_RCCEx_PeriphCLKConfig+0x62>
 8001266:	6823      	ldr	r3, [r4, #0]
      {
        /* To update HSE divider, first switch-OFF HSE clock oscillator*/
        return HAL_ERROR; 
 8001268:	2001      	movs	r0, #1
      if (((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE) && HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800126a:	039b      	lsls	r3, r3, #14
 800126c:	d466      	bmi.n	800133c <HAL_RCCEx_PeriphCLKConfig+0x130>
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800126e:	22c0      	movs	r2, #192	; 0xc0
 8001270:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001272:	0292      	lsls	r2, r2, #10
 8001274:	4013      	ands	r3, r2
    
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001276:	d162      	bne.n	800133e <HAL_RCCEx_PeriphCLKConfig+0x132>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001278:	6869      	ldr	r1, [r5, #4]
 800127a:	23c0      	movs	r3, #192	; 0xc0
 800127c:	000a      	movs	r2, r1
 800127e:	029b      	lsls	r3, r3, #10
 8001280:	401a      	ands	r2, r3
 8001282:	429a      	cmp	r2, r3
 8001284:	d107      	bne.n	8001296 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8001286:	6823      	ldr	r3, [r4, #0]
 8001288:	4846      	ldr	r0, [pc, #280]	; (80013a4 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800128a:	4003      	ands	r3, r0
 800128c:	20c0      	movs	r0, #192	; 0xc0
 800128e:	0380      	lsls	r0, r0, #14
 8001290:	4001      	ands	r1, r0
 8001292:	430b      	orrs	r3, r1
 8001294:	6023      	str	r3, [r4, #0]
 8001296:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001298:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800129a:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800129c:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d103      	bne.n	80012aa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80012a4:	4a40      	ldr	r2, [pc, #256]	; (80013a8 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 80012a6:	4013      	ands	r3, r2
 80012a8:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }
  
#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80012aa:	682b      	ldr	r3, [r5, #0]
 80012ac:	07da      	lsls	r2, r3, #31
 80012ae:	d506      	bpl.n	80012be <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80012b0:	2003      	movs	r0, #3
 80012b2:	493a      	ldr	r1, [pc, #232]	; (800139c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80012b4:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80012b6:	4382      	bics	r2, r0
 80012b8:	68e8      	ldr	r0, [r5, #12]
 80012ba:	4302      	orrs	r2, r0
 80012bc:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */
  
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80012be:	079a      	lsls	r2, r3, #30
 80012c0:	d506      	bpl.n	80012d0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80012c2:	200c      	movs	r0, #12
 80012c4:	4935      	ldr	r1, [pc, #212]	; (800139c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80012c6:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80012c8:	4382      	bics	r2, r0
 80012ca:	6928      	ldr	r0, [r5, #16]
 80012cc:	4302      	orrs	r2, r0
 80012ce:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
  
  /*------------------------------ LPUART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80012d0:	075a      	lsls	r2, r3, #29
 80012d2:	d506      	bpl.n	80012e2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
    
    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80012d4:	4931      	ldr	r1, [pc, #196]	; (800139c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80012d6:	4835      	ldr	r0, [pc, #212]	; (80013ac <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80012d8:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80012da:	4002      	ands	r2, r0
 80012dc:	6968      	ldr	r0, [r5, #20]
 80012de:	4302      	orrs	r2, r0
 80012e0:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80012e2:	071a      	lsls	r2, r3, #28
 80012e4:	d506      	bpl.n	80012f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80012e6:	492d      	ldr	r1, [pc, #180]	; (800139c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80012e8:	4831      	ldr	r0, [pc, #196]	; (80013b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80012ea:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80012ec:	4002      	ands	r2, r0
 80012ee:	69a8      	ldr	r0, [r5, #24]
 80012f0:	4302      	orrs	r2, r0
 80012f2:	64ca      	str	r2, [r1, #76]	; 0x4c
  }  
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80012f4:	065a      	lsls	r2, r3, #25
 80012f6:	d506      	bpl.n	8001306 <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80012f8:	4928      	ldr	r1, [pc, #160]	; (800139c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80012fa:	482e      	ldr	r0, [pc, #184]	; (80013b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80012fc:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80012fe:	4002      	ands	r2, r0
 8001300:	6a28      	ldr	r0, [r5, #32]
 8001302:	4302      	orrs	r2, r0
 8001304:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 8001306:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001308:	061b      	lsls	r3, r3, #24
 800130a:	d517      	bpl.n	800133c <HAL_RCCEx_PeriphCLKConfig+0x130>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800130c:	4a23      	ldr	r2, [pc, #140]	; (800139c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 800130e:	492a      	ldr	r1, [pc, #168]	; (80013b8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001310:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001312:	400b      	ands	r3, r1
 8001314:	69e9      	ldr	r1, [r5, #28]
 8001316:	430b      	orrs	r3, r1
 8001318:	64d3      	str	r3, [r2, #76]	; 0x4c
 800131a:	e00f      	b.n	800133c <HAL_RCCEx_PeriphCLKConfig+0x130>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800131c:	6833      	ldr	r3, [r6, #0]
 800131e:	433b      	orrs	r3, r7
 8001320:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001322:	f7fe ffa9 	bl	8000278 <HAL_GetTick>
 8001326:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001328:	6833      	ldr	r3, [r6, #0]
 800132a:	423b      	tst	r3, r7
 800132c:	d188      	bne.n	8001240 <HAL_RCCEx_PeriphCLKConfig+0x34>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800132e:	f7fe ffa3 	bl	8000278 <HAL_GetTick>
 8001332:	9b01      	ldr	r3, [sp, #4]
 8001334:	1ac0      	subs	r0, r0, r3
 8001336:	2864      	cmp	r0, #100	; 0x64
 8001338:	d9f6      	bls.n	8001328 <HAL_RCCEx_PeriphCLKConfig+0x11c>
          return HAL_TIMEOUT;
 800133a:	2003      	movs	r0, #3
}
 800133c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800133e:	4011      	ands	r1, r2
 8001340:	428b      	cmp	r3, r1
 8001342:	d002      	beq.n	800134a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001344:	6829      	ldr	r1, [r5, #0]
 8001346:	0689      	lsls	r1, r1, #26
 8001348:	d408      	bmi.n	800135c <HAL_RCCEx_PeriphCLKConfig+0x150>
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800134a:	68a9      	ldr	r1, [r5, #8]
 800134c:	400a      	ands	r2, r1
 800134e:	4293      	cmp	r3, r2
 8001350:	d100      	bne.n	8001354 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8001352:	e791      	b.n	8001278 <HAL_RCCEx_PeriphCLKConfig+0x6c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001354:	682b      	ldr	r3, [r5, #0]
 8001356:	051b      	lsls	r3, r3, #20
 8001358:	d400      	bmi.n	800135c <HAL_RCCEx_PeriphCLKConfig+0x150>
 800135a:	e78d      	b.n	8001278 <HAL_RCCEx_PeriphCLKConfig+0x6c>
      __HAL_RCC_BACKUPRESET_FORCE();
 800135c:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800135e:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8001360:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001362:	0312      	lsls	r2, r2, #12
 8001364:	4302      	orrs	r2, r0
 8001366:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001368:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800136a:	4b14      	ldr	r3, [pc, #80]	; (80013bc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 800136c:	4814      	ldr	r0, [pc, #80]	; (80013c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800136e:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001370:	4002      	ands	r2, r0
 8001372:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8001374:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001376:	05cb      	lsls	r3, r1, #23
 8001378:	d400      	bmi.n	800137c <HAL_RCCEx_PeriphCLKConfig+0x170>
 800137a:	e77d      	b.n	8001278 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        tickstart = HAL_GetTick();
 800137c:	f7fe ff7c 	bl	8000278 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001380:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8001382:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001384:	00bf      	lsls	r7, r7, #2
 8001386:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001388:	423b      	tst	r3, r7
 800138a:	d000      	beq.n	800138e <HAL_RCCEx_PeriphCLKConfig+0x182>
 800138c:	e774      	b.n	8001278 <HAL_RCCEx_PeriphCLKConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800138e:	f7fe ff73 	bl	8000278 <HAL_GetTick>
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001394:	1b80      	subs	r0, r0, r6
 8001396:	4298      	cmp	r0, r3
 8001398:	d9f5      	bls.n	8001386 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800139a:	e7ce      	b.n	800133a <HAL_RCCEx_PeriphCLKConfig+0x12e>
 800139c:	40021000 	.word	0x40021000
 80013a0:	40007000 	.word	0x40007000
 80013a4:	ffcfffff 	.word	0xffcfffff
 80013a8:	efffffff 	.word	0xefffffff
 80013ac:	fffff3ff 	.word	0xfffff3ff
 80013b0:	ffffcfff 	.word	0xffffcfff
 80013b4:	fbffffff 	.word	0xfbffffff
 80013b8:	fff3ffff 	.word	0xfff3ffff
 80013bc:	fffcffff 	.word	0xfffcffff
 80013c0:	fff7ffff 	.word	0xfff7ffff
 80013c4:	00001388 	.word	0x00001388

080013c8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)
 80013c8:	2280      	movs	r2, #128	; 0x80
{
 80013ca:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 80013cc:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)
 80013ce:	05d2      	lsls	r2, r2, #23
 80013d0:	4290      	cmp	r0, r2
 80013d2:	d005      	beq.n	80013e0 <TIM_Base_SetConfig+0x18>
 80013d4:	4c0f      	ldr	r4, [pc, #60]	; (8001414 <TIM_Base_SetConfig+0x4c>)
 80013d6:	42a0      	cmp	r0, r4
 80013d8:	d002      	beq.n	80013e0 <TIM_Base_SetConfig+0x18>
 80013da:	4c0f      	ldr	r4, [pc, #60]	; (8001418 <TIM_Base_SetConfig+0x50>)
 80013dc:	42a0      	cmp	r0, r4
 80013de:	d110      	bne.n	8001402 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80013e0:	2470      	movs	r4, #112	; 0x70
 80013e2:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 80013e4:	684c      	ldr	r4, [r1, #4]
 80013e6:	4323      	orrs	r3, r4
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80013e8:	4290      	cmp	r0, r2
 80013ea:	d104      	bne.n	80013f6 <TIM_Base_SetConfig+0x2e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80013ec:	4a0b      	ldr	r2, [pc, #44]	; (800141c <TIM_Base_SetConfig+0x54>)
 80013ee:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80013f0:	68ca      	ldr	r2, [r1, #12]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	e005      	b.n	8001402 <TIM_Base_SetConfig+0x3a>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80013f6:	4a07      	ldr	r2, [pc, #28]	; (8001414 <TIM_Base_SetConfig+0x4c>)
 80013f8:	4290      	cmp	r0, r2
 80013fa:	d0f7      	beq.n	80013ec <TIM_Base_SetConfig+0x24>
 80013fc:	4a06      	ldr	r2, [pc, #24]	; (8001418 <TIM_Base_SetConfig+0x50>)
 80013fe:	4290      	cmp	r0, r2
 8001400:	d0f4      	beq.n	80013ec <TIM_Base_SetConfig+0x24>
  }

  TIMx->CR1 = tmpcr1;
 8001402:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001404:	688b      	ldr	r3, [r1, #8]
 8001406:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001408:	680b      	ldr	r3, [r1, #0]
 800140a:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800140c:	2301      	movs	r3, #1
 800140e:	6143      	str	r3, [r0, #20]
}
 8001410:	bd10      	pop	{r4, pc}
 8001412:	46c0      	nop			; (mov r8, r8)
 8001414:	40010800 	.word	0x40010800
 8001418:	40011400 	.word	0x40011400
 800141c:	fffffcff 	.word	0xfffffcff

08001420 <HAL_TIM_Base_Init>:
{ 
 8001420:	b570      	push	{r4, r5, r6, lr}
 8001422:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001424:	2001      	movs	r0, #1
  if(htim == NULL)
 8001426:	2c00      	cmp	r4, #0
 8001428:	d014      	beq.n	8001454 <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 800142a:	0025      	movs	r5, r4
 800142c:	3535      	adds	r5, #53	; 0x35
 800142e:	782b      	ldrb	r3, [r5, #0]
 8001430:	b2db      	uxtb	r3, r3
 8001432:	2b00      	cmp	r3, #0
 8001434:	d105      	bne.n	8001442 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8001436:	0022      	movs	r2, r4
 8001438:	3234      	adds	r2, #52	; 0x34
 800143a:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 800143c:	0020      	movs	r0, r4
 800143e:	f000 fbf7 	bl	8001c30 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001442:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001444:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001446:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001448:	1d21      	adds	r1, r4, #4
 800144a:	f7ff ffbd 	bl	80013c8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800144e:	2301      	movs	r3, #1
  return HAL_OK;
 8001450:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001452:	702b      	strb	r3, [r5, #0]
}
 8001454:	bd70      	pop	{r4, r5, r6, pc}

08001456 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001456:	2201      	movs	r2, #1
 8001458:	6803      	ldr	r3, [r0, #0]
 800145a:	68d9      	ldr	r1, [r3, #12]
}
 800145c:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800145e:	4311      	orrs	r1, r2
 8001460:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8001462:	6819      	ldr	r1, [r3, #0]
 8001464:	430a      	orrs	r2, r1
 8001466:	601a      	str	r2, [r3, #0]
}
 8001468:	4770      	bx	lr
	...

0800146c <HAL_TIM_ConfigClockSource>:
{
 800146c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800146e:	0004      	movs	r4, r0
 8001470:	2202      	movs	r2, #2
 8001472:	3434      	adds	r4, #52	; 0x34
 8001474:	7825      	ldrb	r5, [r4, #0]
{
 8001476:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001478:	0010      	movs	r0, r2
 800147a:	2d01      	cmp	r5, #1
 800147c:	d019      	beq.n	80014b2 <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 800147e:	001d      	movs	r5, r3
  __HAL_LOCK(htim);
 8001480:	2701      	movs	r7, #1
  tmpsmcr = htim->Instance->SMCR;
 8001482:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001484:	3535      	adds	r5, #53	; 0x35
  __HAL_LOCK(htim);
 8001486:	7027      	strb	r7, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001488:	702a      	strb	r2, [r5, #0]
  tmpsmcr = htim->Instance->SMCR;
 800148a:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800148c:	4853      	ldr	r0, [pc, #332]	; (80015dc <HAL_TIM_ConfigClockSource+0x170>)
 800148e:	4002      	ands	r2, r0
  htim->Instance->SMCR = tmpsmcr;
 8001490:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8001492:	680a      	ldr	r2, [r1, #0]
 8001494:	2a40      	cmp	r2, #64	; 0x40
 8001496:	d100      	bne.n	800149a <HAL_TIM_ConfigClockSource+0x2e>
 8001498:	e077      	b.n	800158a <HAL_TIM_ConfigClockSource+0x11e>
 800149a:	d816      	bhi.n	80014ca <HAL_TIM_ConfigClockSource+0x5e>
 800149c:	2a10      	cmp	r2, #16
 800149e:	d100      	bne.n	80014a2 <HAL_TIM_ConfigClockSource+0x36>
 80014a0:	e08f      	b.n	80015c2 <HAL_TIM_ConfigClockSource+0x156>
 80014a2:	d807      	bhi.n	80014b4 <HAL_TIM_ConfigClockSource+0x48>
 80014a4:	2a00      	cmp	r2, #0
 80014a6:	d100      	bne.n	80014aa <HAL_TIM_ConfigClockSource+0x3e>
 80014a8:	e085      	b.n	80015b6 <HAL_TIM_ConfigClockSource+0x14a>
  htim->State = HAL_TIM_STATE_READY;
 80014aa:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80014ac:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80014ae:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80014b0:	7020      	strb	r0, [r4, #0]
}
 80014b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 80014b4:	2a20      	cmp	r2, #32
 80014b6:	d100      	bne.n	80014ba <HAL_TIM_ConfigClockSource+0x4e>
 80014b8:	e089      	b.n	80015ce <HAL_TIM_ConfigClockSource+0x162>
 80014ba:	2a30      	cmp	r2, #48	; 0x30
 80014bc:	d1f5      	bne.n	80014aa <HAL_TIM_ConfigClockSource+0x3e>
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80014be:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 80014c0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80014c2:	438a      	bics	r2, r1
 80014c4:	0011      	movs	r1, r2
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80014c6:	2237      	movs	r2, #55	; 0x37
 80014c8:	e047      	b.n	800155a <HAL_TIM_ConfigClockSource+0xee>
  switch (sClockSourceConfig->ClockSource)
 80014ca:	2a70      	cmp	r2, #112	; 0x70
 80014cc:	d038      	beq.n	8001540 <HAL_TIM_ConfigClockSource+0xd4>
 80014ce:	d81b      	bhi.n	8001508 <HAL_TIM_ConfigClockSource+0x9c>
 80014d0:	2a50      	cmp	r2, #80	; 0x50
 80014d2:	d044      	beq.n	800155e <HAL_TIM_ConfigClockSource+0xf2>
 80014d4:	2a60      	cmp	r2, #96	; 0x60
 80014d6:	d1e8      	bne.n	80014aa <HAL_TIM_ConfigClockSource+0x3e>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80014d8:	2610      	movs	r6, #16
 80014da:	6a18      	ldr	r0, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80014dc:	684a      	ldr	r2, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80014de:	43b0      	bics	r0, r6
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80014e0:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80014e2:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80014e4:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80014e6:	4f3e      	ldr	r7, [pc, #248]	; (80015e0 <HAL_TIM_ConfigClockSource+0x174>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80014e8:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80014ea:	403e      	ands	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80014ec:	4331      	orrs	r1, r6
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80014ee:	26a0      	movs	r6, #160	; 0xa0
  tmpccer = TIMx->CCER;
 80014f0:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 80014f2:	6199      	str	r1, [r3, #24]
   tmpsmcr &= ~TIM_SMCR_TS;
 80014f4:	2170      	movs	r1, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80014f6:	43b0      	bics	r0, r6
  tmpccer |= (TIM_ICPolarity << 4U);
 80014f8:	0112      	lsls	r2, r2, #4
 80014fa:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 80014fc:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80014fe:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001500:	438a      	bics	r2, r1
 8001502:	0011      	movs	r1, r2
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001504:	2267      	movs	r2, #103	; 0x67
 8001506:	e028      	b.n	800155a <HAL_TIM_ConfigClockSource+0xee>
  switch (sClockSourceConfig->ClockSource)
 8001508:	2080      	movs	r0, #128	; 0x80
 800150a:	0140      	lsls	r0, r0, #5
 800150c:	4282      	cmp	r2, r0
 800150e:	d012      	beq.n	8001536 <HAL_TIM_ConfigClockSource+0xca>
 8001510:	2080      	movs	r0, #128	; 0x80
 8001512:	0180      	lsls	r0, r0, #6
 8001514:	4282      	cmp	r2, r0
 8001516:	d1c8      	bne.n	80014aa <HAL_TIM_ConfigClockSource+0x3e>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8001518:	689a      	ldr	r2, [r3, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800151a:	4832      	ldr	r0, [pc, #200]	; (80015e4 <HAL_TIM_ConfigClockSource+0x178>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800151c:	684e      	ldr	r6, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800151e:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001520:	688a      	ldr	r2, [r1, #8]
 8001522:	68c9      	ldr	r1, [r1, #12]
 8001524:	4332      	orrs	r2, r6
 8001526:	0209      	lsls	r1, r1, #8
 8001528:	430a      	orrs	r2, r1
 800152a:	4302      	orrs	r2, r0

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800152c:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800152e:	2280      	movs	r2, #128	; 0x80
 8001530:	6899      	ldr	r1, [r3, #8]
 8001532:	01d2      	lsls	r2, r2, #7
 8001534:	e011      	b.n	800155a <HAL_TIM_ConfigClockSource+0xee>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001536:	2107      	movs	r1, #7
 8001538:	689a      	ldr	r2, [r3, #8]
 800153a:	438a      	bics	r2, r1
   TIMx->SMCR = tmpsmcr;
 800153c:	609a      	str	r2, [r3, #8]
 800153e:	e7b4      	b.n	80014aa <HAL_TIM_ConfigClockSource+0x3e>
  tmpsmcr = TIMx->SMCR;
 8001540:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001542:	4828      	ldr	r0, [pc, #160]	; (80015e4 <HAL_TIM_ConfigClockSource+0x178>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001544:	684e      	ldr	r6, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001546:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001548:	688a      	ldr	r2, [r1, #8]
 800154a:	68c9      	ldr	r1, [r1, #12]
 800154c:	4332      	orrs	r2, r6
 800154e:	0209      	lsls	r1, r1, #8
 8001550:	430a      	orrs	r2, r1
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001552:	2177      	movs	r1, #119	; 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001554:	4302      	orrs	r2, r0
  TIMx->SMCR = tmpsmcr;
 8001556:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001558:	689a      	ldr	r2, [r3, #8]
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800155a:	430a      	orrs	r2, r1
 800155c:	e7ee      	b.n	800153c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800155e:	6848      	ldr	r0, [r1, #4]
 8001560:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8001562:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001564:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001566:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001568:	43be      	bics	r6, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800156a:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800156c:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800156e:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001570:	43be      	bics	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001572:	4332      	orrs	r2, r6
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001574:	260a      	movs	r6, #10
 8001576:	43b1      	bics	r1, r6
  tmpccer |= TIM_ICPolarity;
 8001578:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800157a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800157c:	6219      	str	r1, [r3, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 800157e:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 8001580:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001582:	438a      	bics	r2, r1
 8001584:	0011      	movs	r1, r2
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001586:	2257      	movs	r2, #87	; 0x57
 8001588:	e7e7      	b.n	800155a <HAL_TIM_ConfigClockSource+0xee>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800158a:	6848      	ldr	r0, [r1, #4]
 800158c:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 800158e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001590:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001592:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001594:	43be      	bics	r6, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001596:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001598:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800159a:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800159c:	43be      	bics	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800159e:	4332      	orrs	r2, r6
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80015a0:	260a      	movs	r6, #10
 80015a2:	43b1      	bics	r1, r6
  tmpccer |= TIM_ICPolarity;
 80015a4:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80015a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80015a8:	6219      	str	r1, [r3, #32]
   tmpsmcr &= ~TIM_SMCR_TS;
 80015aa:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 80015ac:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80015ae:	438a      	bics	r2, r1
 80015b0:	0011      	movs	r1, r2
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80015b2:	2247      	movs	r2, #71	; 0x47
 80015b4:	e7d1      	b.n	800155a <HAL_TIM_ConfigClockSource+0xee>
   tmpsmcr &= ~TIM_SMCR_TS;
 80015b6:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 80015b8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80015ba:	438a      	bics	r2, r1
 80015bc:	0011      	movs	r1, r2
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80015be:	2207      	movs	r2, #7
 80015c0:	e7cb      	b.n	800155a <HAL_TIM_ConfigClockSource+0xee>
   tmpsmcr &= ~TIM_SMCR_TS;
 80015c2:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 80015c4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80015c6:	438a      	bics	r2, r1
 80015c8:	0011      	movs	r1, r2
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80015ca:	2217      	movs	r2, #23
 80015cc:	e7c5      	b.n	800155a <HAL_TIM_ConfigClockSource+0xee>
   tmpsmcr &= ~TIM_SMCR_TS;
 80015ce:	2170      	movs	r1, #112	; 0x70
   tmpsmcr = TIMx->SMCR;
 80015d0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80015d2:	438a      	bics	r2, r1
 80015d4:	0011      	movs	r1, r2
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80015d6:	2227      	movs	r2, #39	; 0x27
 80015d8:	e7bf      	b.n	800155a <HAL_TIM_ConfigClockSource+0xee>
 80015da:	46c0      	nop			; (mov r8, r8)
 80015dc:	ffff0088 	.word	0xffff0088
 80015e0:	ffff0fff 	.word	0xffff0fff
 80015e4:	ffff00ff 	.word	0xffff00ff

080015e8 <HAL_TIM_PeriodElapsedCallback>:
 80015e8:	4770      	bx	lr

080015ea <HAL_TIM_OC_DelayElapsedCallback>:
 80015ea:	4770      	bx	lr

080015ec <HAL_TIM_IC_CaptureCallback>:
 80015ec:	4770      	bx	lr

080015ee <HAL_TIM_PWM_PulseFinishedCallback>:
 80015ee:	4770      	bx	lr

080015f0 <HAL_TIM_TriggerCallback>:
 80015f0:	4770      	bx	lr

080015f2 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015f2:	2202      	movs	r2, #2
 80015f4:	6803      	ldr	r3, [r0, #0]
{
 80015f6:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015f8:	6919      	ldr	r1, [r3, #16]
{
 80015fa:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015fc:	4211      	tst	r1, r2
 80015fe:	d00d      	beq.n	800161c <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001600:	68d9      	ldr	r1, [r3, #12]
 8001602:	4211      	tst	r1, r2
 8001604:	d00a      	beq.n	800161c <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001606:	3a05      	subs	r2, #5
 8001608:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800160a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800160c:	3204      	adds	r2, #4
 800160e:	7502      	strb	r2, [r0, #20]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001610:	079b      	lsls	r3, r3, #30
 8001612:	d05e      	beq.n	80016d2 <HAL_TIM_IRQHandler+0xe0>
          HAL_TIM_IC_CaptureCallback(htim);
 8001614:	f7ff ffea 	bl	80015ec <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001618:	2300      	movs	r3, #0
 800161a:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800161c:	2204      	movs	r2, #4
 800161e:	6823      	ldr	r3, [r4, #0]
 8001620:	6919      	ldr	r1, [r3, #16]
 8001622:	4211      	tst	r1, r2
 8001624:	d010      	beq.n	8001648 <HAL_TIM_IRQHandler+0x56>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001626:	68d9      	ldr	r1, [r3, #12]
 8001628:	4211      	tst	r1, r2
 800162a:	d00d      	beq.n	8001648 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800162c:	3a09      	subs	r2, #9
 800162e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001630:	3207      	adds	r2, #7
 8001632:	7522      	strb	r2, [r4, #20]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001634:	699a      	ldr	r2, [r3, #24]
 8001636:	23c0      	movs	r3, #192	; 0xc0
 8001638:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800163a:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800163c:	421a      	tst	r2, r3
 800163e:	d04e      	beq.n	80016de <HAL_TIM_IRQHandler+0xec>
        HAL_TIM_IC_CaptureCallback(htim);
 8001640:	f7ff ffd4 	bl	80015ec <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001644:	2300      	movs	r3, #0
 8001646:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001648:	2208      	movs	r2, #8
 800164a:	6823      	ldr	r3, [r4, #0]
 800164c:	6919      	ldr	r1, [r3, #16]
 800164e:	4211      	tst	r1, r2
 8001650:	d00e      	beq.n	8001670 <HAL_TIM_IRQHandler+0x7e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001652:	68d9      	ldr	r1, [r3, #12]
 8001654:	4211      	tst	r1, r2
 8001656:	d00b      	beq.n	8001670 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001658:	3a11      	subs	r2, #17
 800165a:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800165c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800165e:	320d      	adds	r2, #13
 8001660:	7522      	strb	r2, [r4, #20]
        HAL_TIM_IC_CaptureCallback(htim);
 8001662:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001664:	079b      	lsls	r3, r3, #30
 8001666:	d040      	beq.n	80016ea <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 8001668:	f7ff ffc0 	bl	80015ec <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800166c:	2300      	movs	r3, #0
 800166e:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001670:	2210      	movs	r2, #16
 8001672:	6823      	ldr	r3, [r4, #0]
 8001674:	6919      	ldr	r1, [r3, #16]
 8001676:	4211      	tst	r1, r2
 8001678:	d010      	beq.n	800169c <HAL_TIM_IRQHandler+0xaa>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800167a:	68d9      	ldr	r1, [r3, #12]
 800167c:	4211      	tst	r1, r2
 800167e:	d00d      	beq.n	800169c <HAL_TIM_IRQHandler+0xaa>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001680:	3a21      	subs	r2, #33	; 0x21
 8001682:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001684:	3219      	adds	r2, #25
 8001686:	7522      	strb	r2, [r4, #20]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001688:	69da      	ldr	r2, [r3, #28]
 800168a:	23c0      	movs	r3, #192	; 0xc0
 800168c:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800168e:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001690:	421a      	tst	r2, r3
 8001692:	d030      	beq.n	80016f6 <HAL_TIM_IRQHandler+0x104>
        HAL_TIM_IC_CaptureCallback(htim);
 8001694:	f7ff ffaa 	bl	80015ec <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001698:	2300      	movs	r3, #0
 800169a:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800169c:	2201      	movs	r2, #1
 800169e:	6823      	ldr	r3, [r4, #0]
 80016a0:	6919      	ldr	r1, [r3, #16]
 80016a2:	4211      	tst	r1, r2
 80016a4:	d007      	beq.n	80016b6 <HAL_TIM_IRQHandler+0xc4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80016a6:	68d9      	ldr	r1, [r3, #12]
 80016a8:	4211      	tst	r1, r2
 80016aa:	d004      	beq.n	80016b6 <HAL_TIM_IRQHandler+0xc4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80016ac:	3a03      	subs	r2, #3
 80016ae:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80016b0:	0020      	movs	r0, r4
 80016b2:	f7ff ff99 	bl	80015e8 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80016b6:	2240      	movs	r2, #64	; 0x40
 80016b8:	6823      	ldr	r3, [r4, #0]
 80016ba:	6919      	ldr	r1, [r3, #16]
 80016bc:	4211      	tst	r1, r2
 80016be:	d007      	beq.n	80016d0 <HAL_TIM_IRQHandler+0xde>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80016c0:	68d9      	ldr	r1, [r3, #12]
 80016c2:	4211      	tst	r1, r2
 80016c4:	d004      	beq.n	80016d0 <HAL_TIM_IRQHandler+0xde>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80016c6:	3a81      	subs	r2, #129	; 0x81
 80016c8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80016ca:	0020      	movs	r0, r4
 80016cc:	f7ff ff90 	bl	80015f0 <HAL_TIM_TriggerCallback>
}
 80016d0:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80016d2:	f7ff ff8a 	bl	80015ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016d6:	0020      	movs	r0, r4
 80016d8:	f7ff ff89 	bl	80015ee <HAL_TIM_PWM_PulseFinishedCallback>
 80016dc:	e79c      	b.n	8001618 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016de:	f7ff ff84 	bl	80015ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016e2:	0020      	movs	r0, r4
 80016e4:	f7ff ff83 	bl	80015ee <HAL_TIM_PWM_PulseFinishedCallback>
 80016e8:	e7ac      	b.n	8001644 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016ea:	f7ff ff7e 	bl	80015ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016ee:	0020      	movs	r0, r4
 80016f0:	f7ff ff7d 	bl	80015ee <HAL_TIM_PWM_PulseFinishedCallback>
 80016f4:	e7ba      	b.n	800166c <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016f6:	f7ff ff78 	bl	80015ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016fa:	0020      	movs	r0, r4
 80016fc:	f7ff ff77 	bl	80015ee <HAL_TIM_PWM_PulseFinishedCallback>
 8001700:	e7ca      	b.n	8001698 <HAL_TIM_IRQHandler+0xa6>

08001702 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001702:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8001704:	0004      	movs	r4, r0
 8001706:	3434      	adds	r4, #52	; 0x34
 8001708:	7822      	ldrb	r2, [r4, #0]
{
 800170a:	0003      	movs	r3, r0
 800170c:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 800170e:	2a01      	cmp	r2, #1
 8001710:	d017      	beq.n	8001742 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001712:	001d      	movs	r5, r3

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001714:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001716:	3535      	adds	r5, #53	; 0x35
 8001718:	7028      	strb	r0, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800171a:	685a      	ldr	r2, [r3, #4]
 800171c:	306e      	adds	r0, #110	; 0x6e
 800171e:	4382      	bics	r2, r0
 8001720:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001722:	685a      	ldr	r2, [r3, #4]
 8001724:	6808      	ldr	r0, [r1, #0]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001726:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8001728:	4302      	orrs	r2, r0
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800172a:	2080      	movs	r0, #128	; 0x80
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800172c:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800172e:	689a      	ldr	r2, [r3, #8]
 8001730:	4382      	bics	r2, r0
 8001732:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001734:	689a      	ldr	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
  
  __HAL_UNLOCK(htim);
 8001736:	2000      	movs	r0, #0
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001738:	430a      	orrs	r2, r1
 800173a:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 800173c:	2301      	movs	r3, #1
 800173e:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8001740:	7020      	strb	r0, [r4, #0]
  
  return HAL_OK;
}  
 8001742:	bd30      	pop	{r4, r5, pc}

08001744 <write_lcd>:

/* write_lcd -> write data or comand to lcd */


  void write_lcd(uint8_t data, uint8_t cmd_data)
 {
 8001744:	b510      	push	{r4, lr}
 8001746:	000a      	movs	r2, r1
 8001748:	0004      	movs	r4, r0

		if (cmd_data) HAL_GPIO_WritePin(RS, GPIO_PIN_SET);
 800174a:	2900      	cmp	r1, #0
 800174c:	d000      	beq.n	8001750 <write_lcd+0xc>
 800174e:	2201      	movs	r2, #1
		else						HAL_GPIO_WritePin(RS, GPIO_PIN_RESET);
 8001750:	2180      	movs	r1, #128	; 0x80
 8001752:	20a0      	movs	r0, #160	; 0xa0
 8001754:	0209      	lsls	r1, r1, #8
 8001756:	05c0      	lsls	r0, r0, #23
 8001758:	f7fe febe 	bl	80004d8 <HAL_GPIO_WritePin>

		if(data & 0x80)	HAL_GPIO_WritePin(D7, GPIO_PIN_SET);
 800175c:	b263      	sxtb	r3, r4
 800175e:	2201      	movs	r2, #1
 8001760:	2b00      	cmp	r3, #0
 8001762:	db00      	blt.n	8001766 <write_lcd+0x22>
		else						HAL_GPIO_WritePin(D7, GPIO_PIN_RESET);
 8001764:	2200      	movs	r2, #0
 8001766:	2180      	movs	r1, #128	; 0x80
 8001768:	20a0      	movs	r0, #160	; 0xa0
 800176a:	0049      	lsls	r1, r1, #1
 800176c:	05c0      	lsls	r0, r0, #23
 800176e:	f7fe feb3 	bl	80004d8 <HAL_GPIO_WritePin>
		if(data & 0x40)	HAL_GPIO_WritePin(D6, GPIO_PIN_SET);
 8001772:	2240      	movs	r2, #64	; 0x40
 8001774:	4022      	ands	r2, r4
 8001776:	d000      	beq.n	800177a <write_lcd+0x36>
 8001778:	2201      	movs	r2, #1
		else						HAL_GPIO_WritePin(D6, GPIO_PIN_RESET);
 800177a:	2180      	movs	r1, #128	; 0x80
 800177c:	20a0      	movs	r0, #160	; 0xa0
 800177e:	0089      	lsls	r1, r1, #2
 8001780:	05c0      	lsls	r0, r0, #23
 8001782:	f7fe fea9 	bl	80004d8 <HAL_GPIO_WritePin>
		if(data & 0x20)	HAL_GPIO_WritePin(D5, GPIO_PIN_SET);
 8001786:	2220      	movs	r2, #32
 8001788:	4022      	ands	r2, r4
 800178a:	d000      	beq.n	800178e <write_lcd+0x4a>
 800178c:	2201      	movs	r2, #1
		else						HAL_GPIO_WritePin(D5, GPIO_PIN_RESET);
 800178e:	2180      	movs	r1, #128	; 0x80
 8001790:	20a0      	movs	r0, #160	; 0xa0
 8001792:	00c9      	lsls	r1, r1, #3
 8001794:	05c0      	lsls	r0, r0, #23
 8001796:	f7fe fe9f 	bl	80004d8 <HAL_GPIO_WritePin>
		if(data & 0x10)	HAL_GPIO_WritePin(D4, GPIO_PIN_SET);
 800179a:	2210      	movs	r2, #16
 800179c:	4022      	ands	r2, r4
 800179e:	d000      	beq.n	80017a2 <write_lcd+0x5e>
 80017a0:	2201      	movs	r2, #1
		else						HAL_GPIO_WritePin(D4, GPIO_PIN_RESET);
 80017a2:	2180      	movs	r1, #128	; 0x80
 80017a4:	20a0      	movs	r0, #160	; 0xa0
 80017a6:	0109      	lsls	r1, r1, #4
 80017a8:	05c0      	lsls	r0, r0, #23
 80017aa:	f7fe fe95 	bl	80004d8 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(EN, GPIO_PIN_SET);
 80017ae:	2180      	movs	r1, #128	; 0x80
 80017b0:	20a0      	movs	r0, #160	; 0xa0
 80017b2:	2201      	movs	r2, #1
 80017b4:	0149      	lsls	r1, r1, #5
 80017b6:	05c0      	lsls	r0, r0, #23
 80017b8:	f7fe fe8e 	bl	80004d8 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80017bc:	2002      	movs	r0, #2
 80017be:	f7fe fd61 	bl	8000284 <HAL_Delay>
		HAL_GPIO_WritePin(EN, GPIO_PIN_RESET);
 80017c2:	2180      	movs	r1, #128	; 0x80
 80017c4:	20a0      	movs	r0, #160	; 0xa0
 80017c6:	2200      	movs	r2, #0
 80017c8:	0149      	lsls	r1, r1, #5
 80017ca:	05c0      	lsls	r0, r0, #23
 80017cc:	f7fe fe84 	bl	80004d8 <HAL_GPIO_WritePin>

		if(data & 0x08)	HAL_GPIO_WritePin(D7, GPIO_PIN_SET);
 80017d0:	2208      	movs	r2, #8
 80017d2:	4022      	ands	r2, r4
 80017d4:	d000      	beq.n	80017d8 <write_lcd+0x94>
 80017d6:	2201      	movs	r2, #1
		else						HAL_GPIO_WritePin(D7, GPIO_PIN_RESET);
 80017d8:	2180      	movs	r1, #128	; 0x80
 80017da:	20a0      	movs	r0, #160	; 0xa0
 80017dc:	0049      	lsls	r1, r1, #1
 80017de:	05c0      	lsls	r0, r0, #23
 80017e0:	f7fe fe7a 	bl	80004d8 <HAL_GPIO_WritePin>
		if(data & 0x04)	HAL_GPIO_WritePin(D6, GPIO_PIN_SET);
 80017e4:	2204      	movs	r2, #4
 80017e6:	4022      	ands	r2, r4
 80017e8:	d000      	beq.n	80017ec <write_lcd+0xa8>
 80017ea:	2201      	movs	r2, #1
		else						HAL_GPIO_WritePin(D6, GPIO_PIN_RESET);
 80017ec:	2180      	movs	r1, #128	; 0x80
 80017ee:	20a0      	movs	r0, #160	; 0xa0
 80017f0:	0089      	lsls	r1, r1, #2
 80017f2:	05c0      	lsls	r0, r0, #23
 80017f4:	f7fe fe70 	bl	80004d8 <HAL_GPIO_WritePin>
		if(data & 0x02)	HAL_GPIO_WritePin(D5, GPIO_PIN_SET);
 80017f8:	2202      	movs	r2, #2
 80017fa:	4022      	ands	r2, r4
 80017fc:	d000      	beq.n	8001800 <write_lcd+0xbc>
 80017fe:	2201      	movs	r2, #1
		else						HAL_GPIO_WritePin(D5, GPIO_PIN_RESET);
 8001800:	2180      	movs	r1, #128	; 0x80
 8001802:	20a0      	movs	r0, #160	; 0xa0
 8001804:	00c9      	lsls	r1, r1, #3
 8001806:	05c0      	lsls	r0, r0, #23
 8001808:	f7fe fe66 	bl	80004d8 <HAL_GPIO_WritePin>
		if(data & 0x01)	HAL_GPIO_WritePin(D4, GPIO_PIN_SET);
 800180c:	2201      	movs	r2, #1
 800180e:	4014      	ands	r4, r2
 8001810:	d017      	beq.n	8001842 <write_lcd+0xfe>
		else						HAL_GPIO_WritePin(D4, GPIO_PIN_RESET);
 8001812:	2180      	movs	r1, #128	; 0x80
 8001814:	20a0      	movs	r0, #160	; 0xa0
 8001816:	0109      	lsls	r1, r1, #4
 8001818:	05c0      	lsls	r0, r0, #23
 800181a:	f7fe fe5d 	bl	80004d8 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(EN, GPIO_PIN_SET);
 800181e:	2180      	movs	r1, #128	; 0x80
 8001820:	20a0      	movs	r0, #160	; 0xa0
 8001822:	2201      	movs	r2, #1
 8001824:	0149      	lsls	r1, r1, #5
 8001826:	05c0      	lsls	r0, r0, #23
 8001828:	f7fe fe56 	bl	80004d8 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 800182c:	2002      	movs	r0, #2
 800182e:	f7fe fd29 	bl	8000284 <HAL_Delay>
		HAL_GPIO_WritePin(EN, GPIO_PIN_RESET);
 8001832:	2180      	movs	r1, #128	; 0x80
 8001834:	20a0      	movs	r0, #160	; 0xa0
 8001836:	2200      	movs	r2, #0
 8001838:	0149      	lsls	r1, r1, #5
 800183a:	05c0      	lsls	r0, r0, #23
 800183c:	f7fe fe4c 	bl	80004d8 <HAL_GPIO_WritePin>

 }
 8001840:	bd10      	pop	{r4, pc}
		else						HAL_GPIO_WritePin(D4, GPIO_PIN_RESET);
 8001842:	0022      	movs	r2, r4
 8001844:	e7e5      	b.n	8001812 <write_lcd+0xce>

08001846 <string_lcd>:

 /* string_lcd -> write a string data to LCD */
  void string_lcd (char *string)
 {
 8001846:	b510      	push	{r4, lr}
 8001848:	0004      	movs	r4, r0
	 while(*string) write_lcd(*string++, 1);
 800184a:	7820      	ldrb	r0, [r4, #0]
 800184c:	2800      	cmp	r0, #0
 800184e:	d100      	bne.n	8001852 <string_lcd+0xc>
 }
 8001850:	bd10      	pop	{r4, pc}
	 while(*string) write_lcd(*string++, 1);
 8001852:	2101      	movs	r1, #1
 8001854:	3401      	adds	r4, #1
 8001856:	f7ff ff75 	bl	8001744 <write_lcd>
 800185a:	e7f6      	b.n	800184a <string_lcd+0x4>

0800185c <init_LCD>:

 /* LCD_init -> initialize LCD 4bits */
  void init_LCD(void)
 {
 800185c:	b513      	push	{r0, r1, r4, lr}
	uint8_t i, buf[6] = {0x33, 0x32, 0x28, 0x06, 0x0c, 0x01};
 800185e:	2333      	movs	r3, #51	; 0x33
 8001860:	466a      	mov	r2, sp
 8001862:	2400      	movs	r4, #0
 8001864:	7013      	strb	r3, [r2, #0]
 8001866:	3b01      	subs	r3, #1
 8001868:	7053      	strb	r3, [r2, #1]
 800186a:	3b0a      	subs	r3, #10
 800186c:	7093      	strb	r3, [r2, #2]
 800186e:	3b22      	subs	r3, #34	; 0x22
 8001870:	70d3      	strb	r3, [r2, #3]
 8001872:	3306      	adds	r3, #6
 8001874:	7113      	strb	r3, [r2, #4]
 8001876:	3b0b      	subs	r3, #11
 8001878:	7153      	strb	r3, [r2, #5]
	for(i=0; i<6; i++) write_lcd(buf[i],0);
 800187a:	466b      	mov	r3, sp
 800187c:	2100      	movs	r1, #0
 800187e:	5d18      	ldrb	r0, [r3, r4]
 8001880:	3401      	adds	r4, #1
 8001882:	f7ff ff5f 	bl	8001744 <write_lcd>
 8001886:	2c06      	cmp	r4, #6
 8001888:	d1f7      	bne.n	800187a <init_LCD+0x1e>
 }
 800188a:	bd13      	pop	{r0, r1, r4, pc}

0800188c <escrita_relogio>:
{
	 write_lcd(0x01,0);
}

void escrita_relogio()
{
 800188c:	b510      	push	{r4, lr}
		write_lcd(0x83,0);
 800188e:	2100      	movs	r1, #0
 8001890:	2083      	movs	r0, #131	; 0x83
 8001892:	f7ff ff57 	bl	8001744 <write_lcd>
	  	string_lcd("  :  :  ");
 8001896:	480e      	ldr	r0, [pc, #56]	; (80018d0 <escrita_relogio+0x44>)
 8001898:	f7ff ffd5 	bl	8001846 <string_lcd>
	  	write_lcd(0xC3,0);
 800189c:	2100      	movs	r1, #0
 800189e:	20c3      	movs	r0, #195	; 0xc3
 80018a0:	f7ff ff50 	bl	8001744 <write_lcd>
	  	string_lcd("  /  /  ");
 80018a4:	480b      	ldr	r0, [pc, #44]	; (80018d4 <escrita_relogio+0x48>)
 80018a6:	f7ff ffce 	bl	8001846 <string_lcd>

	  	/* inicializao RTC */
	  	rtc_adj[0] = 0x00;  //endereo do registrador
 80018aa:	2200      	movs	r2, #0
 80018ac:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <escrita_relogio+0x4c>)
 80018ae:	701a      	strb	r2, [r3, #0]
	  	rtc_adj[1] = 0x00;	//segundos
 80018b0:	705a      	strb	r2, [r3, #1]
	  	rtc_adj[2] = 0x46;	//minutos
 80018b2:	3246      	adds	r2, #70	; 0x46
 80018b4:	709a      	strb	r2, [r3, #2]
	  	rtc_adj[3] = 0x09;	//hora
 80018b6:	3a3d      	subs	r2, #61	; 0x3d
 80018b8:	70da      	strb	r2, [r3, #3]
	  	rtc_adj[4] = 0x02;	//dia da semana
 80018ba:	3a07      	subs	r2, #7
 80018bc:	711a      	strb	r2, [r3, #4]
	  	rtc_adj[5] = 0x02;	//dia
 80018be:	715a      	strb	r2, [r3, #5]
	  	rtc_adj[6] = 0x04;	//ms
 80018c0:	3202      	adds	r2, #2
 80018c2:	719a      	strb	r2, [r3, #6]
	  	rtc_adj[7] = 0x18;	//ano
 80018c4:	3214      	adds	r2, #20
 80018c6:	71da      	strb	r2, [r3, #7]
	  	rtc_adj[8] = 0x10;	//controle
 80018c8:	3a08      	subs	r2, #8
 80018ca:	721a      	strb	r2, [r3, #8]

	  	//HAL_I2C_Master_Transmit(&hi2c1, 0xD0, rtc_adj, 9, 20);
	  	//HAL_I2C_Master_Transmit(&hi2c1, 0xD0, rtc_init, 2, 20);


}
 80018cc:	bd10      	pop	{r4, pc}
 80018ce:	46c0      	nop			; (mov r8, r8)
 80018d0:	08001da0 	.word	0x08001da0
 80018d4:	08001da9 	.word	0x08001da9
 80018d8:	2000007c 	.word	0x2000007c

080018dc <leitura_relogio>:

 void leitura_relogio()
 {
 80018dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}


	 /* leitura do RTC */
		  		HAL_I2C_Master_Transmit(&hi2c1, 0xD0, &rtc_radr, 1, 20); // envio do endereo do registrador
 80018de:	2614      	movs	r6, #20

		  		HAL_I2C_Master_Receive(&hi2c1, 0xD1, rtc_read, 8, 20); //

		  		write_lcd(0x83,0); //hora
		  		write_lcd(((rtc_read[2] & 0x30)>>4) + 0x30, 1);
 80018e0:	2703      	movs	r7, #3
		  		HAL_I2C_Master_Transmit(&hi2c1, 0xD0, &rtc_radr, 1, 20); // envio do endereo do registrador
 80018e2:	4d3c      	ldr	r5, [pc, #240]	; (80019d4 <leitura_relogio+0xf8>)
 80018e4:	9600      	str	r6, [sp, #0]
 80018e6:	2301      	movs	r3, #1
 80018e8:	4a3b      	ldr	r2, [pc, #236]	; (80019d8 <leitura_relogio+0xfc>)
 80018ea:	21d0      	movs	r1, #208	; 0xd0
 80018ec:	0028      	movs	r0, r5
 80018ee:	f7fe ff6f 	bl	80007d0 <HAL_I2C_Master_Transmit>
		  		HAL_I2C_Master_Receive(&hi2c1, 0xD1, rtc_read, 8, 20); //
 80018f2:	0028      	movs	r0, r5
		  		write_lcd((rtc_read[2] & 0x0F) + 0x30, 1);
 80018f4:	250f      	movs	r5, #15
		  		HAL_I2C_Master_Receive(&hi2c1, 0xD1, rtc_read, 8, 20); //
 80018f6:	4c39      	ldr	r4, [pc, #228]	; (80019dc <leitura_relogio+0x100>)
 80018f8:	2308      	movs	r3, #8
 80018fa:	0022      	movs	r2, r4
 80018fc:	9600      	str	r6, [sp, #0]
 80018fe:	21d1      	movs	r1, #209	; 0xd1
 8001900:	f7fe fffe 	bl	8000900 <HAL_I2C_Master_Receive>
		  		write_lcd(0x83,0); //hora
 8001904:	2100      	movs	r1, #0
 8001906:	2083      	movs	r0, #131	; 0x83
 8001908:	f7ff ff1c 	bl	8001744 <write_lcd>
		  		write_lcd(((rtc_read[2] & 0x30)>>4) + 0x30, 1);
 800190c:	78a0      	ldrb	r0, [r4, #2]
 800190e:	2101      	movs	r1, #1
 8001910:	1100      	asrs	r0, r0, #4
 8001912:	4038      	ands	r0, r7
 8001914:	3030      	adds	r0, #48	; 0x30
 8001916:	f7ff ff15 	bl	8001744 <write_lcd>
		  		write_lcd((rtc_read[2] & 0x0F) + 0x30, 1);
 800191a:	78a0      	ldrb	r0, [r4, #2]
 800191c:	2101      	movs	r1, #1
 800191e:	4028      	ands	r0, r5
 8001920:	3030      	adds	r0, #48	; 0x30
 8001922:	f7ff ff0f 	bl	8001744 <write_lcd>

		  		write_lcd(0x86, 0);	//minuto
 8001926:	2100      	movs	r1, #0
 8001928:	2086      	movs	r0, #134	; 0x86
 800192a:	f7ff ff0b 	bl	8001744 <write_lcd>
		  		write_lcd(((rtc_read[1] & 0x70 )>>4) + 0x30, 1);
 800192e:	7860      	ldrb	r0, [r4, #1]
 8001930:	3e0d      	subs	r6, #13
 8001932:	1100      	asrs	r0, r0, #4
 8001934:	4030      	ands	r0, r6
 8001936:	3030      	adds	r0, #48	; 0x30
 8001938:	2101      	movs	r1, #1
 800193a:	f7ff ff03 	bl	8001744 <write_lcd>
		  		write_lcd((rtc_read[1] & 0x0F) + 0x30, 1);
 800193e:	7860      	ldrb	r0, [r4, #1]
 8001940:	2101      	movs	r1, #1
 8001942:	4028      	ands	r0, r5
 8001944:	3030      	adds	r0, #48	; 0x30
 8001946:	f7ff fefd 	bl	8001744 <write_lcd>

		  		write_lcd(0x89, 0);	//segundos
 800194a:	2100      	movs	r1, #0
 800194c:	2089      	movs	r0, #137	; 0x89
 800194e:	f7ff fef9 	bl	8001744 <write_lcd>
		  		write_lcd(((rtc_read[0] & 0x70)>>4) + 0x30, 1);
 8001952:	7820      	ldrb	r0, [r4, #0]
 8001954:	2101      	movs	r1, #1
 8001956:	1100      	asrs	r0, r0, #4
 8001958:	4030      	ands	r0, r6
 800195a:	3030      	adds	r0, #48	; 0x30
 800195c:	f7ff fef2 	bl	8001744 <write_lcd>
		  		write_lcd((rtc_read[0] & 0x0F) + 0x30, 1);
 8001960:	7820      	ldrb	r0, [r4, #0]
 8001962:	2101      	movs	r1, #1
 8001964:	4028      	ands	r0, r5
 8001966:	3030      	adds	r0, #48	; 0x30
 8001968:	f7ff feec 	bl	8001744 <write_lcd>

		  		write_lcd(0xC3, 0);	//dia do ms
 800196c:	2100      	movs	r1, #0
 800196e:	20c3      	movs	r0, #195	; 0xc3
 8001970:	f7ff fee8 	bl	8001744 <write_lcd>
		  		write_lcd(((rtc_read[4] & 0x30)>>4) + 0x30, 1);
 8001974:	7920      	ldrb	r0, [r4, #4]
 8001976:	2101      	movs	r1, #1
 8001978:	1100      	asrs	r0, r0, #4
 800197a:	4038      	ands	r0, r7
 800197c:	3030      	adds	r0, #48	; 0x30
 800197e:	f7ff fee1 	bl	8001744 <write_lcd>
		  		write_lcd((rtc_read[4] & 0x0F) + 0x30, 1);
 8001982:	7920      	ldrb	r0, [r4, #4]
 8001984:	2101      	movs	r1, #1
 8001986:	4028      	ands	r0, r5
 8001988:	3030      	adds	r0, #48	; 0x30
 800198a:	f7ff fedb 	bl	8001744 <write_lcd>

		  		write_lcd(0xC6, 0);	// ms
 800198e:	2100      	movs	r1, #0
 8001990:	20c6      	movs	r0, #198	; 0xc6
 8001992:	f7ff fed7 	bl	8001744 <write_lcd>
		  		write_lcd(((rtc_read[5] & 0x70)>>4) + 0x30, 1);
 8001996:	7960      	ldrb	r0, [r4, #5]
 8001998:	2101      	movs	r1, #1
 800199a:	1100      	asrs	r0, r0, #4
 800199c:	4030      	ands	r0, r6
 800199e:	3030      	adds	r0, #48	; 0x30
 80019a0:	f7ff fed0 	bl	8001744 <write_lcd>
		  		write_lcd((rtc_read[5] & 0x0F) + 0x30, 1);
 80019a4:	7960      	ldrb	r0, [r4, #5]
 80019a6:	2101      	movs	r1, #1
 80019a8:	4028      	ands	r0, r5
 80019aa:	3030      	adds	r0, #48	; 0x30
 80019ac:	f7ff feca 	bl	8001744 <write_lcd>

		  		write_lcd(0xC9, 0);	//ano
 80019b0:	2100      	movs	r1, #0
 80019b2:	20c9      	movs	r0, #201	; 0xc9
 80019b4:	f7ff fec6 	bl	8001744 <write_lcd>
		  		write_lcd(((rtc_read[6] & 0x70)>>4) + 0x30, 1);
 80019b8:	79a0      	ldrb	r0, [r4, #6]
 80019ba:	2101      	movs	r1, #1
 80019bc:	1100      	asrs	r0, r0, #4
 80019be:	4030      	ands	r0, r6
 80019c0:	3030      	adds	r0, #48	; 0x30
 80019c2:	f7ff febf 	bl	8001744 <write_lcd>
		  		write_lcd((rtc_read[6] & 0x0F) + 0x30, 1);
 80019c6:	79a0      	ldrb	r0, [r4, #6]
 80019c8:	2101      	movs	r1, #1
 80019ca:	4028      	ands	r0, r5
 80019cc:	3030      	adds	r0, #48	; 0x30
 80019ce:	f7ff feb9 	bl	8001744 <write_lcd>

 }
 80019d2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80019d4:	20000028 	.word	0x20000028
 80019d8:	20000020 	.word	0x20000020
 80019dc:	20000074 	.word	0x20000074

080019e0 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019e0:	4920      	ldr	r1, [pc, #128]	; (8001a64 <SystemClock_Config+0x84>)
 80019e2:	4a21      	ldr	r2, [pc, #132]	; (8001a68 <SystemClock_Config+0x88>)
 80019e4:	680b      	ldr	r3, [r1, #0]
{
 80019e6:	b510      	push	{r4, lr}
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019e8:	401a      	ands	r2, r3
 80019ea:	2380      	movs	r3, #128	; 0x80
 80019ec:	011b      	lsls	r3, r3, #4
 80019ee:	4313      	orrs	r3, r2
 80019f0:	600b      	str	r3, [r1, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80019f2:	2310      	movs	r3, #16
{
 80019f4:	b09c      	sub	sp, #112	; 0x70
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80019f6:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80019f8:	22a0      	movs	r2, #160	; 0xa0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80019fa:	3b0f      	subs	r3, #15
 80019fc:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80019fe:	2300      	movs	r3, #0
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8001a00:	0212      	lsls	r2, r2, #8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a02:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001a04:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8001a06:	9217      	str	r2, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a08:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a0a:	f7ff f895 	bl	8000b38 <HAL_RCC_OscConfig>
 8001a0e:	1e01      	subs	r1, r0, #0
 8001a10:	d000      	beq.n	8001a14 <SystemClock_Config+0x34>
 8001a12:	e7fe      	b.n	8001a12 <SystemClock_Config+0x32>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a14:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001a16:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a18:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a1a:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a1c:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a1e:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a20:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a22:	f7ff fb35 	bl	8001090 <HAL_RCC_ClockConfig>
 8001a26:	2800      	cmp	r0, #0
 8001a28:	d000      	beq.n	8001a2c <SystemClock_Config+0x4c>
 8001a2a:	e7fe      	b.n	8001a2a <SystemClock_Config+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001a2c:	2308      	movs	r3, #8
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001a2e:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a30:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001a32:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a34:	f7ff fbea 	bl	800120c <HAL_RCCEx_PeriphCLKConfig>
 8001a38:	1e04      	subs	r4, r0, #0
 8001a3a:	d000      	beq.n	8001a3e <SystemClock_Config+0x5e>
 8001a3c:	e7fe      	b.n	8001a3c <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001a3e:	f7ff fbdf 	bl	8001200 <HAL_RCC_GetHCLKFreq>
 8001a42:	21fa      	movs	r1, #250	; 0xfa
 8001a44:	0089      	lsls	r1, r1, #2
 8001a46:	f7fe fb5f 	bl	8000108 <__udivsi3>
 8001a4a:	f7fe fc61 	bl	8000310 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001a4e:	2004      	movs	r0, #4
 8001a50:	f7fe fc78 	bl	8000344 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001a54:	2001      	movs	r0, #1
 8001a56:	0022      	movs	r2, r4
 8001a58:	0021      	movs	r1, r4
 8001a5a:	4240      	negs	r0, r0
 8001a5c:	f7fe fc1e 	bl	800029c <HAL_NVIC_SetPriority>
}
 8001a60:	b01c      	add	sp, #112	; 0x70
 8001a62:	bd10      	pop	{r4, pc}
 8001a64:	40007000 	.word	0x40007000
 8001a68:	ffffe7ff 	.word	0xffffe7ff

08001a6c <main>:
{
 8001a6c:	b570      	push	{r4, r5, r6, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a6e:	2601      	movs	r6, #1
{
 8001a70:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 8001a72:	f7fe fbe9 	bl	8000248 <HAL_Init>
  SystemClock_Config();
 8001a76:	f7ff ffb3 	bl	80019e0 <SystemClock_Config>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a7a:	2102      	movs	r1, #2

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BLUE_Pin|GREEN_Pin|D7_Pin|D6_Pin 
 8001a7c:	20a0      	movs	r0, #160	; 0xa0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7e:	4b42      	ldr	r3, [pc, #264]	; (8001b88 <main+0x11c>)
  HAL_GPIO_WritePin(GPIOA, BLUE_Pin|GREEN_Pin|D7_Pin|D6_Pin 
 8001a80:	4d42      	ldr	r5, [pc, #264]	; (8001b8c <main+0x120>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                          |D5_Pin|D4_Pin|EN_Pin|RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD1_Pin|RED_Pin|LD3_Pin, GPIO_PIN_RESET);
 8001a84:	4c42      	ldr	r4, [pc, #264]	; (8001b90 <main+0x124>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a86:	4332      	orrs	r2, r6
 8001a88:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, BLUE_Pin|GREEN_Pin|D7_Pin|D6_Pin 
 8001a8c:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8e:	4032      	ands	r2, r6
 8001a90:	9201      	str	r2, [sp, #4]
 8001a92:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a96:	430a      	orrs	r2, r1
 8001a98:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, BLUE_Pin|GREEN_Pin|D7_Pin|D6_Pin 
 8001a9c:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9e:	400b      	ands	r3, r1
 8001aa0:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, BLUE_Pin|GREEN_Pin|D7_Pin|D6_Pin 
 8001aa2:	0029      	movs	r1, r5
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa4:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, BLUE_Pin|GREEN_Pin|D7_Pin|D6_Pin 
 8001aa6:	f7fe fd17 	bl	80004d8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD1_Pin|RED_Pin|LD3_Pin, GPIO_PIN_RESET);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	0021      	movs	r1, r4
 8001aae:	4839      	ldr	r0, [pc, #228]	; (8001b94 <main+0x128>)
 8001ab0:	f7fe fd12 	bl	80004d8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = BLUE_Pin|GREEN_Pin|D7_Pin|D6_Pin 
                          |D5_Pin|D4_Pin|EN_Pin|RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab4:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = BLUE_Pin|GREEN_Pin|D7_Pin|D6_Pin 
 8001ab6:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2500      	movs	r5, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aba:	a905      	add	r1, sp, #20
 8001abc:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001abe:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac2:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac4:	f7fe fc52 	bl	800036c <HAL_GPIO_Init>
  /*Configure GPIO pins : LD2_Pin LD1_Pin RED_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD1_Pin|RED_Pin|LD3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac8:	a905      	add	r1, sp, #20
 8001aca:	4832      	ldr	r0, [pc, #200]	; (8001b94 <main+0x128>)
  GPIO_InitStruct.Pin = LD2_Pin|LD1_Pin|RED_Pin|LD3_Pin;
 8001acc:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ace:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad2:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad4:	f7fe fc4a 	bl	800036c <HAL_GPIO_Init>

  /*Configure GPIO pins : SW3_Pin SW2_Pin SW1_Pin */
  GPIO_InitStruct.Pin = SW3_Pin|SW2_Pin|SW1_Pin;
 8001ad8:	23c4      	movs	r3, #196	; 0xc4
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ada:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = SW3_Pin|SW2_Pin|SW1_Pin;
 8001adc:	009b      	lsls	r3, r3, #2
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ade:	482d      	ldr	r0, [pc, #180]	; (8001b94 <main+0x128>)
  GPIO_InitStruct.Pin = SW3_Pin|SW2_Pin|SW1_Pin;
 8001ae0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ae2:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ae4:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae6:	f7fe fc41 	bl	800036c <HAL_GPIO_Init>
  hi2c1.Instance = I2C1;
 8001aea:	4c2b      	ldr	r4, [pc, #172]	; (8001b98 <main+0x12c>)
 8001aec:	4b2b      	ldr	r3, [pc, #172]	; (8001b9c <main+0x130>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001aee:	0020      	movs	r0, r4
  hi2c1.Instance = I2C1;
 8001af0:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x00000708;
 8001af2:	23e1      	movs	r3, #225	; 0xe1
 8001af4:	00db      	lsls	r3, r3, #3
 8001af6:	6063      	str	r3, [r4, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001af8:	60a5      	str	r5, [r4, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001afa:	60e6      	str	r6, [r4, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001afc:	6125      	str	r5, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001afe:	6165      	str	r5, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001b00:	61a5      	str	r5, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b02:	61e5      	str	r5, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b04:	6225      	str	r5, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b06:	f7fe fe0d 	bl	8000724 <HAL_I2C_Init>
 8001b0a:	0001      	movs	r1, r0
 8001b0c:	42a8      	cmp	r0, r5
 8001b0e:	d000      	beq.n	8001b12 <main+0xa6>
 8001b10:	e7fe      	b.n	8001b10 <main+0xa4>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b12:	0020      	movs	r0, r4
 8001b14:	f7fe ff8c 	bl	8000a30 <HAL_I2CEx_ConfigAnalogFilter>
 8001b18:	1e01      	subs	r1, r0, #0
 8001b1a:	d000      	beq.n	8001b1e <main+0xb2>
 8001b1c:	e7fe      	b.n	8001b1c <main+0xb0>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b1e:	0020      	movs	r0, r4
 8001b20:	f7fe ffac 	bl	8000a7c <HAL_I2CEx_ConfigDigitalFilter>
 8001b24:	2800      	cmp	r0, #0
 8001b26:	d000      	beq.n	8001b2a <main+0xbe>
 8001b28:	e7fe      	b.n	8001b28 <main+0xbc>
  htim21.Instance = TIM21;
 8001b2a:	4c1d      	ldr	r4, [pc, #116]	; (8001ba0 <main+0x134>)
 8001b2c:	4b1d      	ldr	r3, [pc, #116]	; (8001ba4 <main+0x138>)
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2e:	60a0      	str	r0, [r4, #8]
  htim21.Instance = TIM21;
 8001b30:	6023      	str	r3, [r4, #0]
  htim21.Init.Prescaler = 1999;
 8001b32:	4b1d      	ldr	r3, [pc, #116]	; (8001ba8 <main+0x13c>)
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b34:	6120      	str	r0, [r4, #16]
  htim21.Init.Prescaler = 1999;
 8001b36:	6063      	str	r3, [r4, #4]
  htim21.Init.Period = 999;
 8001b38:	4b1c      	ldr	r3, [pc, #112]	; (8001bac <main+0x140>)
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8001b3a:	0020      	movs	r0, r4
  htim21.Init.Period = 999;
 8001b3c:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8001b3e:	f7ff fc6f 	bl	8001420 <HAL_TIM_Base_Init>
 8001b42:	2800      	cmp	r0, #0
 8001b44:	d000      	beq.n	8001b48 <main+0xdc>
 8001b46:	e7fe      	b.n	8001b46 <main+0xda>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b48:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8001b4a:	a905      	add	r1, sp, #20
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b4c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8001b4e:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b50:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8001b52:	f7ff fc8b 	bl	800146c <HAL_TIM_ConfigClockSource>
 8001b56:	2800      	cmp	r0, #0
 8001b58:	d000      	beq.n	8001b5c <main+0xf0>
 8001b5a:	e7fe      	b.n	8001b5a <main+0xee>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b5c:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5e:	9004      	str	r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8001b60:	a903      	add	r1, sp, #12
 8001b62:	0020      	movs	r0, r4
 8001b64:	f7ff fdcd 	bl	8001702 <HAL_TIMEx_MasterConfigSynchronization>
 8001b68:	2800      	cmp	r0, #0
 8001b6a:	d000      	beq.n	8001b6e <main+0x102>
 8001b6c:	e7fe      	b.n	8001b6c <main+0x100>
  HAL_TIM_Base_Init(&htim21); //Configure the timer
 8001b6e:	0020      	movs	r0, r4
 8001b70:	f7ff fc56 	bl	8001420 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start_IT(&htim21); //Start the timer
 8001b74:	0020      	movs	r0, r4
 8001b76:	f7ff fc6e 	bl	8001456 <HAL_TIM_Base_Start_IT>
  init_LCD();
 8001b7a:	f7ff fe6f 	bl	800185c <init_LCD>
  escrita_relogio();
 8001b7e:	f7ff fe85 	bl	800188c <escrita_relogio>
	  leitura_relogio();
 8001b82:	f7ff feab 	bl	80018dc <leitura_relogio>
 8001b86:	e7fc      	b.n	8001b82 <main+0x116>
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	00009fc0 	.word	0x00009fc0
 8001b90:	00002023 	.word	0x00002023
 8001b94:	50000400 	.word	0x50000400
 8001b98:	20000028 	.word	0x20000028
 8001b9c:	40005400 	.word	0x40005400
 8001ba0:	20000088 	.word	0x20000088
 8001ba4:	40010800 	.word	0x40010800
 8001ba8:	000007cf 	.word	0x000007cf
 8001bac:	000003e7 	.word	0x000003e7

08001bb0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <HAL_MspInit+0x3c>)
{
 8001bb4:	b510      	push	{r4, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bb6:	6b59      	ldr	r1, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001bb8:	2005      	movs	r0, #5
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bba:	430a      	orrs	r2, r1
 8001bbc:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bbe:	2280      	movs	r2, #128	; 0x80
 8001bc0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001bc2:	0552      	lsls	r2, r2, #21
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	4240      	negs	r0, r0
 8001bcc:	0011      	movs	r1, r2
 8001bce:	f7fe fb65 	bl	800029c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	2002      	movs	r0, #2
 8001bd6:	0011      	movs	r1, r2
 8001bd8:	4240      	negs	r0, r0
 8001bda:	f7fe fb5f 	bl	800029c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001bde:	2200      	movs	r2, #0
 8001be0:	2001      	movs	r0, #1
 8001be2:	0011      	movs	r1, r2
 8001be4:	4240      	negs	r0, r0
 8001be6:	f7fe fb59 	bl	800029c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bea:	bd10      	pop	{r4, pc}
 8001bec:	40021000 	.word	0x40021000

08001bf0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bf0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8001bf2:	4b0c      	ldr	r3, [pc, #48]	; (8001c24 <HAL_I2C_MspInit+0x34>)
 8001bf4:	6802      	ldr	r2, [r0, #0]
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d112      	bne.n	8001c20 <HAL_I2C_MspInit+0x30>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bfa:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfc:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bfe:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c00:	3bae      	subs	r3, #174	; 0xae
 8001c02:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c04:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c06:	3b11      	subs	r3, #17
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c08:	4807      	ldr	r0, [pc, #28]	; (8001c28 <HAL_I2C_MspInit+0x38>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c0a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0c:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001c0e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c10:	f7fe fbac 	bl	800036c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c14:	2380      	movs	r3, #128	; 0x80
 8001c16:	4a05      	ldr	r2, [pc, #20]	; (8001c2c <HAL_I2C_MspInit+0x3c>)
 8001c18:	039b      	lsls	r3, r3, #14
 8001c1a:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001c1c:	430b      	orrs	r3, r1
 8001c1e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c20:	b007      	add	sp, #28
 8001c22:	bd00      	pop	{pc}
 8001c24:	40005400 	.word	0x40005400
 8001c28:	50000400 	.word	0x50000400
 8001c2c:	40021000 	.word	0x40021000

08001c30 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM21)
 8001c30:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <HAL_TIM_Base_MspInit+0x28>)
 8001c32:	6802      	ldr	r2, [r0, #0]
{
 8001c34:	b510      	push	{r4, lr}
  if(htim_base->Instance==TIM21)
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d10c      	bne.n	8001c54 <HAL_TIM_Base_MspInit+0x24>
  {
  /* USER CODE BEGIN TIM21_MspInit 0 */

  /* USER CODE END TIM21_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM21_CLK_ENABLE();
 8001c3a:	2304      	movs	r3, #4
 8001c3c:	4a07      	ldr	r2, [pc, #28]	; (8001c5c <HAL_TIM_Base_MspInit+0x2c>)
    /* TIM21 interrupt Init */
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8001c3e:	2014      	movs	r0, #20
    __HAL_RCC_TIM21_CLK_ENABLE();
 8001c40:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8001c42:	430b      	orrs	r3, r1
 8001c44:	6353      	str	r3, [r2, #52]	; 0x34
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8001c46:	2200      	movs	r2, #0
 8001c48:	0011      	movs	r1, r2
 8001c4a:	f7fe fb27 	bl	800029c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8001c4e:	2014      	movs	r0, #20
 8001c50:	f7fe fb54 	bl	80002fc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }

}
 8001c54:	bd10      	pop	{r4, pc}
 8001c56:	46c0      	nop			; (mov r8, r8)
 8001c58:	40010800 	.word	0x40010800
 8001c5c:	40021000 	.word	0x40021000

08001c60 <NMI_Handler>:
 8001c60:	4770      	bx	lr

08001c62 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001c62:	e7fe      	b.n	8001c62 <HardFault_Handler>

08001c64 <SVC_Handler>:
 8001c64:	4770      	bx	lr

08001c66 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c66:	4770      	bx	lr

08001c68 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001c68:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c6a:	f7fe fafd 	bl	8000268 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8001c6e:	f7fe fb78 	bl	8000362 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c72:	bd10      	pop	{r4, pc}

08001c74 <TIM21_IRQHandler>:

/**
* @brief This function handles TIM21 global interrupt.
*/
void TIM21_IRQHandler(void)
{
 8001c74:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8001c76:	4804      	ldr	r0, [pc, #16]	; (8001c88 <TIM21_IRQHandler+0x14>)
 8001c78:	f7ff fcbb 	bl	80015f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	4803      	ldr	r0, [pc, #12]	; (8001c8c <TIM21_IRQHandler+0x18>)
 8001c80:	f7fe fc30 	bl	80004e4 <HAL_GPIO_TogglePin>

  /* USER CODE END TIM21_IRQn 1 */
}
 8001c84:	bd10      	pop	{r4, pc}
 8001c86:	46c0      	nop			; (mov r8, r8)
 8001c88:	20000088 	.word	0x20000088
 8001c8c:	50000400 	.word	0x50000400

08001c90 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{    
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8001c90:	2280      	movs	r2, #128	; 0x80
 8001c92:	4b10      	ldr	r3, [pc, #64]	; (8001cd4 <SystemInit+0x44>)
 8001c94:	0052      	lsls	r2, r2, #1
 8001c96:	6819      	ldr	r1, [r3, #0]
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8001c9c:	68da      	ldr	r2, [r3, #12]
 8001c9e:	490e      	ldr	r1, [pc, #56]	; (8001cd8 <SystemInit+0x48>)
 8001ca0:	400a      	ands	r2, r1
 8001ca2:	60da      	str	r2, [r3, #12]
 
  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	490d      	ldr	r1, [pc, #52]	; (8001cdc <SystemInit+0x4c>)
 8001ca8:	400a      	ands	r2, r1
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001caa:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8001cac:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001cae:	689a      	ldr	r2, [r3, #8]
 8001cb0:	438a      	bics	r2, r1
 8001cb2:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	490a      	ldr	r1, [pc, #40]	; (8001ce0 <SystemInit+0x50>)
 8001cb8:	400a      	ands	r2, r1
 8001cba:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8001cbc:	68da      	ldr	r2, [r3, #12]
 8001cbe:	4909      	ldr	r1, [pc, #36]	; (8001ce4 <SystemInit+0x54>)
 8001cc0:	400a      	ands	r2, r1
 8001cc2:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	611a      	str	r2, [r3, #16]
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001cc8:	2280      	movs	r2, #128	; 0x80
 8001cca:	4b07      	ldr	r3, [pc, #28]	; (8001ce8 <SystemInit+0x58>)
 8001ccc:	0512      	lsls	r2, r2, #20
 8001cce:	609a      	str	r2, [r3, #8]
#endif
}
 8001cd0:	4770      	bx	lr
 8001cd2:	46c0      	nop			; (mov r8, r8)
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	88ff400c 	.word	0x88ff400c
 8001cdc:	fef6fff6 	.word	0xfef6fff6
 8001ce0:	fffbffff 	.word	0xfffbffff
 8001ce4:	ff02ffff 	.word	0xff02ffff
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8001cec:	480d      	ldr	r0, [pc, #52]	; (8001d24 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001cee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001cf0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001cf2:	e003      	b.n	8001cfc <LoopCopyDataInit>

08001cf4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8001cf6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001cf8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001cfa:	3104      	adds	r1, #4

08001cfc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8001cfc:	480b      	ldr	r0, [pc, #44]	; (8001d2c <LoopForever+0xa>)
  ldr  r3, =_edata
 8001cfe:	4b0c      	ldr	r3, [pc, #48]	; (8001d30 <LoopForever+0xe>)
  adds  r2, r0, r1
 8001d00:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001d02:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001d04:	d3f6      	bcc.n	8001cf4 <CopyDataInit>
  ldr  r2, =_sbss
 8001d06:	4a0b      	ldr	r2, [pc, #44]	; (8001d34 <LoopForever+0x12>)
  b  LoopFillZerobss
 8001d08:	e002      	b.n	8001d10 <LoopFillZerobss>

08001d0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001d0a:	2300      	movs	r3, #0
  str  r3, [r2]
 8001d0c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d0e:	3204      	adds	r2, #4

08001d10 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8001d10:	4b09      	ldr	r3, [pc, #36]	; (8001d38 <LoopForever+0x16>)
  cmp  r2, r3
 8001d12:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d14:	d3f9      	bcc.n	8001d0a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001d16:	f7ff ffbb 	bl	8001c90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d1a:	f000 f811 	bl	8001d40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d1e:	f7ff fea5 	bl	8001a6c <main>

08001d22 <LoopForever>:

LoopForever:
    b LoopForever
 8001d22:	e7fe      	b.n	8001d22 <LoopForever>
  ldr   r0, =_estack
 8001d24:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 8001d28:	08001dd4 	.word	0x08001dd4
  ldr  r0, =_sdata
 8001d2c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001d30:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8001d34:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8001d38:	200000c0 	.word	0x200000c0

08001d3c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d3c:	e7fe      	b.n	8001d3c <ADC1_COMP_IRQHandler>
	...

08001d40 <__libc_init_array>:
 8001d40:	b570      	push	{r4, r5, r6, lr}
 8001d42:	2600      	movs	r6, #0
 8001d44:	4d0c      	ldr	r5, [pc, #48]	; (8001d78 <__libc_init_array+0x38>)
 8001d46:	4c0d      	ldr	r4, [pc, #52]	; (8001d7c <__libc_init_array+0x3c>)
 8001d48:	1b64      	subs	r4, r4, r5
 8001d4a:	10a4      	asrs	r4, r4, #2
 8001d4c:	42a6      	cmp	r6, r4
 8001d4e:	d109      	bne.n	8001d64 <__libc_init_array+0x24>
 8001d50:	2600      	movs	r6, #0
 8001d52:	f000 f819 	bl	8001d88 <_init>
 8001d56:	4d0a      	ldr	r5, [pc, #40]	; (8001d80 <__libc_init_array+0x40>)
 8001d58:	4c0a      	ldr	r4, [pc, #40]	; (8001d84 <__libc_init_array+0x44>)
 8001d5a:	1b64      	subs	r4, r4, r5
 8001d5c:	10a4      	asrs	r4, r4, #2
 8001d5e:	42a6      	cmp	r6, r4
 8001d60:	d105      	bne.n	8001d6e <__libc_init_array+0x2e>
 8001d62:	bd70      	pop	{r4, r5, r6, pc}
 8001d64:	00b3      	lsls	r3, r6, #2
 8001d66:	58eb      	ldr	r3, [r5, r3]
 8001d68:	4798      	blx	r3
 8001d6a:	3601      	adds	r6, #1
 8001d6c:	e7ee      	b.n	8001d4c <__libc_init_array+0xc>
 8001d6e:	00b3      	lsls	r3, r6, #2
 8001d70:	58eb      	ldr	r3, [r5, r3]
 8001d72:	4798      	blx	r3
 8001d74:	3601      	adds	r6, #1
 8001d76:	e7f2      	b.n	8001d5e <__libc_init_array+0x1e>
 8001d78:	08001dcc 	.word	0x08001dcc
 8001d7c:	08001dcc 	.word	0x08001dcc
 8001d80:	08001dcc 	.word	0x08001dcc
 8001d84:	08001dd0 	.word	0x08001dd0

08001d88 <_init>:
 8001d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d8a:	46c0      	nop			; (mov r8, r8)
 8001d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d8e:	bc08      	pop	{r3}
 8001d90:	469e      	mov	lr, r3
 8001d92:	4770      	bx	lr

08001d94 <_fini>:
 8001d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d9a:	bc08      	pop	{r3}
 8001d9c:	469e      	mov	lr, r3
 8001d9e:	4770      	bx	lr
