

================================================================
== Vivado HLS Report for 'mandelbrot_frame'
================================================================
* Date:           Sun Mar  4 23:59:49 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mandelbrot_frame
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.90|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  308161|  308161|  308161|  308161|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  308160|  308160|       642|          -|          -|   480|    no    |
        | + Loop 1.1  |     640|     640|         1|          -|          -|   640|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     135|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      66|
|Register         |        -|      -|      60|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      60|     201|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |next_mul_fu_153_p2   |     +    |      0|  0|  26|          19|          19|
    |x_1_fu_147_p2        |     +    |      0|  0|  17|          10|           1|
    |y_1_fu_135_p2        |     +    |      0|  0|  16|           9|           1|
    |ap_block_state3_io   |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_129_p2  |   icmp   |      0|  0|  13|           9|           7|
    |exitcond_fu_141_p2   |   icmp   |      0|  0|  13|          10|          10|
    |video_out_TLAST      |   icmp   |      0|  0|  13|          10|          10|
    |video_out_TUSER      |   icmp   |      0|  0|  13|          10|           1|
    |tmp_2_fu_167_p2      |    or    |      0|  0|  16|           9|           9|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 135|          87|          59|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_sig_ioackin_video_out_TREADY  |   9|          2|    1|          2|
    |phi_mul_reg_114                  |   9|          2|   19|         38|
    |video_out_TDATA_blk_n            |   9|          2|    1|          2|
    |x_reg_103                        |   9|          2|   10|         20|
    |y_reg_91                         |   9|          2|    9|         18|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  66|         14|   41|         84|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_reg_ioackin_video_out_TREADY  |   1|   0|    1|          0|
    |phi_mul_reg_114                  |  19|   0|   19|          0|
    |x_reg_103                        |  10|   0|   10|          0|
    |y_1_reg_211                      |   9|   0|    9|          0|
    |y_cast2_reg_203                  |   9|   0|   19|         10|
    |y_reg_91                         |   9|   0|    9|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  60|   0|   70|         10|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  mandelbrot_frame  | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs |  mandelbrot_frame  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  mandelbrot_frame  | return value |
|ap_done           | out |    1| ap_ctrl_hs |  mandelbrot_frame  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  mandelbrot_frame  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  mandelbrot_frame  | return value |
|video_out_TDATA   | out |   24|    axis    | video_out_V_data_V |    pointer   |
|video_out_TVALID  | out |    1|    axis    | video_out_V_dest_V |    pointer   |
|video_out_TREADY  |  in |    1|    axis    | video_out_V_dest_V |    pointer   |
|video_out_TDEST   | out |    1|    axis    | video_out_V_dest_V |    pointer   |
|video_out_TKEEP   | out |    3|    axis    | video_out_V_keep_V |    pointer   |
|video_out_TSTRB   | out |    3|    axis    | video_out_V_strb_V |    pointer   |
|video_out_TUSER   | out |    1|    axis    | video_out_V_user_V |    pointer   |
|video_out_TLAST   | out |    1|    axis    | video_out_V_last_V |    pointer   |
|video_out_TID     | out |    1|    axis    |  video_out_V_id_V  |    pointer   |
+------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	3  / (!exitcond)
	2  / (exitcond)

* FSM state operations: 

 <State 1> : 1.35ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %video_out_V_data_V), !map !33"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %video_out_V_keep_V), !map !37"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %video_out_V_strb_V), !map !41"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_V_user_V), !map !45"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_V_last_V), !map !49"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_V_id_V), !map !53"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %video_out_V_dest_V), !map !57"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @mandelbrot_frame_str) nounwind"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %video_out_V_data_V, i3* %video_out_V_keep_V, i3* %video_out_V_strb_V, i1* %video_out_V_user_V, i1* %video_out_V_last_V, i1* %video_out_V_id_V, i1* %video_out_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrot_frame.cpp:13]
ST_1 : Operation 13 [1/1] (1.35ns)   --->   "br label %.loopexit" [mandelbrot_frame.cpp:15]

 <State 2> : 1.73ns
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%y = phi i9 [ 0, %codeRepl ], [ %y_1, %.loopexit.loopexit ]"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%y_cast2 = zext i9 %y to i19" [mandelbrot_frame.cpp:15]
ST_2 : Operation 16 [1/1] (1.34ns)   --->   "%exitcond1 = icmp eq i9 %y, -32" [mandelbrot_frame.cpp:15]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%y_1 = add i9 %y, 1" [mandelbrot_frame.cpp:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %.preheader.preheader" [mandelbrot_frame.cpp:15]
ST_2 : Operation 20 [1/1] (1.35ns)   --->   "br label %.preheader" [mandelbrot_frame.cpp:16]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [mandelbrot_frame.cpp:25]

 <State 3> : 1.90ns
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%x = phi i10 [ %x_1, %0 ], [ 0, %.preheader.preheader ]"
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul = phi i19 [ %next_mul, %0 ], [ 0, %.preheader.preheader ]" [mandelbrot_frame.cpp:15]
ST_3 : Operation 24 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %x, -384" [mandelbrot_frame.cpp:16]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"
ST_3 : Operation 26 [1/1] (1.74ns)   --->   "%x_1 = add i10 %x, 1" [mandelbrot_frame.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %0" [mandelbrot_frame.cpp:16]
ST_3 : Operation 28 [1/1] (1.90ns)   --->   "%next_mul = add i19 %y_cast2, %phi_mul" [mandelbrot_frame.cpp:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V = zext i19 %phi_mul to i24" [mandelbrot_frame.cpp:17]
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp = trunc i10 %x to i9" [mandelbrot_frame.cpp:16]
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp_2 = or i9 %tmp, %y" [mandelbrot_frame.cpp:16]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %x, i32 9)" [mandelbrot_frame.cpp:16]
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp_3, i9 %tmp_2)" [mandelbrot_frame.cpp:18]
ST_3 : Operation 34 [1/1] (1.43ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i10 %tmp_1, 0" [mandelbrot_frame.cpp:18]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.43ns)   --->   "%tmp_last_V = icmp eq i10 %x, -385" [mandelbrot_frame.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %video_out_V_data_V, i3* %video_out_V_keep_V, i3* %video_out_V_strb_V, i1* %video_out_V_user_V, i1* %video_out_V_last_V, i1* %video_out_V_id_V, i1* %video_out_V_dest_V, i24 %tmp_data_V, i3 0, i3 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mandelbrot_frame.cpp:20]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader" [mandelbrot_frame.cpp:16]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ video_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ video_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4  (specbitsmap      ) [ 0000]
StgValue_5  (specbitsmap      ) [ 0000]
StgValue_6  (specbitsmap      ) [ 0000]
StgValue_7  (specbitsmap      ) [ 0000]
StgValue_8  (specbitsmap      ) [ 0000]
StgValue_9  (specbitsmap      ) [ 0000]
StgValue_10 (specbitsmap      ) [ 0000]
StgValue_11 (spectopmodule    ) [ 0000]
StgValue_12 (specinterface    ) [ 0000]
StgValue_13 (br               ) [ 0111]
y           (phi              ) [ 0011]
y_cast2     (zext             ) [ 0001]
exitcond1   (icmp             ) [ 0011]
empty       (speclooptripcount) [ 0000]
y_1         (add              ) [ 0111]
StgValue_19 (br               ) [ 0000]
StgValue_20 (br               ) [ 0011]
StgValue_21 (ret              ) [ 0000]
x           (phi              ) [ 0001]
phi_mul     (phi              ) [ 0001]
exitcond    (icmp             ) [ 0011]
empty_2     (speclooptripcount) [ 0000]
x_1         (add              ) [ 0011]
StgValue_27 (br               ) [ 0000]
next_mul    (add              ) [ 0011]
tmp_data_V  (zext             ) [ 0000]
tmp         (trunc            ) [ 0000]
tmp_2       (or               ) [ 0000]
tmp_3       (bitselect        ) [ 0000]
tmp_1       (bitconcatenate   ) [ 0000]
tmp_user_V  (icmp             ) [ 0000]
tmp_last_V  (icmp             ) [ 0000]
StgValue_36 (write            ) [ 0000]
StgValue_37 (br               ) [ 0011]
StgValue_38 (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="video_out_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="video_out_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="video_out_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="video_out_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="video_out_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="video_out_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="video_out_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mandelbrot_frame_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="StgValue_36_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="24" slack="0"/>
<pin id="65" dir="0" index="2" bw="3" slack="0"/>
<pin id="66" dir="0" index="3" bw="3" slack="0"/>
<pin id="67" dir="0" index="4" bw="1" slack="0"/>
<pin id="68" dir="0" index="5" bw="1" slack="0"/>
<pin id="69" dir="0" index="6" bw="1" slack="0"/>
<pin id="70" dir="0" index="7" bw="1" slack="0"/>
<pin id="71" dir="0" index="8" bw="19" slack="0"/>
<pin id="72" dir="0" index="9" bw="1" slack="0"/>
<pin id="73" dir="0" index="10" bw="1" slack="0"/>
<pin id="74" dir="0" index="11" bw="1" slack="0"/>
<pin id="75" dir="0" index="12" bw="1" slack="0"/>
<pin id="76" dir="0" index="13" bw="1" slack="0"/>
<pin id="77" dir="0" index="14" bw="1" slack="0"/>
<pin id="78" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_36/3 "/>
</bind>
</comp>

<comp id="91" class="1005" name="y_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="1"/>
<pin id="93" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="y_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="9" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="x_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="1"/>
<pin id="105" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="x_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="phi_mul_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="19" slack="1"/>
<pin id="116" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="phi_mul_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="19" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="y_cast2_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast2/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="exitcond1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="0" index="1" bw="9" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="y_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="x_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="next_mul_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="1"/>
<pin id="155" dir="0" index="1" bw="19" slack="0"/>
<pin id="156" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_data_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="19" slack="0"/>
<pin id="160" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="1"/>
<pin id="170" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="10" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="9" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_user_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="10" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_last_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="203" class="1005" name="y_cast2_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="19" slack="1"/>
<pin id="205" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="y_cast2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="y_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="x_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="next_mul_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="19" slack="0"/>
<pin id="226" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="56" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="62" pin=5"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="62" pin=6"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="62" pin=7"/></net>

<net id="87"><net_src comp="58" pin="0"/><net_sink comp="62" pin=9"/></net>

<net id="88"><net_src comp="58" pin="0"/><net_sink comp="62" pin=10"/></net>

<net id="89"><net_src comp="60" pin="0"/><net_sink comp="62" pin=13"/></net>

<net id="90"><net_src comp="60" pin="0"/><net_sink comp="62" pin=14"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="95" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="95" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="95" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="107" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="107" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="118" pin="4"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="118" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="62" pin=8"/></net>

<net id="166"><net_src comp="107" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="91" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="107" pin="4"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="173" pin="3"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="167" pin="2"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="62" pin=11"/></net>

<net id="200"><net_src comp="107" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="2"/><net_sink comp="62" pin=12"/></net>

<net id="206"><net_src comp="125" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="214"><net_src comp="135" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="222"><net_src comp="147" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="227"><net_src comp="153" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: video_out_V_data_V | {3 }
	Port: video_out_V_keep_V | {3 }
	Port: video_out_V_strb_V | {3 }
	Port: video_out_V_user_V | {3 }
	Port: video_out_V_last_V | {3 }
	Port: video_out_V_id_V | {3 }
	Port: video_out_V_dest_V | {3 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		y_cast2 : 1
		exitcond1 : 1
		y_1 : 1
		StgValue_19 : 2
	State 3
		exitcond : 1
		x_1 : 1
		StgValue_27 : 2
		next_mul : 1
		tmp_data_V : 1
		tmp : 1
		tmp_2 : 2
		tmp_3 : 1
		tmp_1 : 2
		tmp_user_V : 3
		tmp_last_V : 1
		StgValue_36 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        y_1_fu_135       |    0    |    16   |
|    add   |        x_1_fu_147       |    0    |    17   |
|          |     next_mul_fu_153     |    0    |    26   |
|----------|-------------------------|---------|---------|
|          |     exitcond1_fu_129    |    0    |    13   |
|   icmp   |     exitcond_fu_141     |    0    |    13   |
|          |    tmp_user_V_fu_189    |    0    |    13   |
|          |    tmp_last_V_fu_196    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    or    |       tmp_2_fu_167      |    0    |    16   |
|----------|-------------------------|---------|---------|
|   write  | StgValue_36_write_fu_62 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |      y_cast2_fu_125     |    0    |    0    |
|          |    tmp_data_V_fu_158    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |        tmp_fu_163       |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|       tmp_3_fu_173      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_1_fu_181      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   127   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|next_mul_reg_224|   19   |
| phi_mul_reg_114|   19   |
|   x_1_reg_219  |   10   |
|    x_reg_103   |   10   |
|   y_1_reg_211  |    9   |
| y_cast2_reg_203|   19   |
|    y_reg_91    |    9   |
+----------------+--------+
|      Total     |   95   |
+----------------+--------+

* Multiplexer (MUX) list: 
|----------|------|------|------|--------||---------||---------|
|   Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------|------|------|------|--------||---------||---------|
| y_reg_91 |  p0  |   2  |   9  |   18   ||    9    |
|----------|------|------|------|--------||---------||---------|
|   Total  |      |      |      |   18   ||   1.35  ||    9    |
|----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   95   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   95   |   136  |
+-----------+--------+--------+--------+
