# Vismay-The-smart-garden-Verilog-code

The objective of the project was to design various components of smart garden. Components consists automated gate, automated lighting system, automated sprinkler and a central digital clock. The project was implemented using FPGA.
Responsibilities:
 Designing various components of smart garden using Verilog HDL.
 Implementation of designs using FPGA.
