
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001f8  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000328  08000330  00010330  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000328  08000328  00010330  2**0
                  CONTENTS
  4 .ARM          00000000  08000328  08000328  00010330  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000328  08000330  00010330  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000328  08000328  00010328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800032c  0800032c  0001032c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010330  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000330  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000330  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010330  2**0
                  CONTENTS, READONLY
 12 .debug_info   000000ef  00000000  00000000  00010359  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000094  00000000  00000000  00010448  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000068  00000000  00000000  000104e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000050  00000000  00000000  00010548  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00000ae4  00000000  00000000  00010598  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000012d  00000000  00000000  0001107c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00002fc3  00000000  00000000  000111a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001416c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000d8  00000000  00000000  000141e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000310 	.word	0x08000310

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000310 	.word	0x08000310

08000170 <clock_init>:
#define AFIO_BASE 0x40010000
#define AFIO_EXTICR1 *((volatile usint32_t    *)(AFIO_BASE+ 0x08))



void clock_init(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	RCC_APB2ENR|=(1<<2);
 8000174:	4b07      	ldr	r3, [pc, #28]	; (8000194 <clock_init+0x24>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a06      	ldr	r2, [pc, #24]	; (8000194 <clock_init+0x24>)
 800017a:	f043 0304 	orr.w	r3, r3, #4
 800017e:	6013      	str	r3, [r2, #0]
	/*Bit 0 AFIOEN: Alternate function IO clock enable
	Set and cleared by software.
	0: Alternate Function IO clock disabled
	1: Alternate Function IO clock enabled*/
	RCC_APB2ENR|=(1<<0);
 8000180:	4b04      	ldr	r3, [pc, #16]	; (8000194 <clock_init+0x24>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a03      	ldr	r2, [pc, #12]	; (8000194 <clock_init+0x24>)
 8000186:	f043 0301 	orr.w	r3, r3, #1
 800018a:	6013      	str	r3, [r2, #0]

}
 800018c:	bf00      	nop
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	40021018 	.word	0x40021018

08000198 <GPIO_init>:
void GPIO_init(){
 8000198:	b480      	push	{r7}
 800019a:	af00      	add	r7, sp, #0
	GPIOA_CRH&=0xFF0FFFFF;
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <GPIO_init+0x3c>)
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	4a0c      	ldr	r2, [pc, #48]	; (80001d4 <GPIO_init+0x3c>)
 80001a2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80001a6:	6013      	str	r3, [r2, #0]
	GPIOA_CRH|=0x00200000;
 80001a8:	4b0a      	ldr	r3, [pc, #40]	; (80001d4 <GPIO_init+0x3c>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a09      	ldr	r2, [pc, #36]	; (80001d4 <GPIO_init+0x3c>)
 80001ae:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80001b2:	6013      	str	r3, [r2, #0]
	/*In input mode (MODE[1:0]=00):
	00: Analog mode
	01: Floating input (reset state)
	10: Input with pull-up / pull-down
	11: Reserved*/
	GPIOA_CRL&=0xFFFFFFF0;
 80001b4:	4b08      	ldr	r3, [pc, #32]	; (80001d8 <GPIO_init+0x40>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a07      	ldr	r2, [pc, #28]	; (80001d8 <GPIO_init+0x40>)
 80001ba:	f023 030f 	bic.w	r3, r3, #15
 80001be:	6013      	str	r3, [r2, #0]
	GPIOA_CRL|=0b0100;
 80001c0:	4b05      	ldr	r3, [pc, #20]	; (80001d8 <GPIO_init+0x40>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	4a04      	ldr	r2, [pc, #16]	; (80001d8 <GPIO_init+0x40>)
 80001c6:	f043 0304 	orr.w	r3, r3, #4
 80001ca:	6013      	str	r3, [r2, #0]


}
 80001cc:	bf00      	nop
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bc80      	pop	{r7}
 80001d2:	4770      	bx	lr
 80001d4:	40010804 	.word	0x40010804
 80001d8:	40010800 	.word	0x40010800

080001dc <EXTI_init>:
void EXTI_init(){
 80001dc:	b480      	push	{r7}
 80001de:	af00      	add	r7, sp, #0
	/* Bits 19:0 MRx: Interrupt Mask on line x
	0: Interrupt request from Line x is masked
	1: Interrupt request from Line x is not masked
	Note: Bit 19 is used in connectivity line devices only and is reserved otherwise.*/
	EXTI_IMR|=(1<<0);
 80001e0:	4b09      	ldr	r3, [pc, #36]	; (8000208 <EXTI_init+0x2c>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	4a08      	ldr	r2, [pc, #32]	; (8000208 <EXTI_init+0x2c>)
 80001e6:	f043 0301 	orr.w	r3, r3, #1
 80001ea:	6013      	str	r3, [r2, #0]
	/*Bits 19:0 TRx: Rising trigger event configuration bit of line x
	0: Rising trigger disabled (for Event and Interrupt) for input line
	1: Rising trigger enabled (for Event and Interrupt) for input line.
	Note: Bit 19 is used in connectivity line devices only and is reserved otherwise.*/
	EXTI_RTSR|=(1<<0);
 80001ec:	4b07      	ldr	r3, [pc, #28]	; (800020c <EXTI_init+0x30>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	4a06      	ldr	r2, [pc, #24]	; (800020c <EXTI_init+0x30>)
 80001f2:	f043 0301 	orr.w	r3, r3, #1
 80001f6:	6013      	str	r3, [r2, #0]
	EXTI_FTSR=0;
 80001f8:	4b05      	ldr	r3, [pc, #20]	; (8000210 <EXTI_init+0x34>)
 80001fa:	2200      	movs	r2, #0
 80001fc:	601a      	str	r2, [r3, #0]
}
 80001fe:	bf00      	nop
 8000200:	46bd      	mov	sp, r7
 8000202:	bc80      	pop	{r7}
 8000204:	4770      	bx	lr
 8000206:	bf00      	nop
 8000208:	40010400 	.word	0x40010400
 800020c:	40010408 	.word	0x40010408
 8000210:	4001040c 	.word	0x4001040c

08000214 <main>:

int main(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
	/*Bits 15:0 EXTIx[3:0]: EXTI x configuration (x= 0 to 3)
	These bits are written by software to select the source input for EXTIx external interrupt.
	Refer to Section 10.2.5: External interrupt/event line mapping
	0000: PA[x] pin*/
	AFIO_EXTICR1 &=0xFFF0;
 8000218:	4b09      	ldr	r3, [pc, #36]	; (8000240 <main+0x2c>)
 800021a:	681a      	ldr	r2, [r3, #0]
 800021c:	4908      	ldr	r1, [pc, #32]	; (8000240 <main+0x2c>)
 800021e:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8000222:	4013      	ands	r3, r2
 8000224:	600b      	str	r3, [r1, #0]
	EXTI_init();
 8000226:	f7ff ffd9 	bl	80001dc <EXTI_init>
	GPIO_init();
 800022a:	f7ff ffb5 	bl	8000198 <GPIO_init>
	clock_init();
 800022e:	f7ff ff9f 	bl	8000170 <clock_init>
	NVIC|=(1<<6);
 8000232:	4b04      	ldr	r3, [pc, #16]	; (8000244 <main+0x30>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	4a03      	ldr	r2, [pc, #12]	; (8000244 <main+0x30>)
 8000238:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800023c:	6013      	str	r3, [r2, #0]

	for(;;){
 800023e:	e7fe      	b.n	800023e <main+0x2a>
 8000240:	40010008 	.word	0x40010008
 8000244:	e000e100 	.word	0xe000e100

08000248 <EXTI0_IRQHandler>:
		//		for(int i=0;i<5000;i++);


	}
}
void EXTI0_IRQHandler(void){
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
	GPIOA_ODR^=(1<<13);
 800024c:	4b07      	ldr	r3, [pc, #28]	; (800026c <EXTI0_IRQHandler+0x24>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a06      	ldr	r2, [pc, #24]	; (800026c <EXTI0_IRQHandler+0x24>)
 8000252:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8000256:	6013      	str	r3, [r2, #0]
	1: selected trigger request occurred
	This bit is set when the selected edge event arrives on the external interrupt line. This bit is
	cleared by writing a ‘1’ into the bit.
	Note: Bit 19 is used in connectivity line devices only and is reserved otherwise.
	 */
	EXTI_PR|=(1<<0);
 8000258:	4b05      	ldr	r3, [pc, #20]	; (8000270 <EXTI0_IRQHandler+0x28>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a04      	ldr	r2, [pc, #16]	; (8000270 <EXTI0_IRQHandler+0x28>)
 800025e:	f043 0301 	orr.w	r3, r3, #1
 8000262:	6013      	str	r3, [r2, #0]
//	for(int i=0;i<5000;i++);

}
 8000264:	bf00      	nop
 8000266:	46bd      	mov	sp, r7
 8000268:	bc80      	pop	{r7}
 800026a:	4770      	bx	lr
 800026c:	4001080c 	.word	0x4001080c
 8000270:	40010414 	.word	0x40010414

08000274 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000274:	480d      	ldr	r0, [pc, #52]	; (80002ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000276:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000278:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800027c:	480c      	ldr	r0, [pc, #48]	; (80002b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800027e:	490d      	ldr	r1, [pc, #52]	; (80002b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000280:	4a0d      	ldr	r2, [pc, #52]	; (80002b8 <LoopForever+0xe>)
  movs r3, #0
 8000282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000284:	e002      	b.n	800028c <LoopCopyDataInit>

08000286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800028a:	3304      	adds	r3, #4

0800028c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800028c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800028e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000290:	d3f9      	bcc.n	8000286 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000292:	4a0a      	ldr	r2, [pc, #40]	; (80002bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000294:	4c0a      	ldr	r4, [pc, #40]	; (80002c0 <LoopForever+0x16>)
  movs r3, #0
 8000296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000298:	e001      	b.n	800029e <LoopFillZerobss>

0800029a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800029a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800029c:	3204      	adds	r2, #4

0800029e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800029e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002a0:	d3fb      	bcc.n	800029a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002a2:	f000 f811 	bl	80002c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002a6:	f7ff ffb5 	bl	8000214 <main>

080002aa <LoopForever>:

LoopForever:
    b LoopForever
 80002aa:	e7fe      	b.n	80002aa <LoopForever>
  ldr   r0, =_estack
 80002ac:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80002b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002b4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002b8:	08000330 	.word	0x08000330
  ldr r2, =_sbss
 80002bc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002c0:	2000001c 	.word	0x2000001c

080002c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002c4:	e7fe      	b.n	80002c4 <ADC1_2_IRQHandler>
	...

080002c8 <__libc_init_array>:
 80002c8:	b570      	push	{r4, r5, r6, lr}
 80002ca:	2500      	movs	r5, #0
 80002cc:	4e0c      	ldr	r6, [pc, #48]	; (8000300 <__libc_init_array+0x38>)
 80002ce:	4c0d      	ldr	r4, [pc, #52]	; (8000304 <__libc_init_array+0x3c>)
 80002d0:	1ba4      	subs	r4, r4, r6
 80002d2:	10a4      	asrs	r4, r4, #2
 80002d4:	42a5      	cmp	r5, r4
 80002d6:	d109      	bne.n	80002ec <__libc_init_array+0x24>
 80002d8:	f000 f81a 	bl	8000310 <_init>
 80002dc:	2500      	movs	r5, #0
 80002de:	4e0a      	ldr	r6, [pc, #40]	; (8000308 <__libc_init_array+0x40>)
 80002e0:	4c0a      	ldr	r4, [pc, #40]	; (800030c <__libc_init_array+0x44>)
 80002e2:	1ba4      	subs	r4, r4, r6
 80002e4:	10a4      	asrs	r4, r4, #2
 80002e6:	42a5      	cmp	r5, r4
 80002e8:	d105      	bne.n	80002f6 <__libc_init_array+0x2e>
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002f0:	4798      	blx	r3
 80002f2:	3501      	adds	r5, #1
 80002f4:	e7ee      	b.n	80002d4 <__libc_init_array+0xc>
 80002f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002fa:	4798      	blx	r3
 80002fc:	3501      	adds	r5, #1
 80002fe:	e7f2      	b.n	80002e6 <__libc_init_array+0x1e>
 8000300:	08000328 	.word	0x08000328
 8000304:	08000328 	.word	0x08000328
 8000308:	08000328 	.word	0x08000328
 800030c:	0800032c 	.word	0x0800032c

08000310 <_init>:
 8000310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000312:	bf00      	nop
 8000314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000316:	bc08      	pop	{r3}
 8000318:	469e      	mov	lr, r3
 800031a:	4770      	bx	lr

0800031c <_fini>:
 800031c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800031e:	bf00      	nop
 8000320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000322:	bc08      	pop	{r3}
 8000324:	469e      	mov	lr, r3
 8000326:	4770      	bx	lr
