<root versionMajor = "1" versionMinor = "5">
  <kernel name="rerArray" language="c" vlnv="xilinx.com:hls:rerArray:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_ADJ_MAT" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="32"/>
      <port name="M_AXI_FEATURE_INPUT" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="512"/>
      <port name="M_AXI_WEIGHT_INPUT" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="512"/>
      <port name="M_AXI_INTER_DATA" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="512"/>
      <port name="M_AXI_OUTPUT_DATA" portType="addressable" mode="master" base="0x0" range="0xFFFFFFFF" dataWidth="512"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x28" dataWidth="32"/>
    </ports>
    <args>
    <arg id="2" name="featrue_length" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x10" size="0x4" type="unsigned int"/>
    <arg id="4" name="output_size" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x18" size="0x4" type="unsigned int"/>
    <arg id="5" name="node_cnt" addressQualifier="0" port="S_AXI_CONTROL" hostOffset="0x0" hostSize="0x4" offset="0x20" size="0x4" type="unsigned int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
