{
  "module_name": "sdw.h",
  "hash_id": "b0c5586d048ccbb6d0f76a728c89388ad15f396b35e5a3e8f97127487734666a",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/soundwire/sdw.h",
  "human_readable_source": " \n \n\n#ifndef __SOUNDWIRE_H\n#define __SOUNDWIRE_H\n\n#include <linux/bug.h>\n#include <linux/lockdep_types.h>\n#include <linux/irq.h>\n#include <linux/irqdomain.h>\n#include <linux/mod_devicetable.h>\n#include <linux/bitfield.h>\n\nstruct sdw_bus;\nstruct sdw_slave;\n\n \n\n \n#define SDW_BROADCAST_DEV_NUM\t\t15\n\n \n#define SDW_ENUM_DEV_NUM\t\t0\n\n \n#define SDW_GROUP12_DEV_NUM\t\t12\n#define SDW_GROUP13_DEV_NUM\t\t13\n\n \n#define SDW_MASTER_DEV_NUM\t\t14\n\n#define SDW_NUM_DEV_ID_REGISTERS\t6\n \n\n \n#define SDW_FRAME_ROWS\t\t24\n#define SDW_FRAME_COLS\t\t8\n#define SDW_FRAME_ROW_COLS\t\t(SDW_FRAME_ROWS * SDW_FRAME_COLS)\n\n#define SDW_FRAME_CTRL_BITS\t\t48\n#define SDW_MAX_DEVICES\t\t\t11\n\n#define SDW_MAX_PORTS\t\t\t15\n#define SDW_VALID_PORT_RANGE(n)\t\t((n) < SDW_MAX_PORTS && (n) >= 1)\n\nenum {\n\tSDW_PORT_DIRN_SINK = 0,\n\tSDW_PORT_DIRN_SOURCE,\n\tSDW_PORT_DIRN_MAX,\n};\n\n \n\n \n#define SDW_PORT_FLOW_MODE_ISOCH\t0\n#define SDW_PORT_FLOW_MODE_TX_CNTRL\tBIT(0)\n#define SDW_PORT_FLOW_MODE_RX_CNTRL\tBIT(1)\n#define SDW_PORT_FLOW_MODE_ASYNC\tGENMASK(1, 0)\n\n \n#define SDW_BLOCK_PACKG_PER_PORT\tBIT(0)\n#define SDW_BLOCK_PACKG_PER_CH\t\tBIT(1)\n\n \nenum sdw_slave_status {\n\tSDW_SLAVE_UNATTACHED = 0,\n\tSDW_SLAVE_ATTACHED = 1,\n\tSDW_SLAVE_ALERT = 2,\n\tSDW_SLAVE_RESERVED = 3,\n};\n\n \nenum sdw_clk_stop_type {\n\tSDW_CLK_PRE_PREPARE = 0,\n\tSDW_CLK_POST_PREPARE,\n\tSDW_CLK_PRE_DEPREPARE,\n\tSDW_CLK_POST_DEPREPARE,\n};\n\n \nenum sdw_command_response {\n\tSDW_CMD_OK = 0,\n\tSDW_CMD_IGNORED = 1,\n\tSDW_CMD_FAIL = 2,\n\tSDW_CMD_TIMEOUT = 3,\n\tSDW_CMD_FAIL_OTHER = 4,\n};\n\n \nenum sdw_dpn_grouping {\n\tSDW_BLK_GRP_CNT_1 = 0,\n\tSDW_BLK_GRP_CNT_2 = 1,\n\tSDW_BLK_GRP_CNT_3 = 2,\n\tSDW_BLK_GRP_CNT_4 = 3,\n};\n\n \nenum sdw_dpn_pkg_mode {\n\tSDW_BLK_PKG_PER_PORT = 0,\n\tSDW_BLK_PKG_PER_CHANNEL = 1\n};\n\n \nenum sdw_stream_type {\n\tSDW_STREAM_PCM = 0,\n\tSDW_STREAM_PDM = 1,\n};\n\n \nenum sdw_data_direction {\n\tSDW_DATA_DIR_RX = 0,\n\tSDW_DATA_DIR_TX = 1,\n};\n\n \nenum sdw_port_data_mode {\n\tSDW_PORT_DATA_MODE_NORMAL = 0,\n\tSDW_PORT_DATA_MODE_PRBS = 1,\n\tSDW_PORT_DATA_MODE_STATIC_0 = 2,\n\tSDW_PORT_DATA_MODE_STATIC_1 = 3,\n};\n\n \nenum sdw_clk_stop_reset_behave {\n\tSDW_CLK_STOP_KEEP_STATUS = 1,\n};\n\n \nenum sdw_p15_behave {\n\tSDW_P15_READ_IGNORED = 0,\n\tSDW_P15_CMD_OK = 1,\n};\n\n \nenum sdw_dpn_type {\n\tSDW_DPN_FULL = 0,\n\tSDW_DPN_SIMPLE = 1,\n\tSDW_DPN_REDUCED = 2,\n};\n\n \nenum sdw_clk_stop_mode {\n\tSDW_CLK_STOP_MODE0 = 0,\n\tSDW_CLK_STOP_MODE1 = 1,\n};\n\n \nstruct sdw_dp0_prop {\n\tu32 max_word;\n\tu32 min_word;\n\tu32 num_words;\n\tu32 *words;\n\tbool BRA_flow_controlled;\n\tbool simple_ch_prep_sm;\n\tbool imp_def_interrupts;\n};\n\n \nstruct sdw_dpn_audio_mode {\n\tu32 bus_min_freq;\n\tu32 bus_max_freq;\n\tu32 bus_num_freq;\n\tu32 *bus_freq;\n\tu32 max_freq;\n\tu32 min_freq;\n\tu32 num_freq;\n\tu32 *freq;\n\tu32 prep_ch_behave;\n\tu32 glitchless;\n};\n\n \nstruct sdw_dpn_prop {\n\tu32 num;\n\tu32 max_word;\n\tu32 min_word;\n\tu32 num_words;\n\tu32 *words;\n\tenum sdw_dpn_type type;\n\tu32 max_grouping;\n\tbool simple_ch_prep_sm;\n\tu32 ch_prep_timeout;\n\tu32 imp_def_interrupts;\n\tu32 max_ch;\n\tu32 min_ch;\n\tu32 num_channels;\n\tu32 *channels;\n\tu32 num_ch_combinations;\n\tu32 *ch_combinations;\n\tu32 modes;\n\tu32 max_async_buffer;\n\tbool block_pack_mode;\n\tbool read_only_wordlength;\n\tu32 port_encoding;\n\tstruct sdw_dpn_audio_mode *audio_modes;\n};\n\n \nstruct sdw_slave_prop {\n\tu32 mipi_revision;\n\tbool wake_capable;\n\tbool test_mode_capable;\n\tbool clk_stop_mode1;\n\tbool simple_clk_stop_capable;\n\tu32 clk_stop_timeout;\n\tu32 ch_prep_timeout;\n\tenum sdw_clk_stop_reset_behave reset_behave;\n\tbool high_PHY_capable;\n\tbool paging_support;\n\tbool bank_delay_support;\n\tenum sdw_p15_behave p15_behave;\n\tbool lane_control_support;\n\tu32 master_count;\n\tu32 source_ports;\n\tu32 sink_ports;\n\tstruct sdw_dp0_prop *dp0_prop;\n\tstruct sdw_dpn_prop *src_dpn_prop;\n\tstruct sdw_dpn_prop *sink_dpn_prop;\n\tu8 scp_int1_mask;\n\tu32 quirks;\n\tbool clock_reg_supported;\n\tbool use_domain_irq;\n};\n\n#define SDW_SLAVE_QUIRKS_INVALID_INITIAL_PARITY\tBIT(0)\n\n \nstruct sdw_master_prop {\n\tu32 revision;\n\tu32 clk_stop_modes;\n\tu32 max_clk_freq;\n\tu32 num_clk_gears;\n\tu32 *clk_gears;\n\tu32 num_clk_freq;\n\tu32 *clk_freq;\n\tu32 default_frame_rate;\n\tu32 default_row;\n\tu32 default_col;\n\tbool dynamic_frame;\n\tu32 err_threshold;\n\tu32 mclk_freq;\n\tbool hw_disabled;\n\tu64 quirks;\n};\n\n \n\n \n#define SDW_MASTER_QUIRKS_CLEAR_INITIAL_CLASH\tBIT(0)\n\n \n#define SDW_MASTER_QUIRKS_CLEAR_INITIAL_PARITY\tBIT(1)\n\nint sdw_master_read_prop(struct sdw_bus *bus);\nint sdw_slave_read_prop(struct sdw_slave *slave);\n\n \n\n#define SDW_IGNORED_UNIQUE_ID 0xFF\n\n \nstruct sdw_slave_id {\n\t__u16 mfg_id;\n\t__u16 part_id;\n\t__u8 class_id;\n\t__u8 unique_id;\n\t__u8 sdw_version:4;\n};\n\nstruct sdw_extended_slave_id {\n\tint link_id;\n\tstruct sdw_slave_id id;\n};\n\n \n#define SDW_DISCO_LINK_ID_MASK\tGENMASK_ULL(51, 48)\n#define SDW_VERSION_MASK\tGENMASK_ULL(47, 44)\n#define SDW_UNIQUE_ID_MASK\tGENMASK_ULL(43, 40)\n#define SDW_MFG_ID_MASK\t\tGENMASK_ULL(39, 24)\n#define SDW_PART_ID_MASK\tGENMASK_ULL(23, 8)\n#define SDW_CLASS_ID_MASK\tGENMASK_ULL(7, 0)\n\n#define SDW_DISCO_LINK_ID(addr)\tFIELD_GET(SDW_DISCO_LINK_ID_MASK, addr)\n#define SDW_VERSION(addr)\tFIELD_GET(SDW_VERSION_MASK, addr)\n#define SDW_UNIQUE_ID(addr)\tFIELD_GET(SDW_UNIQUE_ID_MASK, addr)\n#define SDW_MFG_ID(addr)\tFIELD_GET(SDW_MFG_ID_MASK, addr)\n#define SDW_PART_ID(addr)\tFIELD_GET(SDW_PART_ID_MASK, addr)\n#define SDW_CLASS_ID(addr)\tFIELD_GET(SDW_CLASS_ID_MASK, addr)\n\n \nstruct sdw_slave_intr_status {\n\tbool sdca_cascade;\n\tu8 control_port;\n\tu8 port[15];\n};\n\n \nenum sdw_reg_bank {\n\tSDW_BANK0,\n\tSDW_BANK1,\n};\n\n \nstruct sdw_bus_conf {\n\tunsigned int clk_freq;\n\tunsigned int num_rows;\n\tunsigned int num_cols;\n\tunsigned int bank;\n};\n\n \nstruct sdw_prepare_ch {\n\tunsigned int num;\n\tunsigned int ch_mask;\n\tbool prepare;\n\tunsigned int bank;\n};\n\n \nenum sdw_port_prep_ops {\n\tSDW_OPS_PORT_PRE_PREP = 0,\n\tSDW_OPS_PORT_PRE_DEPREP,\n\tSDW_OPS_PORT_POST_PREP,\n\tSDW_OPS_PORT_POST_DEPREP,\n};\n\n \nstruct sdw_bus_params {\n\tenum sdw_reg_bank curr_bank;\n\tenum sdw_reg_bank next_bank;\n\tunsigned int max_dr_freq;\n\tunsigned int curr_dr_freq;\n\tunsigned int bandwidth;\n\tunsigned int col;\n\tunsigned int row;\n\tint s_data_mode;\n\tint m_data_mode;\n};\n\n \nstruct sdw_slave_ops {\n\tint (*read_prop)(struct sdw_slave *sdw);\n\tint (*interrupt_callback)(struct sdw_slave *slave,\n\t\t\t\t  struct sdw_slave_intr_status *status);\n\tint (*update_status)(struct sdw_slave *slave,\n\t\t\t     enum sdw_slave_status status);\n\tint (*bus_config)(struct sdw_slave *slave,\n\t\t\t  struct sdw_bus_params *params);\n\tint (*port_prep)(struct sdw_slave *slave,\n\t\t\t struct sdw_prepare_ch *prepare_ch,\n\t\t\t enum sdw_port_prep_ops pre_ops);\n\tint (*clk_stop)(struct sdw_slave *slave,\n\t\t\tenum sdw_clk_stop_mode mode,\n\t\t\tenum sdw_clk_stop_type type);\n\n};\n\n \nstruct sdw_slave {\n\tstruct sdw_slave_id id;\n\tstruct device dev;\n\tint irq;\n\tenum sdw_slave_status status;\n\tstruct sdw_bus *bus;\n\tstruct sdw_slave_prop prop;\n#ifdef CONFIG_DEBUG_FS\n\tstruct dentry *debugfs;\n#endif\n\tstruct list_head node;\n\tstruct completion port_ready[SDW_MAX_PORTS];\n\tunsigned int m_port_map[SDW_MAX_PORTS];\n\tu16 dev_num;\n\tu16 dev_num_sticky;\n\tbool probed;\n\tstruct completion enumeration_complete;\n\tstruct completion initialization_complete;\n\tu32 unattach_request;\n\tbool first_interrupt_done;\n\tbool is_mockup_device;\n\tstruct mutex sdw_dev_lock;  \n};\n\n#define dev_to_sdw_dev(_dev) container_of(_dev, struct sdw_slave, dev)\n\n \nstruct sdw_master_device {\n\tstruct device dev;\n\tstruct sdw_bus *bus;\n};\n\n#define dev_to_sdw_master_device(d)\t\\\n\tcontainer_of(d, struct sdw_master_device, dev)\n\nstruct sdw_driver {\n\tconst char *name;\n\n\tint (*probe)(struct sdw_slave *sdw,\n\t\t\tconst struct sdw_device_id *id);\n\tint (*remove)(struct sdw_slave *sdw);\n\tvoid (*shutdown)(struct sdw_slave *sdw);\n\n\tconst struct sdw_device_id *id_table;\n\tconst struct sdw_slave_ops *ops;\n\n\tstruct device_driver driver;\n};\n\n#define SDW_SLAVE_ENTRY_EXT(_mfg_id, _part_id, _version, _c_id, _drv_data) \\\n\t{ .mfg_id = (_mfg_id), .part_id = (_part_id),\t\t\\\n\t  .sdw_version = (_version), .class_id = (_c_id),\t\\\n\t  .driver_data = (unsigned long)(_drv_data) }\n\n#define SDW_SLAVE_ENTRY(_mfg_id, _part_id, _drv_data)\t\\\n\tSDW_SLAVE_ENTRY_EXT((_mfg_id), (_part_id), 0, 0, (_drv_data))\n\nint sdw_handle_slave_status(struct sdw_bus *bus,\n\t\t\tenum sdw_slave_status status[]);\n\n \n\n \nstruct sdw_port_params {\n\tunsigned int num;\n\tunsigned int bps;\n\tunsigned int flow_mode;\n\tunsigned int data_mode;\n};\n\n \nstruct sdw_transport_params {\n\tbool blk_grp_ctrl_valid;\n\tunsigned int port_num;\n\tunsigned int blk_grp_ctrl;\n\tunsigned int sample_interval;\n\tunsigned int offset1;\n\tunsigned int offset2;\n\tunsigned int hstart;\n\tunsigned int hstop;\n\tunsigned int blk_pkg_mode;\n\tunsigned int lane_ctrl;\n};\n\n \nstruct sdw_enable_ch {\n\tunsigned int port_num;\n\tunsigned int ch_mask;\n\tbool enable;\n};\n\n \nstruct sdw_master_port_ops {\n\tint (*dpn_set_port_params)(struct sdw_bus *bus,\n\t\t\tstruct sdw_port_params *port_params,\n\t\t\tunsigned int bank);\n\tint (*dpn_set_port_transport_params)(struct sdw_bus *bus,\n\t\t\tstruct sdw_transport_params *transport_params,\n\t\t\tenum sdw_reg_bank bank);\n\tint (*dpn_port_prep)(struct sdw_bus *bus,\n\t\t\tstruct sdw_prepare_ch *prepare_ch);\n\tint (*dpn_port_enable_ch)(struct sdw_bus *bus,\n\t\t\tstruct sdw_enable_ch *enable_ch, unsigned int bank);\n};\n\nstruct sdw_msg;\n\n \nstruct sdw_defer {\n\tint length;\n\tstruct completion complete;\n\tstruct sdw_msg *msg;\n};\n\n \nstruct sdw_master_ops {\n\tint (*read_prop)(struct sdw_bus *bus);\n\tu64 (*override_adr)\n\t\t\t(struct sdw_bus *bus, u64 addr);\n\tenum sdw_command_response (*xfer_msg)\n\t\t\t(struct sdw_bus *bus, struct sdw_msg *msg);\n\tenum sdw_command_response (*xfer_msg_defer)\n\t\t\t(struct sdw_bus *bus);\n\tint (*set_bus_conf)(struct sdw_bus *bus,\n\t\t\tstruct sdw_bus_params *params);\n\tint (*pre_bank_switch)(struct sdw_bus *bus);\n\tint (*post_bank_switch)(struct sdw_bus *bus);\n\tu32 (*read_ping_status)(struct sdw_bus *bus);\n\tint (*get_device_num)(struct sdw_bus *bus, struct sdw_slave *slave);\n\tvoid (*put_device_num)(struct sdw_bus *bus, struct sdw_slave *slave);\n\tvoid (*new_peripheral_assigned)(struct sdw_bus *bus,\n\t\t\t\t\tstruct sdw_slave *slave,\n\t\t\t\t\tint dev_num);\n};\n\n \nstruct sdw_bus {\n\tstruct device *dev;\n\tstruct sdw_master_device *md;\n\tunsigned int link_id;\n\tint id;\n\tstruct list_head slaves;\n\tDECLARE_BITMAP(assigned, SDW_MAX_DEVICES);\n\tstruct mutex bus_lock;\n\tstruct lock_class_key bus_lock_key;\n\tstruct mutex msg_lock;\n\tstruct lock_class_key msg_lock_key;\n\tint (*compute_params)(struct sdw_bus *bus);\n\tconst struct sdw_master_ops *ops;\n\tconst struct sdw_master_port_ops *port_ops;\n\tstruct sdw_bus_params params;\n\tstruct sdw_master_prop prop;\n\tstruct list_head m_rt_list;\n#ifdef CONFIG_DEBUG_FS\n\tstruct dentry *debugfs;\n#endif\n\tstruct irq_chip irq_chip;\n\tstruct irq_domain *domain;\n\tstruct sdw_defer defer_msg;\n\tunsigned int clk_stop_timeout;\n\tu32 bank_switch_timeout;\n\tbool multi_link;\n\tint hw_sync_min_links;\n};\n\nint sdw_bus_master_add(struct sdw_bus *bus, struct device *parent,\n\t\t       struct fwnode_handle *fwnode);\nvoid sdw_bus_master_delete(struct sdw_bus *bus);\n\nvoid sdw_show_ping_status(struct sdw_bus *bus, bool sync_delay);\n\n \nstruct sdw_port_config {\n\tunsigned int num;\n\tunsigned int ch_mask;\n};\n\n \nstruct sdw_stream_config {\n\tunsigned int frame_rate;\n\tunsigned int ch_count;\n\tunsigned int bps;\n\tenum sdw_data_direction direction;\n\tenum sdw_stream_type type;\n};\n\n \nenum sdw_stream_state {\n\tSDW_STREAM_ALLOCATED = 0,\n\tSDW_STREAM_CONFIGURED = 1,\n\tSDW_STREAM_PREPARED = 2,\n\tSDW_STREAM_ENABLED = 3,\n\tSDW_STREAM_DISABLED = 4,\n\tSDW_STREAM_DEPREPARED = 5,\n\tSDW_STREAM_RELEASED = 6,\n};\n\n \nstruct sdw_stream_params {\n\tunsigned int rate;\n\tunsigned int ch_count;\n\tunsigned int bps;\n};\n\n \nstruct sdw_stream_runtime {\n\tconst char *name;\n\tstruct sdw_stream_params params;\n\tenum sdw_stream_state state;\n\tenum sdw_stream_type type;\n\tstruct list_head master_list;\n\tint m_rt_count;\n};\n\nstruct sdw_stream_runtime *sdw_alloc_stream(const char *stream_name);\nvoid sdw_release_stream(struct sdw_stream_runtime *stream);\n\nint sdw_compute_params(struct sdw_bus *bus);\n\nint sdw_stream_add_master(struct sdw_bus *bus,\n\t\tstruct sdw_stream_config *stream_config,\n\t\tstruct sdw_port_config *port_config,\n\t\tunsigned int num_ports,\n\t\tstruct sdw_stream_runtime *stream);\nint sdw_stream_remove_master(struct sdw_bus *bus,\n\t\tstruct sdw_stream_runtime *stream);\nint sdw_startup_stream(void *sdw_substream);\nint sdw_prepare_stream(struct sdw_stream_runtime *stream);\nint sdw_enable_stream(struct sdw_stream_runtime *stream);\nint sdw_disable_stream(struct sdw_stream_runtime *stream);\nint sdw_deprepare_stream(struct sdw_stream_runtime *stream);\nvoid sdw_shutdown_stream(void *sdw_substream);\nint sdw_bus_prep_clk_stop(struct sdw_bus *bus);\nint sdw_bus_clk_stop(struct sdw_bus *bus);\nint sdw_bus_exit_clk_stop(struct sdw_bus *bus);\n\nint sdw_compare_devid(struct sdw_slave *slave, struct sdw_slave_id id);\nvoid sdw_extract_slave_id(struct sdw_bus *bus, u64 addr, struct sdw_slave_id *id);\n\n#if IS_ENABLED(CONFIG_SOUNDWIRE)\n\nint sdw_stream_add_slave(struct sdw_slave *slave,\n\t\t\t struct sdw_stream_config *stream_config,\n\t\t\t struct sdw_port_config *port_config,\n\t\t\t unsigned int num_ports,\n\t\t\t struct sdw_stream_runtime *stream);\nint sdw_stream_remove_slave(struct sdw_slave *slave,\n\t\t\t    struct sdw_stream_runtime *stream);\n\n \nint sdw_read(struct sdw_slave *slave, u32 addr);\nint sdw_write(struct sdw_slave *slave, u32 addr, u8 value);\nint sdw_write_no_pm(struct sdw_slave *slave, u32 addr, u8 value);\nint sdw_read_no_pm(struct sdw_slave *slave, u32 addr);\nint sdw_nread(struct sdw_slave *slave, u32 addr, size_t count, u8 *val);\nint sdw_nread_no_pm(struct sdw_slave *slave, u32 addr, size_t count, u8 *val);\nint sdw_nwrite(struct sdw_slave *slave, u32 addr, size_t count, const u8 *val);\nint sdw_nwrite_no_pm(struct sdw_slave *slave, u32 addr, size_t count, const u8 *val);\nint sdw_update(struct sdw_slave *slave, u32 addr, u8 mask, u8 val);\nint sdw_update_no_pm(struct sdw_slave *slave, u32 addr, u8 mask, u8 val);\n\n#else\n\nstatic inline int sdw_stream_add_slave(struct sdw_slave *slave,\n\t\t\t\t       struct sdw_stream_config *stream_config,\n\t\t\t\t       struct sdw_port_config *port_config,\n\t\t\t\t       unsigned int num_ports,\n\t\t\t\t       struct sdw_stream_runtime *stream)\n{\n\tWARN_ONCE(1, \"SoundWire API is disabled\");\n\treturn -EINVAL;\n}\n\nstatic inline int sdw_stream_remove_slave(struct sdw_slave *slave,\n\t\t\t\t\t  struct sdw_stream_runtime *stream)\n{\n\tWARN_ONCE(1, \"SoundWire API is disabled\");\n\treturn -EINVAL;\n}\n\n \nstatic inline int sdw_read(struct sdw_slave *slave, u32 addr)\n{\n\tWARN_ONCE(1, \"SoundWire API is disabled\");\n\treturn -EINVAL;\n}\n\nstatic inline int sdw_write(struct sdw_slave *slave, u32 addr, u8 value)\n{\n\tWARN_ONCE(1, \"SoundWire API is disabled\");\n\treturn -EINVAL;\n}\n\nstatic inline int sdw_write_no_pm(struct sdw_slave *slave, u32 addr, u8 value)\n{\n\tWARN_ONCE(1, \"SoundWire API is disabled\");\n\treturn -EINVAL;\n}\n\nstatic inline int sdw_read_no_pm(struct sdw_slave *slave, u32 addr)\n{\n\tWARN_ONCE(1, \"SoundWire API is disabled\");\n\treturn -EINVAL;\n}\n\nstatic inline int sdw_nread(struct sdw_slave *slave, u32 addr, size_t count, u8 *val)\n{\n\tWARN_ONCE(1, \"SoundWire API is disabled\");\n\treturn -EINVAL;\n}\n\nstatic inline int sdw_nread_no_pm(struct sdw_slave *slave, u32 addr, size_t count, u8 *val)\n{\n\tWARN_ONCE(1, \"SoundWire API is disabled\");\n\treturn -EINVAL;\n}\n\nstatic inline int sdw_nwrite(struct sdw_slave *slave, u32 addr, size_t count, const u8 *val)\n{\n\tWARN_ONCE(1, \"SoundWire API is disabled\");\n\treturn -EINVAL;\n}\n\nstatic inline int sdw_nwrite_no_pm(struct sdw_slave *slave, u32 addr, size_t count, const u8 *val)\n{\n\tWARN_ONCE(1, \"SoundWire API is disabled\");\n\treturn -EINVAL;\n}\n\nstatic inline int sdw_update(struct sdw_slave *slave, u32 addr, u8 mask, u8 val)\n{\n\tWARN_ONCE(1, \"SoundWire API is disabled\");\n\treturn -EINVAL;\n}\n\nstatic inline int sdw_update_no_pm(struct sdw_slave *slave, u32 addr, u8 mask, u8 val)\n{\n\tWARN_ONCE(1, \"SoundWire API is disabled\");\n\treturn -EINVAL;\n}\n\n#endif  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}