****************************************
Report : Averaged Power
	-hierarchy
	-nosplit
Design : pe_tile_new_unq1
Version: Q-2019.12-SP2
Date   : Mon Jan 18 23:02:48 2021
****************************************



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
pe_tile_new_unq1                      3.06e-04 2.29e-04 6.74e-07  5.36e-04 100.0
  test_pe (test_pe_unq1)              3.77e-05 4.81e-05 1.98e-07  8.60e-05  16.1
    test_opt_reg_file (test_opt_reg_file_DataWidth16) 1.39e-06 2.36e-06 1.06e-08 3.76e-06   0.7
      clk_gate_data_in_reg_reg_0_ (SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16) 5.24e-07 7.62e-08 4.36e-10 6.01e-07   0.1
    clk_gate_op_code_reg (SNPS_CLOCK_GATE_HIGH_test_pe_unq1) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
    test_opt_reg_a (test_opt_reg_DataWidth16) 2.33e-06 3.64e-06 1.03e-08 5.98e-06   1.1
      clk_gate_data_in_reg_reg (SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16) 5.64e-07 1.41e-07 4.40e-10 7.05e-07   0.1
    test_opt_reg_d (test_opt_reg_DataWidth1_2) 6.26e-07 1.57e-09 9.02e-10 6.28e-07   0.1
    test_opt_reg_e (test_opt_reg_DataWidth1_1) 6.25e-07 3.36e-10 8.89e-10 6.26e-07   0.1
    test_opt_reg_f (test_opt_reg_DataWidth1_0) 6.24e-07    0.000 8.81e-10 6.25e-07   0.1
    test_lut (test_lut_DataWidth1)    4.87e-07 2.18e-09 4.08e-09  4.93e-07   0.1
      clk_gate_GEN_LUT_0__lut_reg (SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1) 4.85e-07    0.000 3.82e-10 4.85e-07   0.1
    test_pe_comp (test_pe_comp_unq1)  2.80e-05 3.15e-05 1.33e-07  5.96e-05  11.1
      test_shifter (test_shifter_unq1_DataWidth16) 1.63e-06 2.64e-06 8.40e-09 4.28e-06   0.8
      cmpr (test_cmpr)                1.88e-09 3.71e-09 9.04e-10  6.49e-09   0.0
      GEN_ADD_0__full_add (test_full_add_DataWidth16) 8.83e-07 8.81e-07 3.31e-09 1.77e-06   0.3
        DP_OP_5J4_122_5729 (test_full_add_DataWidth16_DP_OP_5J4_122_5729_J4_0) 8.83e-07 8.81e-07 3.31e-09 1.77e-06   0.3
      test_mult_add (test_mult_add_DataWidth16) 2.20e-05 2.30e-05 8.72e-08 4.51e-05   8.4
        mult_x_1 (test_mult_add_DataWidth16_DW_mult_tc_1) 2.20e-05 2.30e-05 8.71e-08 4.51e-05   8.4
    test_debug_data (test_debug_reg_DataWidth16) 7.78e-07 2.06e-07 8.73e-09 9.93e-07   0.2
      clk_gate_debug_val_reg (SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16) 4.84e-07    0.000 4.33e-10 4.84e-07   0.1
    test_debug_bit (test_debug_reg_DataWidth1) 6.07e-07 3.71e-10 5.25e-10 6.07e-07   0.1
  sb_1b (sb_unq2)                     1.28e-05 1.26e-07 5.88e-08  1.30e-05   2.4
    clk_gate_config_sb_reg_0 (SNPS_CLOCK_GATE_HIGH_sb_unq2_2) 5.07e-07    0.000 6.07e-10 5.08e-07   0.1
    clk_gate_config_sb_reg (SNPS_CLOCK_GATE_HIGH_sb_unq2_0) 5.06e-07    0.000 7.28e-10 5.06e-07   0.1
    clk_gate_config_ungate_reg (SNPS_CLOCK_GATE_HIGH_sb_unq2_1) 5.06e-07    0.000 7.28e-10 5.06e-07   0.1
  sb_wide (sb_unq1)                   2.41e-04 1.51e-04 2.81e-07  3.93e-04  73.3
    clk_gate_out_3_0_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_5) 1.30e-06 2.43e-06 5.20e-10 3.73e-06   0.7
    clk_gate_out_1_4_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_11) 1.29e-06 2.37e-06 5.20e-10 3.66e-06   0.7
    clk_gate_out_0_4_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_16) 1.29e-06 2.22e-06 5.20e-10 3.52e-06   0.7
    clk_gate_out_1_1_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_14) 1.49e-06 2.55e-06 6.29e-10 4.04e-06   0.8
    clk_gate_out_0_1_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_19) 1.49e-06 2.33e-06 6.29e-10 3.82e-06   0.7
    clk_gate_out_3_4_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_1) 1.06e-06 2.26e-06 4.64e-10 3.32e-06   0.6
    clk_gate_out_2_4_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_6) 1.30e-06 2.41e-06 5.20e-10 3.71e-06   0.7
    clk_gate_out_2_1_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_9) 1.29e-06 2.45e-06 5.20e-10 3.74e-06   0.7
    clk_gate_config_sb_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_0) 5.06e-07    0.000 7.28e-10 5.06e-07   0.1
    clk_gate_out_0_2_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_18) 1.06e-06 2.12e-06 4.64e-10 3.18e-06   0.6
    clk_gate_out_3_1_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_4) 1.06e-06 2.18e-06 4.64e-10 3.24e-06   0.6
    clk_gate_out_1_2_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_13) 1.29e-06 2.33e-06 5.20e-10 3.62e-06   0.7
    clk_gate_out_3_2_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_3) 1.30e-06 2.34e-06 5.20e-10 3.64e-06   0.7
    clk_gate_out_2_2_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_8) 1.30e-06 2.46e-06 5.20e-10 3.75e-06   0.7
    clk_gate_out_0_3_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_17) 1.49e-06 2.21e-06 6.29e-10 3.70e-06   0.7
    clk_gate_config_sb_reg_0 (SNPS_CLOCK_GATE_HIGH_sb_unq1_22) 5.06e-07    0.000 7.28e-10 5.06e-07   0.1
    clk_gate_out_0_0_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_20) 1.49e-06 2.27e-06 6.29e-10 3.76e-06   0.7
    clk_gate_out_2_3_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_7) 1.30e-06 2.28e-06 5.20e-10 3.58e-06   0.7
    clk_gate_out_1_3_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_12) 1.29e-06 2.15e-06 5.20e-10 3.44e-06   0.6
    clk_gate_out_2_0_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_10) 1.29e-06 2.24e-06 5.20e-10 3.54e-06   0.7
    clk_gate_config_ungate_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_21) 5.06e-07    0.000 7.28e-10 5.07e-07   0.1
    clk_gate_out_1_0_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_15) 1.49e-06 2.26e-06 6.29e-10 3.75e-06   0.7
    clk_gate_out_3_3_id1_reg (SNPS_CLOCK_GATE_HIGH_sb_unq1_2) 1.06e-06 2.24e-06 4.64e-10 3.30e-06   0.6
  cb_cg_en (cb_unq2_0)                5.07e-07 7.47e-10 1.55e-08  5.24e-07   0.1
    clk_gate_config_cb_reg (SNPS_CLOCK_GATE_HIGH_cb_unq2_0_0) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
  cb_data0 (cb_unq1_1)                1.19e-06 1.94e-06 2.35e-08  3.15e-06   0.6
    clk_gate_config_cb_reg (SNPS_CLOCK_GATE_HIGH_cb_unq1_0_1) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
  cb_data1 (cb_unq1_0)                9.73e-07 1.84e-06 2.30e-08  2.84e-06   0.5
    clk_gate_config_cb_reg (SNPS_CLOCK_GATE_HIGH_cb_unq1_0_0) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
  cb_bit0 (cb_unq2_3)                 5.09e-07 3.17e-09 1.58e-08  5.28e-07   0.1
    clk_gate_config_cb_reg (SNPS_CLOCK_GATE_HIGH_cb_unq2_0_3) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
  cb_bit1 (cb_unq2_2)                 5.09e-07 1.34e-09 1.53e-08  5.26e-07   0.1
    clk_gate_config_cb_reg (SNPS_CLOCK_GATE_HIGH_cb_unq2_0_2) 5.08e-07    0.000 6.07e-10 5.09e-07   0.1
  cb_bit2 (cb_unq2_1)                 5.07e-07 8.42e-10 1.55e-08  5.24e-07   0.1
    clk_gate_config_cb_reg (SNPS_CLOCK_GATE_HIGH_cb_unq2_0_1) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
1
