<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::ScheduleDAGMI Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1ScheduleDAGMI.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1ScheduleDAGMI-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ScheduleDAGMI Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ScheduleDAGMI:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGMI__inherit__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGMI_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ScheduleDAGMI_inherit__map" id="llvm_1_1ScheduleDAGMI_inherit__map">
<area shape="rect" id="node4" href="classllvm_1_1VLIWMachineScheduler.html" title="llvm::VLIWMachineScheduler" alt="" coords="5,229,195,256"/>
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAGInstrs.html" title="llvm::ScheduleDAGInstrs" alt="" coords="18,80,182,107"/>
<area shape="rect" id="node3" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="33,5,167,32"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ScheduleDAGMI:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGMI__coll__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGMI_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ScheduleDAGMI_coll__map" id="llvm_1_1ScheduleDAGMI_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAGInstrs.html" title="llvm::ScheduleDAGInstrs" alt="" coords="1582,855,1746,881"/>
<area shape="rect" id="node3" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="1219,721,1352,748"/>
<area shape="rect" id="node4" href="classllvm_1_1MachineFunction.html" title="llvm::MachineFunction" alt="" coords="800,772,951,799"/>
<area shape="rect" id="node5" href="classllvm_1_1SUnit.html" title="SUnit &#45; Scheduling unit. This is a node in the scheduling DAG. " alt="" coords="834,456,917,483"/>
<area shape="rect" id="node6" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt;\l llvm::SDep, 4 \&gt;" alt="" coords="407,521,536,562"/>
<area shape="rect" id="node7" href="structllvm_1_1MCSchedClassDesc.html" title="llvm::MCSchedClassDesc" alt="" coords="387,587,555,613"/>
<area shape="rect" id="node18" href="classllvm_1_1MachineLoopInfo.html" title="llvm::MachineLoopInfo" alt="" coords="396,1141,547,1168"/>
<area shape="rect" id="node23" href="classllvm_1_1MachineDominatorTree.html" title="llvm::MachineDominatorTree" alt="" coords="379,1251,564,1277"/>
<area shape="rect" id="node29" href="classllvm_1_1LiveIntervals.html" title="llvm::LiveIntervals" alt="" coords="410,1017,533,1044"/>
<area shape="rect" id="node46" href="classllvm_1_1AliasAnalysis.html" title="llvm::AliasAnalysis" alt="" coords="812,1415,939,1441"/>
<area shape="rect" id="node48" href="classllvm_1_1DataLayout.html" title="llvm::DataLayout" alt="" coords="413,1415,529,1441"/>
<area shape="rect" id="node49" href="classllvm_1_1TargetLibraryInfo.html" title="llvm::TargetLibraryInfo" alt="" coords="397,1465,545,1492"/>
<area shape="rect" id="node13" href="classllvm_1_1TargetMachine.html" title="llvm::TargetMachine" alt="" coords="588,819,725,845"/>
<area shape="rect" id="node12" href="classllvm_1_1TargetRegisterClass.html" title="llvm::TargetRegisterClass" alt="" coords="388,469,555,496"/>
<area shape="rect" id="node15" href="classllvm_1_1MachineRegisterInfo.html" title="llvm::MachineRegisterInfo" alt="" coords="791,671,960,697"/>
<area shape="rect" id="node16" href="classllvm_1_1TargetRegisterInfo.html" title="llvm::TargetRegisterInfo" alt="" coords="797,721,954,748"/>
<area shape="rect" id="node17" href="classllvm_1_1TargetInstrInfo.html" title="llvm::TargetInstrInfo" alt="" coords="808,507,943,533"/>
<area shape="rect" id="node19" href="classllvm_1_1MachineFunctionPass.html" title="llvm::MachineFunctionPass" alt="" coords="5,1141,184,1168"/>
<area shape="rect" id="node20" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; llvm\l::MachineInstr *, llvm\l::SUnit * \&gt;" alt="" coords="1212,905,1359,961"/>
<area shape="rect" id="node21" href="classllvm_1_1DenseMapBase.html" title="llvm::DenseMapBase\l\&lt; DenseMap\&lt; llvm::MachineInstr\l *, llvm::SUnit *, DenseMapInfo\l\&lt; llvm::MachineInstr * \&gt; \&gt;, llvm\l::MachineInstr *, llvm::SUnit *,\l DenseMapInfo\&lt; llvm::MachineInstr * \&gt; \&gt;" alt="" coords="749,1002,1001,1102"/>
<area shape="rect" id="node22" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; KeyT,\l ValueT, KeyInfoT \&gt;" alt="" coords="797,937,954,978"/>
<area shape="rect" id="node26" href="classllvm_1_1MachineFrameInfo.html" title="Abstract Stack Frame Information. " alt="" coords="1206,1101,1365,1128"/>
<area shape="rect" id="node28" href="classllvm_1_1SparseSet.html" title="llvm::SparseSet\&lt; VReg2SUnit,\l VirtReg2IndexFunctor \&gt;" alt="" coords="1187,1203,1383,1245"/>
<area shape="rect" id="node30" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\l\&lt; PhysRegSUOper, llvm\l::identity\&lt; unsigned \&gt;\l, uint16_t \&gt;" alt="" coords="1205,1321,1365,1391"/>
<area shape="rect" id="node31" href="classllvm_1_1MachineBasicBlock.html" title="llvm::MachineBasicBlock" alt="" coords="1203,489,1368,516"/>
<area shape="rect" id="node32" href="classllvm_1_1MachineInstr.html" title="llvm::MachineInstr" alt="" coords="1223,540,1348,567"/>
<area shape="rect" id="node33" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\l\&lt; VReg2SUnit, VirtReg2Index\lFunctor \&gt;" alt="" coords="1190,591,1381,647"/>
<area shape="rect" id="node34" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. " alt="" coords="1205,671,1365,697"/>
<area shape="rect" id="node35" href="structllvm_1_1IntervalPressure.html" title="llvm::IntervalPressure" alt="" coords="1593,932,1735,959"/>
<area shape="rect" id="node36" href="structllvm_1_1RegisterPressure.html" title="Base class for register pressure results. " alt="" coords="1211,1416,1359,1443"/>
<area shape="rect" id="node37" href="classllvm_1_1SlotIndex.html" title="SlotIndex &#45; An opaque wrapper around machine indexes. " alt="" coords="1233,1467,1338,1493"/>
<area shape="rect" id="node38" href="classllvm_1_1RegPressureTracker.html" title="llvm::RegPressureTracker" alt="" coords="1580,983,1748,1009"/>
<area shape="rect" id="node39" href="classllvm_1_1RegisterClassInfo.html" title="llvm::RegisterClassInfo" alt="" coords="1589,1033,1739,1060"/>
<area shape="rect" id="node40" href="classllvm_1_1PressureDiffs.html" title="Array of PressureDiffs. " alt="" coords="1601,1084,1727,1111"/>
<area shape="rect" id="node42" href="classllvm_1_1ScheduleDAGTopologicalSort.html" title="llvm::ScheduleDAGTopologicalSort" alt="" coords="1553,1185,1775,1212"/>
<area shape="rect" id="node44" href="classllvm_1_1SchedDFSResult.html" title="Compute the values of each DAG node for various metrics during DFS. " alt="" coords="1589,1287,1739,1313"/>
<area shape="rect" id="node45" href="classllvm_1_1MachineSchedStrategy.html" title="llvm::MachineSchedStrategy" alt="" coords="1571,1337,1757,1364"/>
<area shape="rect" id="node50" href="classllvm_1_1BitVector.html" title="llvm::BitVector" alt="" coords="1612,1568,1716,1595"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a26d32ce6da8ce8687744a2be6e766eca"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a26d32ce6da8ce8687744a2be6e766eca">ScheduleDAGMI</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> *<a class="el" href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>)</td></tr>
<tr class="separator:a26d32ce6da8ce8687744a2be6e766eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57905825e83244d442c3475c063b837d"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a57905825e83244d442c3475c063b837d">~ScheduleDAGMI</a> ()</td></tr>
<tr class="separator:a57905825e83244d442c3475c063b837d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad76b445fa3572024f6ef95ab4098fe75"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ad76b445fa3572024f6ef95ab4098fe75">isTrackingPressure</a> () const </td></tr>
<tr class="memdesc:ad76b445fa3572024f6ef95ab4098fe75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if register pressure tracking is enabled.  <a href="#ad76b445fa3572024f6ef95ab4098fe75">More...</a><br /></td></tr>
<tr class="separator:ad76b445fa3572024f6ef95ab4098fe75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af849764183b2e7407e016c847315d0dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#af849764183b2e7407e016c847315d0dd">addMutation</a> (<a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> *Mutation)</td></tr>
<tr class="separator:af849764183b2e7407e016c847315d0dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fb766f0c271c845c86a325167a9e7e1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a4fb766f0c271c845c86a325167a9e7e1">canAddEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU)</td></tr>
<tr class="memdesc:a4fb766f0c271c845c86a325167a9e7e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if an edge can be added from PredSU to SuccSU without creating a cycle.  <a href="#a4fb766f0c271c845c86a325167a9e7e1">More...</a><br /></td></tr>
<tr class="separator:a4fb766f0c271c845c86a325167a9e7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9335e1e703206d27da6ed63614b64a0c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9335e1e703206d27da6ed63614b64a0c">addEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, const <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep)</td></tr>
<tr class="memdesc:a9335e1e703206d27da6ed63614b64a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a DAG edge to the given SU with the given predecessor dependence data.  <a href="#a9335e1e703206d27da6ed63614b64a0c">More...</a><br /></td></tr>
<tr class="separator:a9335e1e703206d27da6ed63614b64a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0464e893c7a9be19f0fca7a077c7e1db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0464e893c7a9be19f0fca7a077c7e1db">top</a> () const </td></tr>
<tr class="separator:a0464e893c7a9be19f0fca7a077c7e1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8653b8f5260fe21abfa505b856d3af7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8653b8f5260fe21abfa505b856d3af7b">bottom</a> () const </td></tr>
<tr class="separator:a8653b8f5260fe21abfa505b856d3af7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32fd11ce8d65ee3a4ba5f9381ad77627"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a32fd11ce8d65ee3a4ba5f9381ad77627">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>, unsigned regioninstrs) <a class="el" href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a></td></tr>
<tr class="separator:a32fd11ce8d65ee3a4ba5f9381ad77627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e8e1fb5423b9a8bb7bc35a60fb9aab"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#aa6e8e1fb5423b9a8bb7bc35a60fb9aab">schedule</a> ()</td></tr>
<tr class="separator:aa6e8e1fb5423b9a8bb7bc35a60fb9aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2209b15a069023499cc665b373e67703"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">moveInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> InsertPos)</td></tr>
<tr class="separator:a2209b15a069023499cc665b373e67703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a984806dc5f0cde383d1b3ac14e66e56f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a984806dc5f0cde383d1b3ac14e66e56f">getTopPressure</a> () const </td></tr>
<tr class="memdesc:a984806dc5f0cde383d1b3ac14e66e56f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the top scheduled instructions.  <a href="#a984806dc5f0cde383d1b3ac14e66e56f">More...</a><br /></td></tr>
<tr class="separator:a984806dc5f0cde383d1b3ac14e66e56f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c4a978a6251c445973a29d46726aae"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a25c4a978a6251c445973a29d46726aae">getTopRPTracker</a> () const </td></tr>
<tr class="separator:a25c4a978a6251c445973a29d46726aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0639e8d12bdbdedcbae8eb328fc79db3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0639e8d12bdbdedcbae8eb328fc79db3">getBotPressure</a> () const </td></tr>
<tr class="memdesc:a0639e8d12bdbdedcbae8eb328fc79db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the bottom scheduled instructions.  <a href="#a0639e8d12bdbdedcbae8eb328fc79db3">More...</a><br /></td></tr>
<tr class="separator:a0639e8d12bdbdedcbae8eb328fc79db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d80d7c7852ce23bacc2aa4afe705088"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6d80d7c7852ce23bacc2aa4afe705088">getBotRPTracker</a> () const </td></tr>
<tr class="separator:a6d80d7c7852ce23bacc2aa4afe705088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cf7a1fa75de765d37188ec7f378a33"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a08cf7a1fa75de765d37188ec7f378a33">getRegPressure</a> () const </td></tr>
<tr class="memdesc:a08cf7a1fa75de765d37188ec7f378a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get register pressure for the entire scheduling region before scheduling.  <a href="#a08cf7a1fa75de765d37188ec7f378a33">More...</a><br /></td></tr>
<tr class="separator:a08cf7a1fa75de765d37188ec7f378a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35063a69ccbc3a2efc50a7811de4c4d"><td class="memItemLeft" align="right" valign="top">const std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac35063a69ccbc3a2efc50a7811de4c4d">getRegionCriticalPSets</a> () const </td></tr>
<tr class="separator:ac35063a69ccbc3a2efc50a7811de4c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90a46fea942e1e455e80aa649f432f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#af90a46fea942e1e455e80aa649f432f6">getPressureDiff</a> (const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:af90a46fea942e1e455e80aa649f432f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f0753d4f2f850c165df2f7892ad1f6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a22f0753d4f2f850c165df2f7892ad1f6">getNextClusterPred</a> () const </td></tr>
<tr class="separator:a22f0753d4f2f850c165df2f7892ad1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff4a66752022247fe7e8b352454a023"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5ff4a66752022247fe7e8b352454a023">getNextClusterSucc</a> () const </td></tr>
<tr class="separator:a5ff4a66752022247fe7e8b352454a023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd56692d6f6e4cc2e122585f40cc064"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a4dd56692d6f6e4cc2e122585f40cc064">computeDFSResult</a> ()</td></tr>
<tr class="separator:a4dd56692d6f6e4cc2e122585f40cc064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5351ac954613bc3571961cfd4d4223d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#af5351ac954613bc3571961cfd4d4223d">getDFSResult</a> () const </td></tr>
<tr class="memdesc:af5351ac954613bc3571961cfd4d4223d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a non-null DFS result if the scheduling strategy initialized it.  <a href="#af5351ac954613bc3571961cfd4d4223d">More...</a><br /></td></tr>
<tr class="separator:af5351ac954613bc3571961cfd4d4223d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e863f8bef4b6fd1e41d94f16cecab3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a33e863f8bef4b6fd1e41d94f16cecab3">getScheduledTrees</a> ()</td></tr>
<tr class="separator:a33e863f8bef4b6fd1e41d94f16cecab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac888a46c343b2075fc84f2297be17a"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5ac888a46c343b2075fc84f2297be17a">computeCyclicCriticalPath</a> ()</td></tr>
<tr class="memdesc:a5ac888a46c343b2075fc84f2297be17a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the cyclic critical path through the DAG.  <a href="#a5ac888a46c343b2075fc84f2297be17a">More...</a><br /></td></tr>
<tr class="separator:a5ac888a46c343b2075fc84f2297be17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dab1ab5003d281122587b3458935f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a61dab1ab5003d281122587b3458935f3">viewGraph</a> (const <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;Name, const <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;Title) <a class="el" href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a></td></tr>
<tr class="separator:a61dab1ab5003d281122587b3458935f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b22c95b06f41fefc1a9aba8e4265d3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a77b22c95b06f41fefc1a9aba8e4265d3">viewGraph</a> () <a class="el" href="Compiler_8h.html#a68c26c4a3531dcda6b04ab5ca7955947">LLVM_OVERRIDE</a></td></tr>
<tr class="memdesc:a77b22c95b06f41fefc1a9aba8e4265d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <a href="#a77b22c95b06f41fefc1a9aba8e4265d3">More...</a><br /></td></tr>
<tr class="separator:a77b22c95b06f41fefc1a9aba8e4265d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a383a4964b5cee6adc7fa5017c771d939 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a383a4964b5cee6adc7fa5017c771d939">ScheduleDAGInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, const <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;mli, const <a class="el" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;mdt, bool IsPostRAFlag, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>=0)</td></tr>
<tr class="separator:a383a4964b5cee6adc7fa5017c771d939 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5699f6d46c8153c84b71e21a9259e9e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae5699f6d46c8153c84b71e21a9259e9e">~ScheduleDAGInstrs</a> ()</td></tr>
<tr class="separator:ae5699f6d46c8153c84b71e21a9259e9e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd25ceae77621ea3d813a2afdab127b inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cd25ceae77621ea3d813a2afdab127b">getLIS</a> () const </td></tr>
<tr class="memdesc:a2cd25ceae77621ea3d813a2afdab127b inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expose <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> for use in DAG mutators and such.  <a href="#a2cd25ceae77621ea3d813a2afdab127b">More...</a><br /></td></tr>
<tr class="separator:a2cd25ceae77621ea3d813a2afdab127b inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab077d62392fe288ad041b43622d93346 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab077d62392fe288ad041b43622d93346">getSchedModel</a> () const </td></tr>
<tr class="memdesc:ab077d62392fe288ad041b43622d93346 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the machine model for instruction scheduling.  <a href="#ab077d62392fe288ad041b43622d93346">More...</a><br /></td></tr>
<tr class="separator:ab077d62392fe288ad041b43622d93346 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6717374178b6677be5b2f5d227d312cf inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">getSchedClass</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) const </td></tr>
<tr class="memdesc:a6717374178b6677be5b2f5d227d312cf inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolve and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="#a6717374178b6677be5b2f5d227d312cf">More...</a><br /></td></tr>
<tr class="separator:a6717374178b6677be5b2f5d227d312cf inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9c314de586393b2cb695733eeafc6c inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a> () const </td></tr>
<tr class="memdesc:aeb9c314de586393b2cb695733eeafc6c inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">begin - Return an iterator to the top of the current scheduling region.  <a href="#aeb9c314de586393b2cb695733eeafc6c">More...</a><br /></td></tr>
<tr class="separator:aeb9c314de586393b2cb695733eeafc6c inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a4554243ad6d8f52e7d12a74f0cded inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a> () const </td></tr>
<tr class="memdesc:aa1a4554243ad6d8f52e7d12a74f0cded inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">end - Return an iterator to the bottom of the current scheduling region.  <a href="#aa1a4554243ad6d8f52e7d12a74f0cded">More...</a><br /></td></tr>
<tr class="separator:aa1a4554243ad6d8f52e7d12a74f0cded inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="memdesc:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">newSUnit - Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> and return a ptr to it.  <a href="#a6c497ec4b863f7d59aa3678740331c8e">More...</a><br /></td></tr>
<tr class="separator:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf6c94d54730c618ac5f86d2140d032 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">getSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="memdesc:a6cf6c94d54730c618ac5f86d2140d032 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">getSUnit - Return an existing <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for this MI, or NULL.  <a href="#a6cf6c94d54730c618ac5f86d2140d032">More...</a><br /></td></tr>
<tr class="separator:a6cf6c94d54730c618ac5f86d2140d032 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2822215b7634783aece96ef695a72f1d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">startBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr class="memdesc:a2822215b7634783aece96ef695a72f1d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">startBlock - Prepare to perform scheduling in the given block.  <a href="#a2822215b7634783aece96ef695a72f1d">More...</a><br /></td></tr>
<tr class="separator:a2822215b7634783aece96ef695a72f1d inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9a4461e2c9ac06b97f55554f836d66 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">finishBlock</a> ()</td></tr>
<tr class="memdesc:a1f9a4461e2c9ac06b97f55554f836d66 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">finishBlock - Clean up after scheduling in the given block.  <a href="#a1f9a4461e2c9ac06b97f55554f836d66">More...</a><br /></td></tr>
<tr class="separator:a1f9a4461e2c9ac06b97f55554f836d66 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr class="memdesc:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify that the scheduler has finished scheduling the current region.  <a href="#abc5a5c32ac78a99ee2633dbbeec20397">More...</a><br /></td></tr>
<tr class="separator:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2067fbf758f198547cfdd09d3eb1bf inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aab2067fbf758f198547cfdd09d3eb1bf">buildSchedGraph</a> (<a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=0, <a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *PDiffs=0)</td></tr>
<tr class="separator:aab2067fbf758f198547cfdd09d3eb1bf inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr class="separator:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a> ()</td></tr>
<tr class="separator:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf537095fbdef2feb908f3a2c001d362 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#acf537095fbdef2feb908f3a2c001d362">dumpNode</a> (const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) const </td></tr>
<tr class="separator:acf537095fbdef2feb908f3a2c001d362 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b5f5078e00df5e0692ddfa17b9a342 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a27b5f5078e00df5e0692ddfa17b9a342">getGraphNodeLabel</a> (const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) const </td></tr>
<tr class="memdesc:a27b5f5078e00df5e0692ddfa17b9a342 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a label for a DAG node that points to an instruction.  <a href="#a27b5f5078e00df5e0692ddfa17b9a342">More...</a><br /></td></tr>
<tr class="separator:a27b5f5078e00df5e0692ddfa17b9a342 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29baa8c4f3d0f32140fae1c1a5b9c100 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a29baa8c4f3d0f32140fae1c1a5b9c100">getDAGName</a> () const </td></tr>
<tr class="memdesc:a29baa8c4f3d0f32140fae1c1a5b9c100 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a label for the region of code covered by the DAG.  <a href="#a29baa8c4f3d0f32140fae1c1a5b9c100">More...</a><br /></td></tr>
<tr class="separator:a29baa8c4f3d0f32140fae1c1a5b9c100 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearDAG - clear the DAG state (between regions).  <a href="#a20e10e20ded7655f844479a648aa0c66">More...</a><br /></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba135d7c0db77bea1737d0e88a99a0e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#afba135d7c0db77bea1737d0e88a99a0e">getInstrDesc</a> (const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) const </td></tr>
<tr class="separator:afba135d7c0db77bea1737d0e88a99a0e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5cd5884386aa82ed66ebd4b44b8fbc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#aba5cd5884386aa82ed66ebd4b44b8fbc">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) const </td></tr>
<tr class="separator:aba5cd5884386aa82ed66ebd4b44b8fbc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (bool isBottomUp)</td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a15d1b308cc91aa994c8512e3104c2f2e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a15d1b308cc91aa994c8512e3104c2f2e">buildDAGWithRegPressure</a> ()</td></tr>
<tr class="memdesc:a15d1b308cc91aa994c8512e3104c2f2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the DAG and setup three register pressure trackers.  <a href="#a15d1b308cc91aa994c8512e3104c2f2e">More...</a><br /></td></tr>
<tr class="separator:a15d1b308cc91aa994c8512e3104c2f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5aea0b37a8ee856681544e5b97326d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">postprocessDAG</a> ()</td></tr>
<tr class="memdesc:a0f5aea0b37a8ee856681544e5b97326d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building. ">ScheduleDAGMutation</a> step in order.  <a href="#a0f5aea0b37a8ee856681544e5b97326d">More...</a><br /></td></tr>
<tr class="separator:a0f5aea0b37a8ee856681544e5b97326d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f98694f104d052d71ed74ade38d69f0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1f98694f104d052d71ed74ade38d69f0">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; BotRoots)</td></tr>
<tr class="memdesc:a1f98694f104d052d71ed74ade38d69f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <a href="#a1f98694f104d052d71ed74ade38d69f0">More...</a><br /></td></tr>
<tr class="separator:a1f98694f104d052d71ed74ade38d69f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c87e517a77306b0214575dadec4806e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a3c87e517a77306b0214575dadec4806e">scheduleMI</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, bool IsTopNode)</td></tr>
<tr class="memdesc:a3c87e517a77306b0214575dadec4806e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move an instruction and update register pressure.  <a href="#a3c87e517a77306b0214575dadec4806e">More...</a><br /></td></tr>
<tr class="separator:a3c87e517a77306b0214575dadec4806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdd9a95217810c69b2557060a130318"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">updateQueues</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, bool IsTopNode)</td></tr>
<tr class="memdesc:abfdd9a95217810c69b2557060a130318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update scheduler DAG and queues after scheduling an instruction.  <a href="#abfdd9a95217810c69b2557060a130318">More...</a><br /></td></tr>
<tr class="separator:abfdd9a95217810c69b2557060a130318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2dafe98c88d43b256622413886e2152"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a> ()</td></tr>
<tr class="memdesc:ac2dafe98c88d43b256622413886e2152"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reinsert debug_values recorded in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">ScheduleDAGInstrs::DbgValues</a>.  <a href="#ac2dafe98c88d43b256622413886e2152">More...</a><br /></td></tr>
<tr class="separator:ac2dafe98c88d43b256622413886e2152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c680d1ba6345256fc4dabaf4d433d3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a48c680d1ba6345256fc4dabaf4d433d3">dumpSchedule</a> () const </td></tr>
<tr class="memdesc:a48c680d1ba6345256fc4dabaf4d433d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump the scheduled Sequence.  <a href="#a48c680d1ba6345256fc4dabaf4d433d3">More...</a><br /></td></tr>
<tr class="separator:a48c680d1ba6345256fc4dabaf4d433d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b87efc2e79f5e2a29d80940540941cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0b87efc2e79f5e2a29d80940540941cd">initRegPressure</a> ()</td></tr>
<tr class="separator:a0b87efc2e79f5e2a29d80940540941cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1fed03bdce807ab9c8d690b01503ce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0b1fed03bdce807ab9c8d690b01503ce">updatePressureDiffs</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; unsigned &gt; LiveUses)</td></tr>
<tr class="separator:a0b1fed03bdce807ab9c8d690b01503ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29d8bd5550c406522ddae701d2783e4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#af29d8bd5550c406522ddae701d2783e4">updateScheduledPressure</a> (const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, const std::vector&lt; unsigned &gt; &amp;NewMaxPressure)</td></tr>
<tr class="separator:af29d8bd5550c406522ddae701d2783e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569fc4139bec0217794e9f830d6ba852"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">checkSchedLimit</a> ()</td></tr>
<tr class="separator:a569fc4139bec0217794e9f830d6ba852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0a0b4903e8d4d12c98b0f43fe83878"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">findRootsAndBiasEdges</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;TopRoots, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;BotRoots)</td></tr>
<tr class="separator:a6d0a0b4903e8d4d12c98b0f43fe83878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffd918ef80c711049758b2064e15c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">releaseSucc</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge)</td></tr>
<tr class="separator:a90ffd918ef80c711049758b2064e15c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf56d667066b39177a3c0f134d759d98"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">releaseSuccessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:acf56d667066b39177a3c0f134d759d98"><td class="mdescLeft">&#160;</td><td class="mdescRight">releaseSuccessors - Call releaseSucc on each of SU's successors.  <a href="#acf56d667066b39177a3c0f134d759d98">More...</a><br /></td></tr>
<tr class="separator:acf56d667066b39177a3c0f134d759d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c51776d4e512a7f24d5b5d601c31016"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">releasePred</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *PredEdge)</td></tr>
<tr class="separator:a1c51776d4e512a7f24d5b5d601c31016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f9975b56fe38f7a8bb4d10b7f6f5ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">releasePredecessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a25f9975b56fe38f7a8bb4d10b7f6f5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">releasePredecessors - Call releasePred on each of SU's predecessors.  <a href="#a25f9975b56fe38f7a8bb4d10b7f6f5ea">More...</a><br /></td></tr>
<tr class="separator:a25f9975b56fe38f7a8bb4d10b7f6f5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr class="separator:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, unsigned OperIdx)</td></tr>
<tr class="separator:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, unsigned OperIdx)</td></tr>
<tr class="separator:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, unsigned OperIdx)</td></tr>
<tr class="separator:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, unsigned OperIdx)</td></tr>
<tr class="separator:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:ad105300ffe3057a25a80af18ba1ce01b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ad105300ffe3057a25a80af18ba1ce01b">AA</a></td></tr>
<tr class="separator:ad105300ffe3057a25a80af18ba1ce01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b599be1fbee3e293e311a1eaeecd17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ad1b599be1fbee3e293e311a1eaeecd17">RegClassInfo</a></td></tr>
<tr class="separator:ad1b599be1fbee3e293e311a1eaeecd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f9ef2e73c880db56505a8beb62da4b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9f9ef2e73c880db56505a8beb62da4b2">SchedImpl</a></td></tr>
<tr class="separator:a9f9ef2e73c880db56505a8beb62da4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d2c5d68eed13636fea62a8627d29f56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2d2c5d68eed13636fea62a8627d29f56">DFSResult</a></td></tr>
<tr class="separator:a2d2c5d68eed13636fea62a8627d29f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a286ed10812db5cdb40b5f205dd2e7031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a286ed10812db5cdb40b5f205dd2e7031">ScheduledTrees</a></td></tr>
<tr class="separator:a286ed10812db5cdb40b5f205dd2e7031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d0a822d2d2469ed482d51cb5cba1856"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0d0a822d2d2469ed482d51cb5cba1856">Topo</a></td></tr>
<tr class="separator:a0d0a822d2d2469ed482d51cb5cba1856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514bf2695ffd127ad11938a365041138"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a514bf2695ffd127ad11938a365041138">Mutations</a></td></tr>
<tr class="memdesc:a514bf2695ffd127ad11938a365041138"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ordered list of DAG postprocessing steps.  <a href="#a514bf2695ffd127ad11938a365041138">More...</a><br /></td></tr>
<tr class="separator:a514bf2695ffd127ad11938a365041138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7aafebf073e874b17daa82a351f2976"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ab7aafebf073e874b17daa82a351f2976">LiveRegionEnd</a></td></tr>
<tr class="separator:ab7aafebf073e874b17daa82a351f2976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac519cfbbc9ace1f4eff69208c1464815"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac519cfbbc9ace1f4eff69208c1464815">SUPressureDiffs</a></td></tr>
<tr class="separator:ac519cfbbc9ace1f4eff69208c1464815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4c0348546ce1ad2306931d0ce761ab"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#aac4c0348546ce1ad2306931d0ce761ab">ShouldTrackPressure</a></td></tr>
<tr class="memdesc:aac4c0348546ce1ad2306931d0ce761ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register pressure in this region computed by initRegPressure.  <a href="#aac4c0348546ce1ad2306931d0ce761ab">More...</a><br /></td></tr>
<tr class="separator:aac4c0348546ce1ad2306931d0ce761ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06843faf09187213744b0e59937b1a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ad06843faf09187213744b0e59937b1a9">RegPressure</a></td></tr>
<tr class="separator:ad06843faf09187213744b0e59937b1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744d62a537c098473c0cef9039b55f30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a744d62a537c098473c0cef9039b55f30">RPTracker</a></td></tr>
<tr class="separator:a744d62a537c098473c0cef9039b55f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657ff150610c4567a44f4330f8226493"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a657ff150610c4567a44f4330f8226493">RegionCriticalPSets</a></td></tr>
<tr class="separator:a657ff150610c4567a44f4330f8226493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8abe1b0d869087bd0c14a6637356dc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a></td></tr>
<tr class="memdesc:ac8abe1b0d869087bd0c14a6637356dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <a href="#ac8abe1b0d869087bd0c14a6637356dc0">More...</a><br /></td></tr>
<tr class="separator:ac8abe1b0d869087bd0c14a6637356dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e6ad686f81f7497dba2ba2d7faa6e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a69e6ad686f81f7497dba2ba2d7faa6e6">TopPressure</a></td></tr>
<tr class="separator:a69e6ad686f81f7497dba2ba2d7faa6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a8dd4db7c72f361ef42d50638cd154"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ab8a8dd4db7c72f361ef42d50638cd154">TopRPTracker</a></td></tr>
<tr class="separator:ab8a8dd4db7c72f361ef42d50638cd154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7435e842606f5db4bca092e5829befc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a></td></tr>
<tr class="memdesc:a7435e842606f5db4bca092e5829befc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <a href="#a7435e842606f5db4bca092e5829befc6">More...</a><br /></td></tr>
<tr class="separator:a7435e842606f5db4bca092e5829befc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb4c28f36adfdb5e8497e8e90c26b9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#aabb4c28f36adfdb5e8497e8e90c26b9d">BotPressure</a></td></tr>
<tr class="separator:aabb4c28f36adfdb5e8497e8e90c26b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf7815860042c29af33ef9b5269e8d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a3cf7815860042c29af33ef9b5269e8d1">BotRPTracker</a></td></tr>
<tr class="separator:a3cf7815860042c29af33ef9b5269e8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33503949e135cad03fa91fde0c005649"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a></td></tr>
<tr class="memdesc:a33503949e135cad03fa91fde0c005649"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Record.html">Record</a> the next node in a scheduled cluster.  <a href="#a33503949e135cad03fa91fde0c005649">More...</a><br /></td></tr>
<tr class="separator:a33503949e135cad03fa91fde0c005649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa5cb48ee16ded1b263483026d08894"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a></td></tr>
<tr class="separator:a2aa5cb48ee16ded1b263483026d08894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3409bf0565e4e88ee547cd3f3c9b49bf"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">NumInstrsScheduled</a></td></tr>
<tr class="separator:a3409bf0565e4e88ee547cd3f3c9b49bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a1a23f5e657727a730e585ad461d914d8 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1a23f5e657727a730e585ad461d914d8">MLI</a></td></tr>
<tr class="separator:a1a23f5e657727a730e585ad461d914d8 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab805a4eee0a4f76e28dd11bcc86b1083 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab805a4eee0a4f76e28dd11bcc86b1083">MDT</a></td></tr>
<tr class="separator:ab805a4eee0a4f76e28dd11bcc86b1083 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48dac2c15614f61bd7cb73fe322099fa inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a></td></tr>
<tr class="separator:a48dac2c15614f61bd7cb73fe322099fa inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f901b06e024f4f2f50e1831c0d4b9e inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a></td></tr>
<tr class="memdesc:a81f901b06e024f4f2f50e1831c0d4b9e inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Live Intervals provides reaching defs in preRA scheduling.  <a href="#a81f901b06e024f4f2f50e1831c0d4b9e">More...</a><br /></td></tr>
<tr class="separator:a81f901b06e024f4f2f50e1831c0d4b9e inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr class="memdesc:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. ">TargetSchedModel</a> provides an interface to the machine model.  <a href="#abb11b650b88a61630eba2a1b2eaa6fd0">More...</a><br /></td></tr>
<tr class="separator:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73edb004de8911374552b25481e9e9c3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a></td></tr>
<tr class="memdesc:a73edb004de8911374552b25481e9e9c3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">isPostRA flag indicates vregs cannot be present.  <a href="#a73edb004de8911374552b25481e9e9c3">More...</a><br /></td></tr>
<tr class="separator:a73edb004de8911374552b25481e9e9c3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a></td></tr>
<tr class="separator:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a></td></tr>
<tr class="memdesc:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The block in which to insert instructions.  <a href="#a254403f7804208ade3cb68086201cb7a">More...</a><br /></td></tr>
<tr class="separator:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr class="memdesc:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <a href="#ae81ad8ece7681af658742f6d4e2fcfb1">More...</a><br /></td></tr>
<tr class="separator:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr class="memdesc:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <a href="#a3f74b283acf0dfb537bc387e49344f04">More...</a><br /></td></tr>
<tr class="separator:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a></td></tr>
<tr class="memdesc:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <a href="#af1c8be2ff5fd8eab8091e6ffa40ded8d">More...</a><br /></td></tr>
<tr class="separator:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr class="separator:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc4d170587e25346f72971969bef3f9 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a566994d85113b94f2e8308e3453e91ef">VReg2UseMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a></td></tr>
<tr class="separator:aecc4d170587e25346f72971969bef3f9 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr class="separator:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr class="separator:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7f785c0a719640a922fece8a550100 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#af1236ab2574debb281ea6e38b2ee5a3a">VReg2SUnitMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a></td></tr>
<tr class="memdesc:a5b7f785c0a719640a922fece8a550100 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Track the last instruction in this region defining each virtual register.  <a href="#a5b7f785c0a719640a922fece8a550100">More...</a><br /></td></tr>
<tr class="separator:a5b7f785c0a719640a922fece8a550100 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afc086f7471b060731e7fbf248958f4 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a></td></tr>
<tr class="separator:a4afc086f7471b060731e7fbf248958f4 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr class="separator:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a></td></tr>
<tr class="separator:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a9aa31260fcd6b572eb34528673438c3c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">TM</a></td></tr>
<tr class="separator:a9aa31260fcd6b572eb34528673438c3c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:toggleInherit('pro_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a5c8f93623f55c06341ca6b954a3dbebe inherit pro_types_classllvm_1_1ScheduleDAGInstrs"><td class="memItemLeft" align="right" valign="top">typedef std::vector&lt; std::pair&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a></td></tr>
<tr class="separator:a5c8f93623f55c06341ca6b954a3dbebe inherit pro_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> is an implementation of <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> that schedules machine instructions while updating <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> and tracking regpressure. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00275">275</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a26d32ce6da8ce8687744a2be6e766eca"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::ScheduleDAGMI::ScheduleDAGMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> *&#160;</td>
          <td class="paramname"><em>S</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00331">331</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a57905825e83244d442c3475c063b837d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ScheduleDAGMI::~ScheduleDAGMI </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00365">365</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="STLExtras_8h_source.html#l00315">llvm::DeleteContainerPointers()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a9335e1e703206d27da6ed63614b64a0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ScheduleDAGMI::addEdge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SuccSU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;&#160;</td>
          <td class="paramname"><em>PredDep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add a DAG edge to the given SU with the given predecessor dependence data. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the edge may be added without creating a cycle OR if an equivalent edge already existed (false indicates failure). </dd></dl>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00375">375</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00160">llvm::SDep::getSUnit()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00204">llvm::SDep::isArtificial()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">dumpSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="af849764183b2e7407e016c847315d0dd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::ScheduleDAGMI::addMutation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> *&#160;</td>
          <td class="paramname"><em>Mutation</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Add a postprocessing step to the DAG builder. Mutations are applied in the order that they are added after normal DAG building and before <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> initialization.</p>
<p><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> takes ownership of the Mutation object. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00353">353</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02834">createGenericSched()</a>.</p>

</div>
</div>
<a class="anchor" id="a8653b8f5260fe21abfa505b856d3af7b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGMI::bottom </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00369">369</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="Target_2X86_2README_8txt_source.html#l01139">bb</a>, <a class="el" href="Path_8cpp_source.html#l00173">llvm::sys::path::begin()</a>, <a class="el" href="Path_8cpp_source.html#l00181">llvm::sys::path::end()</a>, <a class="el" href="Compiler_8h_source.html#l00155">LLVM_OVERRIDE</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02678">tracePick()</a>.</p>

</div>
</div>
<a class="anchor" id="a15d1b308cc91aa994c8512e3104c2f2e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::buildDAGWithRegPressure </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build the DAG and setup three register pressure trackers. </p>
<p>Call <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aab2067fbf758f198547cfdd09d3eb1bf">ScheduleDAGInstrs::buildSchedGraph</a> with register pressure tracking enabled. This sets up three trackers. RPTracker will cover the entire DAG region, TopTracker and BottomTracker will be initialized to the top and bottom of the DAG region without covereing any unscheduled instruction. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00693">693</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8h_source.html#l00104">llvm::MachineSchedContext::AA</a>, <a class="el" href="CodeGen_2README_8txt_source.html#l00036">BB</a>, <a class="el" href="MachineScheduler_8h_source.html#l00105">llvm::MachineSchedContext::LIS</a>, <a class="el" href="MachineScheduler_8h_source.html#l00100">llvm::MachineSchedContext::MF</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00107">llvm::MachineSchedContext::RegClassInfo</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a4fb766f0c271c845c86a325167a9e7e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ScheduleDAGMI::canAddEdge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SuccSU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>PredSU</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>True if an edge can be added from PredSU to SuccSU without creating a cycle. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00371">371</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">dumpSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a569fc4139bec0217794e9f830d6ba852"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ScheduleDAGMI::checkSchedLimit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00475">475</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ac888a46c343b2075fc84f2297be17a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ScheduleDAGMI::computeCyclicCriticalPath </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute the cyclic critical path through the DAG. </p>
<p>Compute the max cyclic critical path through the DAG. The scheduling DAG only provides the critical path for single block loops. To handle loops that span blocks, we could use the vreg path latencies provided by <a class="el" href="classllvm_1_1MachineTraceMetrics.html">MachineTraceMetrics</a> instead. However, <a class="el" href="classllvm_1_1MachineTraceMetrics.html">MachineTraceMetrics</a> is not currently available for use in the scheduler.</p>
<p>The cyclic path estimation identifies a def-use pair that crosses the back edge and considers the depth and height of the nodes. For example, consider the following instruction sequence where each instruction has unit latency and defines an epomymous virtual register:</p>
<p>a-&gt;b(a,c)-&gt;c(b)-&gt;d(c)-&gt;exit</p>
<p>The cyclic critical path is a two cycles: b-&gt;c-&gt;b The acyclic critical path is four cycles: a-&gt;b-&gt;c-&gt;d-&gt;exit LiveOutHeight = height(c) = len(c-&gt;d-&gt;exit) = 2 LiveOutDepth = depth(c) + 1 = len(a-&gt;b-&gt;c) + 1 = 3 LiveInHeight = height(b) + 1 = len(b-&gt;c-&gt;d-&gt;exit) + 1 = 4 LiveInDepth = depth(b) = len(a-&gt;b) = 1</p>
<p>LiveOutDepth - LiveInDepth = 3 - 1 = 2 LiveInHeight - LiveOutHeight = 4 - 2 = 2 CyclicCriticalPath = min(2, 2) = 2 </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00776">776</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="CodeGen_2README_8txt_source.html#l00036">BB</a>, <a class="el" href="ArrayRef_8h_source.html#l00097">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00097">DEBUG</a>, <a class="el" href="LiveInterval_8h_source.html#l00052">llvm::VNInfo::def</a>, <a class="el" href="ArrayRef_8h_source.html#l00098">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00403">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00411">llvm::SUnit::getHeight()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00195">llvm::LiveIntervals::getInstructionFromIndex()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00190">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00105">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00205">llvm::LiveIntervals::getMBBEndIdx()</a>, <a class="el" href="LiveInterval_8h_source.html#l00358">llvm::LiveRange::getVNInfoBefore()</a>, <a class="el" href="LiveInterval_8h_source.html#l00073">llvm::VNInfo::isPHIDef()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00280">llvm::SUnit::Latency</a>, <a class="el" href="MachineScheduler_8h_source.html#l00105">llvm::MachineSchedContext::LIS</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00271">llvm::SUnit::NodeNum</a>, <a class="el" href="LiveInterval_8h_source.html#l00441">llvm::LiveRange::Query()</a>, and <a class="el" href="LiveInterval_8h_source.html#l00100">llvm::LiveQueryResult::valueIn()</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00967">dumpSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a4dd56692d6f6e4cc2e122585f40cc064"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::computeDFSResult </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Compute a DFSResult after DAG building is complete, and before any queue comparisons. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00723">723</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8cpp_source.html#l00073">MinSubtreeSize</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02834">createGenericSched()</a>.</p>

</div>
</div>
<a class="anchor" id="a48c680d1ba6345256fc4dabaf4d433d3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::dumpSchedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>dump the scheduled Sequence. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00967">967</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineScheduler_8cpp_source.html#l00375">addEdge()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00050">llvm::SDep::Anti</a>, <a class="el" href="ScalarEvolutionExpressions_8h_source.html#l00745">llvm::apply()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00068">llvm::SDep::Artificial</a>, <a class="el" href="Path_8cpp_source.html#l00173">llvm::sys::path::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00097">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T &gt;::begin()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00171">llvm::ScheduleDAGInstrs::begin()</a>, <a class="el" href="LiveInterval_8h_source.html#l00192">llvm::LiveRange::begin()</a>, <a class="el" href="LiveInterval_8h_source.html#l00314">llvm::LiveRange::beginIndex()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00304">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00108">llvm::MCID::Branch</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00371">canAddEdge()</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00077">llvm::SmallPtrSetImpl::clear()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00230">llvm::ReadyQueue::clear()</a>, <a class="el" href="SmallVector_8h_source.html#l00396">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00070">llvm::SDep::Cluster</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00776">computeCyclicCriticalPath()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00597">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">llvm::SDep::Data</a>, <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00097">DEBUG</a>, <a class="el" href="LiveInterval_8h_source.html#l00052">llvm::VNInfo::def</a>, <a class="el" href="Path_8cpp_source.html#l00181">llvm::sys::path::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00098">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T &gt;::end()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00174">llvm::ScheduleDAGInstrs::end()</a>, <a class="el" href="LiveInterval_8h_source.html#l00193">llvm::LiveRange::end()</a>, <a class="el" href="LiveInterval_8h_source.html#l00321">llvm::LiveRange::endIndex()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00547">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00034">llvm::LiveRange::find()</a>, <a class="el" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00403">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00411">llvm::SUnit::getHeight()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00221">llvm::ReadyQueue::getID()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00386">llvm::SUnit::getInstr()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::getInstrInfo()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00075">llvm::TargetSchedModel::getInstrItineraries()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00195">llvm::LiveIntervals::getInstructionFromIndex()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00190">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00105">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00085">llvm::TargetSchedModel::getIssueWidth()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00127">llvm::TargetSchedModel::getLatencyFactor()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00158">llvm::ScheduleDAGInstrs::getLIS()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00132">llvm::TargetSchedModel::getMicroOpBufferSize()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00121">llvm::TargetSchedModel::getMicroOpFactor()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00077">llvm::TargetSchedModel::getNumMicroOps()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00092">llvm::TargetSchedModel::getNumProcResourceKinds()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00097">llvm::TargetSchedModel::getProcResource()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetLowering_8h_source.html#l00258">llvm::TargetLoweringBase::getRegClassFor()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00115">llvm::TargetSchedModel::getResourceFactor()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00164">llvm::ScheduleDAGInstrs::getSchedClass()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00161">llvm::ScheduleDAGInstrs::getSchedModel()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00132">llvm::TargetMachine::getSubtarget()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00251">llvm::ScheduleDAGInstrs::getSUnit()</a>, <a class="el" href="MachineFunction_8h_source.html#l00163">llvm::MachineFunction::getTarget()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00121">llvm::TargetMachine::getTargetLowering()</a>, <a class="el" href="LiveInterval_8h_source.html#l00358">llvm::LiveRange::getVNInfoBefore()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00105">llvm::TargetSchedModel::getWriteProcResBegin()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00109">llvm::TargetSchedModel::getWriteProcResEnd()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00031">llvm::TargetSchedModel::hasInstrSchedModel()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ValueTypes_8h_source.html#l00046">llvm::MVT::i32</a>, <a class="el" href="CommandLine_8h_source.html#l00314">llvm::cl::init()</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00361">initialize()</a>, <a class="el" href="DenseMap_8h_source.html#l00153">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT &gt;::insert()</a>, <a class="el" href="Target_2README_8txt_source.html#l00549">int</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00282">llvm::SUnit::isCall</a>, <a class="el" href="MachineInstr_8h_source.html#l00669">llvm::MachineInstr::isCopy()</a>, <a class="el" href="ScheduleHazardRecognizer_8h_source.html#l00045">llvm::ScheduleHazardRecognizer::isEnabled()</a>, <a class="el" href="LiveInterval_8h_source.html#l00424">llvm::LiveRange::isLocal()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00206">llvm::SlotIndex::isSameInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00291">llvm::SUnit::isScheduled</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00105">llvm::MachineSchedContext::LIS</a>, <a class="el" href="MachineInstr_8h_source.html#l00465">llvm::MachineInstr::mayLoad()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00543">llvm::ScheduleDAG::MF</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MCSchedule_8h_source.html#l00028">llvm::MCProcResourceDesc::Name</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00191">nextIfDebug()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00271">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleHazardRecognizer_8h_source.html#l00038">llvm::ScheduleHazardRecognizer::NoHazard</a>, <a class="el" href="APInt_8h_source.html#l01686">llvm::operator!=()</a>, <a class="el" href="APInt_8h_source.html#l01684">llvm::operator==()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00074">llvm::TargetSubtargetInfo::overrideSchedPolicy()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00263">llvm::SUnit::Preds</a>, <a class="el" href="STLExtras_8h_source.html#l00167">llvm::prior()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00170">priorNonDebug()</a>, <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00401">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00247">llvm::PPCISD::SC</a>, <a class="el" href="MachineScheduler_8h_source.html#l00150">llvm::MachineSchedPolicy::ShouldTrackPressure</a>, <a class="el" href="ArrayRef_8h_source.html#l00109">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00178">llvm::A64DB::ST</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::Succs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00545">llvm::ScheduleDAG::SUnits</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>, <a class="el" href="SystemZISelLowering_8h_source.html#l00060">llvm::SystemZISD::TM</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00303">llvm::SUnit::TopReadyCycle</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00542">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00069">llvm::SDep::Weak</a>.</p>

</div>
</div>
<a class="anchor" id="a32fd11ce8d65ee3a4ba5f9381ad77627"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::enterRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>bb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>end</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>regioninstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> interface for handling the next scheduling region. This covers all instructions in a block, while <a class="el" href="classllvm_1_1ScheduleDAGMI.html#aa6e8e1fb5423b9a8bb7bc35a60fb9aab">schedule()</a> may only cover a subset.</p>
<p>enterRegion - Called back from MachineScheduler::runOnMachineFunction after crossing a scheduling boundary. [begin, end) includes all instructions in the region, including the boundary itself and single-instruction regions that don't get scheduled. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">llvm::ScheduleDAGInstrs</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00490">490</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00180">llvm::ScheduleDAGInstrs::enterRegion()</a>, and <a class="el" href="STLExtras_8h_source.html#l00154">llvm::next()</a>.</p>

</div>
</div>
<a class="anchor" id="a6d0a0b4903e8d4d12c98b0f43fe83878"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::findRootsAndBiasEdges </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>TopRoots</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>BotRoots</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00733">733</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8cpp_source.html#l00298">llvm::SUnit::biasCriticalPath()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00357">llvm::SUnit::isBoundaryNode()</a>, and <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a0639e8d12bdbdedcbae8eb328fc79db3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&amp; llvm::ScheduleDAGMI::getBotPressure </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get current register pressure for the bottom scheduled instructions. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00392">392</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6d80d7c7852ce23bacc2aa4afe705088"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&amp; llvm::ScheduleDAGMI::getBotRPTracker </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00393">393</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02678">tracePick()</a>.</p>

</div>
</div>
<a class="anchor" id="af5351ac954613bc3571961cfd4d4223d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a>* llvm::ScheduleDAGMI::getDFSResult </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a non-null DFS result if the scheduling strategy initialized it. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00415">415</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02834">createGenericSched()</a>.</p>

</div>
</div>
<a class="anchor" id="a22f0753d4f2f850c165df2f7892ad1f6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::ScheduleDAGMI::getNextClusterPred </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00406">406</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02410">tryLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ff4a66752022247fe7e8b352454a023"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::ScheduleDAGMI::getNextClusterSucc </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00408">408</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02410">tryLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="af90a46fea942e1e455e80aa649f432f6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a>&amp; llvm::ScheduleDAGMI::getPressureDiff </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00402">402</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00271">llvm::SUnit::NodeNum</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02410">tryLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="ac35063a69ccbc3a2efc50a7811de4c4d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::vector&lt;<a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>&gt;&amp; llvm::ScheduleDAGMI::getRegionCriticalPSets </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00398">398</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02410">tryLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a08cf7a1fa75de765d37188ec7f378a33"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&amp; llvm::ScheduleDAGMI::getRegPressure </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get register pressure for the entire scheduling region before scheduling. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00396">396</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="TargetLowering_8h_source.html#l00064">llvm::Sched::RegPressure</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02410">tryLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a33e863f8bef4b6fd1e41d94f16cecab3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&amp; llvm::ScheduleDAGMI::getScheduledTrees </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00417">417</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>References <a class="el" href="Compiler_8h_source.html#l00155">LLVM_OVERRIDE</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02834">createGenericSched()</a>.</p>

</div>
</div>
<a class="anchor" id="a984806dc5f0cde383d1b3ac14e66e56f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&amp; llvm::ScheduleDAGMI::getTopPressure </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get current register pressure for the top scheduled instructions. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00388">388</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a25c4a978a6251c445973a29d46726aae"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&amp; llvm::ScheduleDAGMI::getTopRPTracker </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00389">389</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02678">tracePick()</a>.</p>

</div>
</div>
<a class="anchor" id="a1f98694f104d052d71ed74ade38d69f0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::initQueues </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td>
          <td class="paramname"><em>TopRoots</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td>
          <td class="paramname"><em>BotRoots</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Release ExitSU predecessors and setup scheduler queues. </p>
<p>Identify DAG roots and setup scheduler queues. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00839">839</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ArrayRef_8h_source.html#l00097">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00098">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00191">nextIfDebug()</a>, <a class="el" href="ArrayRef_8h_source.html#l00100">llvm::ArrayRef&lt; T &gt;::rbegin()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00101">llvm::ArrayRef&lt; T &gt;::rend()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b87efc2e79f5e2a29d80940540941cd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::initRegPressure </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00510">510</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="CodeGen_2README_8txt_source.html#l00036">BB</a>, <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00097">DEBUG</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00045">llvm::dumpRegSetPressure()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00135">llvm::RegisterClassInfo::getRegPressureSetLimit()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineScheduler_8h_source.html#l00105">llvm::MachineSchedContext::LIS</a>, <a class="el" href="RegisterPressure_8h_source.html#l00032">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="MachineScheduler_8h_source.html#l00100">llvm::MachineSchedContext::MF</a>, <a class="el" href="MachineScheduler_8h_source.html#l00107">llvm::MachineSchedContext::RegClassInfo</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00571">updateScheduledPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="ad76b445fa3572024f6ef95ab4098fe75"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::ScheduleDAGMI::isTrackingPressure </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if register pressure tracking is enabled. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00346">346</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02410">tryLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a2209b15a069023499cc665b373e67703"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::moveInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPos</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Change the position of an instruction within the basic block and update live ranges and region boundary iterators.</p>
<p>This is normally called from the main scheduler loop but may also be invoked by the scheduling strategy to perform additional code motion. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00458">458</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="CodeGen_2README_8txt_source.html#l00036">BB</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l01027">llvm::LiveIntervals::handleMove()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00105">llvm::MachineSchedContext::LIS</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02678">tracePick()</a>.</p>

</div>
</div>
<a class="anchor" id="ac2dafe98c88d43b256622413886e2152"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::placeDebugValues </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reinsert debug_values recorded in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">ScheduleDAGInstrs::DbgValues</a>. </p>
<p>Reinsert any remaining debug_values, just like the PostRA scheduler. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00944">944</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="CodeGen_2README_8txt_source.html#l00036">BB</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00332">llvm::X86II::DE</a>, <a class="el" href="README-SSE_8txt_source.html#l00427">P</a>, and <a class="el" href="STLExtras_8h_source.html#l00167">llvm::prior()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f5aea0b37a8ee856681544e5b97326d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::postprocessDAG </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building. ">ScheduleDAGMutation</a> step in order. </p>
<p>Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building. ">ScheduleDAGMutation</a> step in order. This allows different instances of <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> to perform custom DAG postprocessing. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00717">717</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>.</p>

</div>
</div>
<a class="anchor" id="a1c51776d4e512a7f24d5b5d601c31016"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::releasePred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html">SDep</a> *&#160;</td>
          <td class="paramname"><em>PredEdge</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>ReleasePred - Decrement the NumSuccsLeft count of a predecessor. When NumSuccsLeft reaches zero, release the predecessor node.</p>
<p>FIXME: Adjust PredSU height based on MinLatency. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00426">426</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00160">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00210">llvm::SDep::isCluster()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00198">llvm::SDep::isWeak()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::NumSuccsLeft</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00278">llvm::SUnit::WeakSuccsLeft</a>.</p>

</div>
</div>
<a class="anchor" id="a25f9975b56fe38f7a8bb4d10b7f6f5ea"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::releasePredecessors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>releasePredecessors - Call releasePred on each of SU's predecessors. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00449">449</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00263">llvm::SUnit::Preds</a>.</p>

</div>
</div>
<a class="anchor" id="a90ffd918ef80c711049758b2064e15c4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::releaseSucc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDep.html">SDep</a> *&#160;</td>
          <td class="paramname"><em>SuccEdge</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>ReleaseSucc - Decrement the NumPredsLeft count of a successor. When NumPredsLeft reaches zero, release the successor node.</p>
<p>FIXME: Adjust SuccSU height based on MinLatency. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00392">392</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00316">llvm::SUnit::dump()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00160">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00210">llvm::SDep::isCluster()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00198">llvm::SDep::isWeak()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::NumPredsLeft</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00277">llvm::SUnit::WeakPredsLeft</a>.</p>

</div>
</div>
<a class="anchor" id="acf56d667066b39177a3c0f134d759d98"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::releaseSuccessors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>releaseSuccessors - Call releaseSucc on each of SU's successors. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00415">415</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a class="anchor" id="aa6e8e1fb5423b9a8bb7bc35a60fb9aab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::schedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> interface for scheduling a sequence of reorderable instructions.</p>
<p>schedule - Called back from MachineScheduler::runOnMachineFunction after setting up the current scheduling region. [RegionBegin, RegionEnd) only includes instructions that have DAG nodes, not scheduling boundaries.</p>
<p>This is a skeletal driver, with all the functionality pushed into helpers, so that it can be easilly extended by experimental schedulers. Generally, implementing <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> should be sufficient to implement a new scheduling algorithm. However, if a scheduler further subclasses <a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> then it will want to override this virtual method in order to update any specialized state. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">llvm::ScheduleDAGInstrs</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#a4208c892eec2d1e548eaaefcc2e9f25d">llvm::VLIWMachineScheduler</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00649">649</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="Path_8cpp_source.html#l00173">llvm::sys::path::begin()</a>, <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, and <a class="el" href="Debug_8h_source.html#l00097">DEBUG</a>.</p>

</div>
</div>
<a class="anchor" id="a3c87e517a77306b0214575dadec4806e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::scheduleMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Move an instruction and update register pressure. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00875">875</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00386">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00456">llvm::SUnit::isBottomReady()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00453">llvm::SUnit::isTopReady()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00191">nextIfDebug()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00170">priorNonDebug()</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a0464e893c7a9be19f0fca7a077c7e1db"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGMI::top </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00368">368</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02678">tracePick()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b1fed03bdce807ab9c8d690b01503ce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::updatePressureDiffs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; unsigned &gt;&#160;</td>
          <td class="paramname"><em>LiveUses</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Update the <a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> array for liveness after scheduling this instruction. </p>
<p>FIXME: Currently assuming single-use physregs. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00598">598</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="CodeGen_2README_8txt_source.html#l00036">BB</a>, <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00097">DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00386">llvm::SUnit::getInstr()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00190">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00105">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00205">llvm::LiveIntervals::getMBBEndIdx()</a>, <a class="el" href="LiveInterval_8h_source.html#l00358">llvm::LiveRange::getVNInfoBefore()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00291">llvm::SUnit::isScheduled</a>, <a class="el" href="MachineScheduler_8h_source.html#l00105">llvm::MachineSchedContext::LIS</a>, <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00191">nextIfDebug()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00271">llvm::SUnit::NodeNum</a>, <a class="el" href="LiveInterval_8h_source.html#l00441">llvm::LiveRange::Query()</a>, <a class="el" href="ArrayRef_8h_source.html#l00109">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="LiveInterval_8h_source.html#l00100">llvm::LiveQueryResult::valueIn()</a>.</p>

</div>
</div>
<a class="anchor" id="abfdd9a95217810c69b2557060a130318"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::updateQueues </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update scheduler DAG and queues after scheduling an instruction. </p>
<p>Update scheduler queues after scheduling an instruction. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00921">921</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00291">llvm::SUnit::isScheduled</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="af29d8bd5550c406522ddae701d2783e4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::updateScheduledPressure </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::vector&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewMaxPressure</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l00571">571</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="RegisterPressure_8h_source.html#l00146">llvm::PressureDiff::begin()</a>, <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00097">DEBUG</a>, <a class="el" href="RegisterPressure_8h_source.html#l00147">llvm::PressureDiff::end()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00135">llvm::RegisterClassInfo::getRegPressureSetLimit()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00107">llvm::MachineSchedContext::RegClassInfo</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00510">initRegPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="a61dab1ab5003d281122587b3458935f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::viewGraph </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;&#160;</td>
          <td class="paramname"><em>Title</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>viewGraph - Pop up a ghostview window with the reachable parts of the DAG rendered using 'dot'. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAG.html#a209b615edbcad3e1a7afd7411ce4eae2">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03128">3128</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="raw__ostream_8cpp_source.html#l00664">llvm::errs()</a>, and <a class="el" href="GraphWriter_8h_source.html#l00346">llvm::ViewGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a77b22c95b06f41fefc1a9aba8e4265d3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGMI::viewGraph </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Out-of-line implementation with no arguments is handy for gdb. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03138">3138</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="ad105300ffe3057a25a80af18ba1ce01b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a>* llvm::ScheduleDAGMI::AA</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00277">277</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="aabb4c28f36adfdb5e8497e8e90c26b9d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> llvm::ScheduleDAGMI::BotPressure</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00317">317</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3cf7815860042c29af33ef9b5269e8d1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> llvm::ScheduleDAGMI::BotRPTracker</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00318">318</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7435e842606f5db4bca092e5829befc6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGMI::CurrentBottom</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The bottom of the unscheduled zone. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00316">316</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8abe1b0d869087bd0c14a6637356dc0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGMI::CurrentTop</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The top of the unscheduled zone. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00311">311</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a2d2c5d68eed13636fea62a8627d29f56"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a>* llvm::ScheduleDAGMI::DFSResult</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Information about DAG subtrees. If DFSResult is NULL, then SchedulerTrees will be empty. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00283">283</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7aafebf073e874b17daa82a351f2976"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGMI::LiveRegionEnd</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00293">293</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a514bf2695ffd127ad11938a365041138"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a>*&gt; llvm::ScheduleDAGMI::Mutations</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ordered list of DAG postprocessing steps. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00291">291</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a33503949e135cad03fa91fde0c005649"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::ScheduleDAGMI::NextClusterPred</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Record.html">Record</a> the next node in a scheduled cluster. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00321">321</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2aa5cb48ee16ded1b263483026d08894"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::ScheduleDAGMI::NextClusterSucc</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00322">322</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3409bf0565e4e88ee547cd3f3c9b49bf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::ScheduleDAGMI::NumInstrsScheduled</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>The number of instructions scheduled so far. Used to cut off the scheduler at the point determined by misched-cutoff. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00327">327</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad1b599be1fbee3e293e311a1eaeecd17"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a>* llvm::ScheduleDAGMI::RegClassInfo</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00278">278</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a657ff150610c4567a44f4330f8226493"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>&gt; llvm::ScheduleDAGMI::RegionCriticalPSets</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>List of pressure sets that exceed the target's pressure limit before scheduling, listed in increasing set ID order. Each pressure set is paired with its max pressure in the currently scheduled regions. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00308">308</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad06843faf09187213744b0e59937b1a9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> llvm::ScheduleDAGMI::RegPressure</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00302">302</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a744d62a537c098473c0cef9039b55f30"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> llvm::ScheduleDAGMI::RPTracker</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00303">303</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00532">llvm::ConvergingVLIWScheduler::pickNodeFromQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="a9f9ef2e73c880db56505a8beb62da4b2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a>* llvm::ScheduleDAGMI::SchedImpl</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00279">279</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a286ed10812db5cdb40b5f205dd2e7031"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> llvm::ScheduleDAGMI::ScheduledTrees</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00284">284</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac4c0348546ce1ad2306931d0ce761ab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::ScheduleDAGMI::ShouldTrackPressure</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Register pressure in this region computed by initRegPressure. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00301">301</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac519cfbbc9ace1f4eff69208c1464815"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> llvm::ScheduleDAGMI::SUPressureDiffs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00298">298</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d0a822d2d2469ed482d51cb5cba1856"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a> llvm::ScheduleDAGMI::Topo</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries. </p>

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00288">288</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69e6ad686f81f7497dba2ba2d7faa6e6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> llvm::ScheduleDAGMI::TopPressure</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00312">312</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8a8dd4db7c72f361ef42d50638cd154"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> llvm::ScheduleDAGMI::TopRPTracker</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00313">313</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
<li><a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:04:54 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
