// Seed: 1092245190
module module_0 (
    id_1,
    id_2#(
        .id_3(1),
        .id_4(-1),
        .id_5(1)
    )
);
  output wire id_2;
  input wire id_1;
  always id_5 <= {id_4} & -1'b0;
  wire id_6;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd32,
    parameter id_3 = 32'd51
) (
    input supply1 id_0,
    input tri _id_1,
    input tri1 id_2,
    output uwire _id_3,
    input tri0 id_4,
    input wand id_5,
    input uwire id_6,
    output wand id_7
);
  parameter id_9 = -1;
  logic id_10;
  ;
  localparam id_11 = -1;
  bit id_12, id_13, id_14;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  initial @("") id_12 <= id_11;
  localparam id_15 = id_9[-1][id_1];
  integer id_16;
  wire id_17, id_18;
  assign id_13 = -1;
  wire id_19[~  -1 : id_3];
  assign id_12 = 1;
endmodule
