Analysis & Synthesis report for niostest_top
Sun Nov 16 01:41:23 2014
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state
 12. State Machine - |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1|avm_state
 13. State Machine - |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|state
 14. State Machine - |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state
 15. State Machine - |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 16. State Machine - |ckplay_top|testcore:inst|testcore_sdram:sdram|m_next
 17. State Machine - |ckplay_top|testcore:inst|testcore_sdram:sdram|m_state
 18. State Machine - |ckplay_top|testcore:inst|testcore_sdram:sdram|i_next
 19. State Machine - |ckplay_top|testcore:inst|testcore_sdram:sdram|i_state
 20. State Machine - |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state
 21. State Machine - |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state
 22. State Machine - |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state
 23. State Machine - |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mul_cell_result_sel
 24. State Machine - |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|DRsize
 25. Registers Protected by Synthesis
 26. Registers Removed During Synthesis
 27. Removed Registers Triggering Further Register Optimizations
 28. General Register Statistics
 29. Inverted Register Statistics
 30. Physical Synthesis Netlist Optimizations
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_ffc1:auto_generated
 33. Source assignments for testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller
 34. Source assignments for testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1
 35. Source assignments for testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1
 36. Source assignments for testcore:inst|testcore_sdram:sdram
 37. Source assignments for testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 38. Source assignments for testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 39. Source assignments for testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_tjs1:auto_generated
 40. Source assignments for testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_d0o1:auto_generated
 41. Source assignments for testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_ddj1:auto_generated
 42. Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux:cmd_demux
 43. Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 44. Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 45. Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux
 46. Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux_001
 47. Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux_002
 48. Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 49. Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 50. Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 51. Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 52. Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 53. Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 54. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_demux:cmd_demux
 55. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux
 56. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_001
 57. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_002
 58. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_003
 59. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux_004:rsp_demux_004
 60. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_005
 61. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_006
 62. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_007
 63. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_008
 64. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 65. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 66. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 67. Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 68. Source assignments for testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 69. Source assignments for testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 70. Source assignments for testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 71. Source assignments for testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 72. Source assignments for testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 73. Source assignments for testcore:inst|altera_reset_controller:rst_controller
 74. Source assignments for testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 75. Source assignments for testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 76. Source assignments for testcore:inst|altera_reset_controller:rst_controller_001
 77. Source assignments for testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 78. Source assignments for testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 79. Source assignments for testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Source assignments for testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Source assignments for testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 82. Source assignments for testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 83. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component
 84. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated
 85. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component
 86. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated
 87. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component
 88. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated
 89. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component
 90. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated
 91. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component
 92. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated
 93. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component
 94. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated
 95. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component
 96. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated
 97. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component
 98. Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated
 99. Parameter Settings for User Entity Instance: syspll:inst3|altpll:altpll_component
100. Parameter Settings for User Entity Instance: testcore:inst|testcore_ipl_memory:ipl_memory
101. Parameter Settings for User Entity Instance: testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram
102. Parameter Settings for User Entity Instance: testcore:inst|altera_onchip_flash:onchip_flash_0
103. Parameter Settings for User Entity Instance: testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller
104. Parameter Settings for User Entity Instance: testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller
105. Parameter Settings for User Entity Instance: testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg
106. Parameter Settings for User Entity Instance: testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo
107. Parameter Settings for User Entity Instance: testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo
108. Parameter Settings for User Entity Instance: testcore:inst|altera_avalon_mm_bridge:peripheral_bridge
109. Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
110. Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
111. Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
112. Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
113. Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
114. Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
115. Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal
116. Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
117. Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component
118. Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component
119. Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component
120. Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component
121. Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component
122. Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component
123. Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component
124. Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component
125. Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component
126. Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component
127. Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component
128. Parameter Settings for User Entity Instance: testcore:inst|avalonif_mmcdma:mmcdma
129. Parameter Settings for User Entity Instance: testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif
130. Parameter Settings for User Entity Instance: testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component
131. Parameter Settings for User Entity Instance: testcore:inst|vga_component:vga
132. Parameter Settings for User Entity Instance: testcore:inst|vga_component:vga|vga_syncgen:U0
133. Parameter Settings for User Entity Instance: testcore:inst|vga_component:vga|vga_avm:U1
134. Parameter Settings for User Entity Instance: testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component
135. Parameter Settings for User Entity Instance: testcore:inst|altera_customins_master_translator:nios2_gen2_f_custom_instruction_master_translator
136. Parameter Settings for User Entity Instance: testcore:inst|altera_customins_slave_translator:nios2_gen2_f_custom_instruction_master_multi_slave_translator0
137. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_f_instruction_master_translator
138. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_f_data_master_translator
139. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator
140. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_f_debug_mem_slave_translator
141. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator
142. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator
143. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
144. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_bridge_s0_translator
145. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_instruction_master_agent
146. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent
147. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent
148. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent
149. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent
152. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent
155. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
158. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
161. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent
162. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
163. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo
164. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo
165. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|testcore_mm_interconnect_0_router_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|testcore_mm_interconnect_0_router_001_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_002:router_002|testcore_mm_interconnect_0_router_002_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_003|testcore_mm_interconnect_0_router_003_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_004|testcore_mm_interconnect_0_router_003_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_005|testcore_mm_interconnect_0_router_003_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_006:router_006|testcore_mm_interconnect_0_router_006_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_007:router_007|testcore_mm_interconnect_0_router_007_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter
174. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter
175. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
176. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1
177. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1
178. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size
179. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
180. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min
181. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
182. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
183. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
184. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
185. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
186. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
187. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
188. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
189. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
190. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
191. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
192. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
193. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
204. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
205. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
206. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
207. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
208. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
209. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
210. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
211. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
212. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
213. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
214. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
215. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
216. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:peripheral_bridge_m0_translator
217. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator
218. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator
219. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
220. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator
221. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_flash_0_csr_translator
222. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator
223. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator
224. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator
225. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator
226. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent
227. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent
228. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
229. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
230. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent
231. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
232. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo
233. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
234. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
235. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
236. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent
237. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
238. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
239. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent
240. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor
241. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo
242. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo
243. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent
244. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor
245. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo
246. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent
247. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor
248. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo
249. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent
250. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent|altera_merlin_burst_uncompressor:uncompressor
251. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo
252. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent
253. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent|altera_merlin_burst_uncompressor:uncompressor
254. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo
255. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|testcore_mm_interconnect_1_router_default_decode:the_default_decode
256. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_001|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode
257. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_002|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode
258. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_003|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode
259. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_004|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode
260. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_005:router_005|testcore_mm_interconnect_1_router_005_default_decode:the_default_decode
261. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_006|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode
262. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_007|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode
263. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_008|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode
264. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_009|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode
265. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter
266. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
267. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
268. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser
269. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
270. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
271. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
272. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001
273. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
274. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
275. Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
276. Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer
277. Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
278. Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001
279. Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
280. Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002
281. Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
282. Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003
283. Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync
284. Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004
285. Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync
286. Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller
287. Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
288. Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
289. Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_001
290. Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
291. Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
292. Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_002
293. Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
294. Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
295. Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_003
296. Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
297. Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
298. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1
299. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B
300. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G
301. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R
302. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER
303. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component
304. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component
305. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component
306. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component
307. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component
308. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component
309. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component
310. Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component
311. altpll Parameter Settings by Entity Instance
312. altsyncram Parameter Settings by Entity Instance
313. lpm_shiftreg Parameter Settings by Entity Instance
314. scfifo Parameter Settings by Entity Instance
315. lpm_mult Parameter Settings by Entity Instance
316. Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller_003"
317. Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
318. Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller_002"
319. Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
320. Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller_001"
321. Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
322. Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller"
323. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001"
324. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser"
325. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
326. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_005:router_005|testcore_mm_interconnect_1_router_005_default_decode:the_default_decode"
327. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_001|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode"
328. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|testcore_mm_interconnect_1_router_default_decode:the_default_decode"
329. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo"
330. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent"
331. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo"
332. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent"
333. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo"
334. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent"
335. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo"
336. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent"
337. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo"
338. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo"
339. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent"
340. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
341. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent"
342. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
343. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
344. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo"
345. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent"
346. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
347. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent"
348. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent"
349. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator"
350. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator"
351. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator"
352. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator"
353. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_flash_0_csr_translator"
354. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator"
355. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
356. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator"
357. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator"
358. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:peripheral_bridge_m0_translator"
359. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
360. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
361. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
362. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
363. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
364. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
365. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
366. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
367. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
368. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
369. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
370. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
371. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
372. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
373. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
374. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
375. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min"
376. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size"
377. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_007:router_007|testcore_mm_interconnect_0_router_007_default_decode:the_default_decode"
378. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_006:router_006|testcore_mm_interconnect_0_router_006_default_decode:the_default_decode"
379. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_003|testcore_mm_interconnect_0_router_003_default_decode:the_default_decode"
380. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_002:router_002|testcore_mm_interconnect_0_router_002_default_decode:the_default_decode"
381. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|testcore_mm_interconnect_0_router_001_default_decode:the_default_decode"
382. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|testcore_mm_interconnect_0_router_default_decode:the_default_decode"
383. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo"
384. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo"
385. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent"
386. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
387. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
388. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
389. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo"
390. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent"
391. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo"
392. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent"
393. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo"
394. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent"
395. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent"
396. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent"
397. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_instruction_master_agent"
398. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_bridge_s0_translator"
399. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
400. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator"
401. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator"
402. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_f_debug_mem_slave_translator"
403. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator"
404. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_f_data_master_translator"
405. Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_f_instruction_master_translator"
406. Port Connectivity Checks: "testcore:inst|altera_customins_slave_translator:nios2_gen2_f_custom_instruction_master_multi_slave_translator0"
407. Port Connectivity Checks: "testcore:inst|testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect:nios2_gen2_f_custom_instruction_master_multi_xconnect"
408. Port Connectivity Checks: "testcore:inst|altera_customins_master_translator:nios2_gen2_f_custom_instruction_master_translator"
409. Port Connectivity Checks: "testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0"
410. Port Connectivity Checks: "testcore:inst|vga_component:vga|vga_avm:U1"
411. Port Connectivity Checks: "testcore:inst|vga_component:vga|vga_syncgen:U0"
412. Port Connectivity Checks: "testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif"
413. Port Connectivity Checks: "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1"
414. Port Connectivity Checks: "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1"
415. Port Connectivity Checks: "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0"
416. Port Connectivity Checks: "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0"
417. Port Connectivity Checks: "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram"
418. Port Connectivity Checks: "testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module"
419. Port Connectivity Checks: "testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic"
420. Port Connectivity Checks: "testcore:inst|testcore_jtag_uart:jtag_uart"
421. Port Connectivity Checks: "testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block"
422. Port Connectivity Checks: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f"
423. Post-Synthesis Netlist Statistics for Top Partition
424. Elapsed Time Per Partition
425. Analysis & Synthesis Messages
426. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 16 01:41:23 2014      ;
; Quartus II 64-Bit Version          ; 14.0.2 Build 209 09/17/2014 SJ Web Edition ;
; Revision Name                      ; niostest_top                               ;
; Top-level Entity Name              ; ckplay_top                                 ;
; Family                             ; MAX 10 FPGA                                ;
; Total logic elements               ; 9,123                                      ;
;     Total combinational functions  ; 7,121                                      ;
;     Dedicated logic registers      ; 5,094                                      ;
; Total registers                    ; 5110                                       ;
; Total pins                         ; 55                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 239,616                                    ;
; Embedded Multiplier 9-bit elements ; 22                                         ;
; Total PLLs                         ; 1                                          ;
; UFM blocks                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08SAE144C8GES   ;                    ;
; Top-level entity name                                                      ; ckplay_top         ; niostest_top       ;
; Family name                                                                ; MAX 10 FPGA        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Enable ERAM Preload                                                        ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                 ; Library  ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------+
; vga_component/dvi_tx_pdiff/tmds_encoder.vhd                                                     ; yes             ; User VHDL File                     ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/vga_component/dvi_tx_pdiff/tmds_encoder.vhd                                                     ;          ;
; vga_component/dvi_tx_pdiff/pdiff_transmitter.vhd                                                ; yes             ; User VHDL File                     ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/vga_component/dvi_tx_pdiff/pdiff_transmitter.vhd                                                ;          ;
; vga_component/dvi_tx_pdiff/dvi_tx_pdiff.vhd                                                     ; yes             ; User VHDL File                     ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/vga_component/dvi_tx_pdiff/dvi_tx_pdiff.vhd                                                     ;          ;
; vga_component/dvi_tx_pdiff/ddio_out_cyclone3.vhd                                                ; yes             ; User Wizard-Generated File         ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/vga_component/dvi_tx_pdiff/ddio_out_cyclone3.vhd                                                ;          ;
; syspll.vhd                                                                                      ; yes             ; User Wizard-Generated File         ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/syspll.vhd                                                                                      ;          ;
; testcore/synthesis/testcore.v                                                                   ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/testcore.v                                                                   ; testcore ;
; testcore/synthesis/submodules/altera_reset_controller.v                                         ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_reset_controller.v                                         ; testcore ;
; testcore/synthesis/submodules/altera_reset_synchronizer.v                                       ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_reset_synchronizer.v                                       ; testcore ;
; testcore/synthesis/submodules/altera_irq_clock_crosser.sv                                       ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_irq_clock_crosser.sv                                       ; testcore ;
; testcore/synthesis/submodules/testcore_irq_mapper.sv                                            ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_irq_mapper.sv                                            ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_1.v                                      ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_1.v                                      ; testcore ;
; testcore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; testcore ;
; testcore/synthesis/submodules/altera_avalon_st_clock_crosser.v                                  ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_avalon_st_clock_crosser.v                                  ; testcore ;
; testcore/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_merlin_arbitrator.sv                                       ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_1_rsp_mux.sv                             ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_1_rsp_mux.sv                             ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_1_rsp_demux_004.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_1_rsp_demux_004.sv                       ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_1_rsp_demux.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_1_rsp_demux.sv                           ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_1_cmd_mux_004.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_1_cmd_mux_004.sv                         ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_1_cmd_mux.sv                             ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_1_cmd_mux.sv                             ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_1_cmd_demux.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_1_cmd_demux.sv                           ; testcore ;
; testcore/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_merlin_traffic_limiter.sv                                  ; testcore ;
; testcore/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_avalon_sc_fifo.v                                           ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_1_router_005.sv                          ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_1_router_005.sv                          ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_1_router_001.sv                          ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_1_router_001.sv                          ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_1_router.sv                              ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_1_router.sv                              ; testcore ;
; testcore/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_merlin_slave_agent.sv                                      ; testcore ;
; testcore/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_merlin_burst_uncompressor.sv                               ; testcore ;
; testcore/synthesis/submodules/altera_merlin_master_agent.sv                                     ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_merlin_master_agent.sv                                     ; testcore ;
; testcore/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_merlin_slave_translator.sv                                 ; testcore ;
; testcore/synthesis/submodules/altera_merlin_master_translator.sv                                ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_merlin_master_translator.sv                                ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0.v                                      ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0.v                                      ; testcore ;
; testcore/synthesis/submodules/altera_merlin_width_adapter.sv                                    ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_merlin_width_adapter.sv                                    ; testcore ;
; testcore/synthesis/submodules/altera_merlin_address_alignment.sv                                ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_merlin_address_alignment.sv                                ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_mux_002.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_mux_002.sv                         ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_mux_001.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_mux_001.sv                         ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_mux.sv                             ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_mux.sv                             ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_demux_004.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_demux_004.sv                       ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_demux_003.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_demux_003.sv                       ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_demux.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_demux.sv                           ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_mux_004.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_mux_004.sv                         ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_mux_003.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_mux_003.sv                         ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_mux.sv                             ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_mux.sv                             ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_demux_002.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_demux_002.sv                       ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_demux_001.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_demux_001.sv                       ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_demux.sv                           ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_demux.sv                           ; testcore ;
; testcore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                               ; testcore ;
; testcore/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_merlin_burst_adapter.sv                                    ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_router_007.sv                          ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_router_007.sv                          ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_router_006.sv                          ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_router_006.sv                          ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_router_003.sv                          ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_router_003.sv                          ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_router_002.sv                          ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_router_002.sv                          ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_router_001.sv                          ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_router_001.sv                          ; testcore ;
; testcore/synthesis/submodules/testcore_mm_interconnect_0_router.sv                              ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_mm_interconnect_0_router.sv                              ; testcore ;
; testcore/synthesis/submodules/altera_customins_slave_translator.sv                              ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_customins_slave_translator.sv                              ; testcore ;
; testcore/synthesis/submodules/testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect.sv ; yes             ; User SystemVerilog HDL File        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect.sv ; testcore ;
; testcore/synthesis/submodules/altera_customins_master_translator.v                              ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_customins_master_translator.v                              ; testcore ;
; testcore/synthesis/submodules/vga_component.vhd                                                 ; yes             ; User VHDL File                     ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/vga_component.vhd                                                 ; testcore ;
; testcore/synthesis/submodules/vga_avm.vhd                                                       ; yes             ; User VHDL File                     ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/vga_avm.vhd                                                       ; testcore ;
; testcore/synthesis/submodules/vga_linebuffer.vhd                                                ; yes             ; User Wizard-Generated File         ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/vga_linebuffer.vhd                                                ; testcore ;
; testcore/synthesis/submodules/vga_syncgen.vhd                                                   ; yes             ; User VHDL File                     ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/vga_syncgen.vhd                                                   ; testcore ;
; testcore/synthesis/submodules/avalonif_mmcdma.vhd                                               ; yes             ; User VHDL File                     ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/avalonif_mmcdma.vhd                                               ; testcore ;
; testcore/synthesis/submodules/avalonif_mmc.vhd                                                  ; yes             ; User VHDL File                     ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/avalonif_mmc.vhd                                                  ; testcore ;
; testcore/synthesis/submodules/dmamem.vhd                                                        ; yes             ; User Wizard-Generated File         ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/dmamem.vhd                                                        ; testcore ;
; testcore/synthesis/submodules/pixelsimd.vhd                                                     ; yes             ; User VHDL File                     ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/pixelsimd.vhd                                                     ; testcore ;
; testcore/synthesis/submodules/pixelsimd_blend_u8.vhd                                            ; yes             ; User VHDL File                     ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/pixelsimd_blend_u8.vhd                                            ; testcore ;
; testcore/synthesis/submodules/pixelsimd_mult_s8xs10.vhd                                         ; yes             ; User Wizard-Generated File         ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/pixelsimd_mult_s8xs10.vhd                                         ; testcore ;
; testcore/synthesis/submodules/pixelsimd_mult_u8xu8.vhd                                          ; yes             ; User Wizard-Generated File         ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/pixelsimd_mult_u8xu8.vhd                                          ; testcore ;
; testcore/synthesis/submodules/pixelsimd_sat_u8.vhd                                              ; yes             ; User VHDL File                     ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/pixelsimd_sat_u8.vhd                                              ; testcore ;
; testcore/synthesis/submodules/pixelsimd_yuvdec.vhd                                              ; yes             ; User VHDL File                     ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/pixelsimd_yuvdec.vhd                                              ; testcore ;
; testcore/synthesis/submodules/testcore_modular_adc_0.v                                          ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_modular_adc_0.v                                          ; testcore ;
; testcore/synthesis/submodules/altera_modular_adc_sample_store.v                                 ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_modular_adc_sample_store.v                                 ; testcore ;
; testcore/synthesis/submodules/altera_modular_adc_sample_store_ram.v                             ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_modular_adc_sample_store_ram.v                             ; testcore ;
; testcore/synthesis/submodules/altera_modular_adc_sequencer.v                                    ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_modular_adc_sequencer.v                                    ; testcore ;
; testcore/synthesis/submodules/altera_modular_adc_sequencer_csr.v                                ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_modular_adc_sequencer_csr.v                                ; testcore ;
; testcore/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v                               ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v                               ; testcore ;
; testcore/synthesis/submodules/altera_modular_adc_control.v                                      ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_modular_adc_control.v                                      ; testcore ;
; testcore/synthesis/submodules/altera_modular_adc_control_fsm.v                                  ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_modular_adc_control_fsm.v                                  ; testcore ;
; testcore/synthesis/submodules/chsel_code_converter_sw_to_hw.v                                   ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/chsel_code_converter_sw_to_hw.v                                   ; testcore ;
; testcore/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v                          ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v                          ; testcore ;
; testcore/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v                                ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v                                ; testcore ;
; testcore/synthesis/submodules/testcore_sdram.v                                                  ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_sdram.v                                                  ; testcore ;
; testcore/synthesis/submodules/altera_avalon_mm_bridge.v                                         ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_avalon_mm_bridge.v                                         ; testcore ;
; testcore/synthesis/submodules/testcore_led.v                                                    ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_led.v                                                    ; testcore ;
; testcore/synthesis/submodules/testcore_jtag_uart.v                                              ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_jtag_uart.v                                              ; testcore ;
; testcore/synthesis/submodules/testcore_systimer.v                                               ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_systimer.v                                               ; testcore ;
; testcore/synthesis/submodules/testcore_sysid.v                                                  ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_sysid.v                                                  ; testcore ;
; testcore/synthesis/submodules/altera_onchip_flash.v                                             ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_onchip_flash.v                                             ; testcore ;
; testcore/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v                        ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v                        ; testcore ;
; testcore/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v                         ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v                         ; testcore ;
; testcore/synthesis/submodules/rtl/altera_onchip_flash_block.v                                   ; yes             ; Encrypted User Verilog HDL File    ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/rtl/altera_onchip_flash_block.v                                   ; testcore ;
; testcore/synthesis/submodules/testcore_ipl_memory.v                                             ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_ipl_memory.v                                             ; testcore ;
; testcore/synthesis/submodules/testcore_nios2_gen2_f.v                                           ; yes             ; Encrypted User Verilog HDL File    ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_nios2_gen2_f.v                                           ; testcore ;
; testcore/synthesis/submodules/testcore_nios2_gen2_f_jtag_debug_slave_sysclk.v                   ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_nios2_gen2_f_jtag_debug_slave_sysclk.v                   ; testcore ;
; testcore/synthesis/submodules/testcore_nios2_gen2_f_jtag_debug_slave_tck.v                      ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_nios2_gen2_f_jtag_debug_slave_tck.v                      ; testcore ;
; testcore/synthesis/submodules/testcore_nios2_gen2_f_jtag_debug_slave_wrapper.v                  ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_nios2_gen2_f_jtag_debug_slave_wrapper.v                  ; testcore ;
; testcore/synthesis/submodules/testcore_nios2_gen2_f_mult_cell.v                                 ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_nios2_gen2_f_mult_cell.v                                 ; testcore ;
; testcore/synthesis/submodules/testcore_nios2_gen2_f_oci_test_bench.v                            ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_nios2_gen2_f_oci_test_bench.v                            ; testcore ;
; testcore/synthesis/submodules/testcore_nios2_gen2_f_test_bench.v                                ; yes             ; User Verilog HDL File              ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/testcore/synthesis/submodules/testcore_nios2_gen2_f_test_bench.v                                ; testcore ;
; ckplay_top.bdf                                                                                  ; yes             ; User Block Diagram/Schematic File  ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/ckplay_top.bdf                                                                                  ;          ;
; altpll.tdf                                                                                      ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altpll.tdf                                                                            ;          ;
; aglobal140.inc                                                                                  ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                                                        ;          ;
; stratix_pll.inc                                                                                 ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                       ;          ;
; stratixii_pll.inc                                                                               ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                     ;          ;
; cycloneii_pll.inc                                                                               ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                     ;          ;
; db/syspll_altpll.v                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/syspll_altpll.v                                                                              ;          ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                        ;          ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                 ;          ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                           ;          ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                        ;          ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                         ;          ;
; altrom.inc                                                                                      ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                                                            ;          ;
; altram.inc                                                                                      ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altram.inc                                                                            ;          ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                                                          ;          ;
; db/altsyncram_gcd1.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_gcd1.tdf                                                                          ;          ;
; db/altsyncram_33d1.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_33d1.tdf                                                                          ;          ;
; db/altsyncram_tvc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_tvc1.tdf                                                                          ;          ;
; db/altsyncram_3bc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_3bc1.tdf                                                                          ;          ;
; altera_mult_add.tdf                                                                             ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                   ;          ;
; db/altera_mult_add_5kh2.v                                                                       ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altera_mult_add_5kh2.v                                                                       ;          ;
; altera_mult_add_rtl.v                                                                           ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                 ;          ;
; db/altsyncram_1fc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_1fc1.tdf                                                                          ;          ;
; db/altsyncram_6cf1.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_6cf1.tdf                                                                          ;          ;
; db/altsyncram_fsc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_fsc1.tdf                                                                          ;          ;
; altera_std_synchronizer.v                                                                       ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                             ;          ;
; db/altsyncram_o231.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_o231.tdf                                                                          ;          ;
; sld_virtual_jtag_basic.v                                                                        ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                              ;          ;
; db/altsyncram_ffc1.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_ffc1.tdf                                                                          ;          ;
; lpm_shiftreg.tdf                                                                                ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                      ;          ;
; lpm_constant.inc                                                                                ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                      ;          ;
; dffeea.inc                                                                                      ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/dffeea.inc                                                                            ;          ;
; scfifo.tdf                                                                                      ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf                                                                            ;          ;
; a_regfifo.inc                                                                                   ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                         ;          ;
; a_dpfifo.inc                                                                                    ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                          ;          ;
; a_i2fifo.inc                                                                                    ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                          ;          ;
; a_fffifo.inc                                                                                    ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                          ;          ;
; a_f2fifo.inc                                                                                    ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                          ;          ;
; db/scfifo_7k21.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/scfifo_7k21.tdf                                                                              ;          ;
; db/a_dpfifo_eq21.tdf                                                                            ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/a_dpfifo_eq21.tdf                                                                            ;          ;
; db/a_fefifo_7cf.tdf                                                                             ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/a_fefifo_7cf.tdf                                                                             ;          ;
; db/cntr_1h7.tdf                                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/cntr_1h7.tdf                                                                                 ;          ;
; db/dpram_be21.tdf                                                                               ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/dpram_be21.tdf                                                                               ;          ;
; db/altsyncram_fql1.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_fql1.tdf                                                                          ;          ;
; db/cntr_lgb.tdf                                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/cntr_lgb.tdf                                                                                 ;          ;
; alt_jtag_atlantic.v                                                                             ; yes             ; Encrypted Megafunction             ; c:/develop/altera/14.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                   ;          ;
; db/altsyncram_tjs1.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_tjs1.tdf                                                                          ;          ;
; lpm_mult.tdf                                                                                    ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                          ;          ;
; lpm_add_sub.inc                                                                                 ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                       ;          ;
; multcore.inc                                                                                    ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/multcore.inc                                                                          ;          ;
; bypassff.inc                                                                                    ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                                                                          ;          ;
; altshift.inc                                                                                    ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altshift.inc                                                                          ;          ;
; db/mult_ovm.tdf                                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/mult_ovm.tdf                                                                                 ;          ;
; db/mult_g5n.tdf                                                                                 ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/mult_g5n.tdf                                                                                 ;          ;
; db/altsyncram_d0o1.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_d0o1.tdf                                                                          ;          ;
; db/altsyncram_ddj1.tdf                                                                          ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/altsyncram_ddj1.tdf                                                                          ;          ;
; altera_std_synchronizer_bundle.v                                                                ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                      ;          ;
; altddio_out.tdf                                                                                 ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/altddio_out.tdf                                                                       ;          ;
; stratix_ddio.inc                                                                                ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                      ;          ;
; cyclone_ddio.inc                                                                                ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                      ;          ;
; stratix_lcell.inc                                                                               ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                                     ;          ;
; db/ddio_out_0re.tdf                                                                             ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/ddio_out_0re.tdf                                                                             ;          ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction             ; c:/develop/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                           ;          ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction             ; c:/develop/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                      ;          ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction             ; c:/develop/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                        ;          ;
; lpm_add_sub.tdf                                                                                 ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                       ;          ;
; addcore.inc                                                                                     ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/addcore.inc                                                                           ;          ;
; look_add.inc                                                                                    ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/look_add.inc                                                                          ;          ;
; alt_stratix_add_sub.inc                                                                         ; yes             ; Megafunction                       ; c:/develop/altera/14.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                               ;          ;
; db/add_sub_eoi.tdf                                                                              ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/add_sub_eoi.tdf                                                                              ;          ;
; db/mult_8i01.tdf                                                                                ; yes             ; Auto-Generated Megafunction        ; C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/db/mult_8i01.tdf                                                                                ;          ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 9,123                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 7121                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 3670                                                                               ;
;     -- 3 input functions                    ; 1986                                                                               ;
;     -- <=2 input functions                  ; 1465                                                                               ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 6252                                                                               ;
;     -- arithmetic mode                      ; 869                                                                                ;
;                                             ;                                                                                    ;
; Total registers                             ; 5110                                                                               ;
;     -- Dedicated logic registers            ; 5094                                                                               ;
;     -- I/O registers                        ; 32                                                                                 ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 55                                                                                 ;
; Total memory bits                           ; 239616                                                                             ;
; UFM blocks                                  ; 1                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 22                                                                                 ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 5251                                                                               ;
; Total fan-out                               ; 47440                                                                              ;
; Average fan-out                             ; 3.73                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                   ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ckplay_top                                                                                                                  ; 7121 (1)          ; 5094 (0)     ; 239616      ; 1          ; 22           ; 6       ; 8         ; 55   ; 0            ; |ckplay_top                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |dvi_tx_pdiff:inst1|                                                                                                      ; 259 (0)           ; 135 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |pdiff_transmitter:SER|                                                                                                ; 37 (37)           ; 74 (74)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |ddio_out_cyclone3:TX0_N|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TX0_P|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TX1_N|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TX1_P|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TX2_N|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TX2_P|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TXC_N|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;          |ddio_out_cyclone3:TXC_P|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altddio_out:altddio_out_component|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component                                                                                                                                                                                                                                                                          ; work         ;
;                |ddio_out_0re:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated                                                                                                                                                                                                                                              ; work         ;
;       |tmds_encoder:TMDS_B|                                                                                                  ; 74 (74)           ; 22 (22)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |tmds_encoder:TMDS_G|                                                                                                  ; 75 (75)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |tmds_encoder:TMDS_R|                                                                                                  ; 73 (73)           ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                        ; 161 (1)           ; 97 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                         ; 160 (120)         ; 97 (69)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                               ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                           ; 23 (23)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                     ; work         ;
;    |syspll:inst3|                                                                                                            ; 1 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|syspll:inst3                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |altpll:altpll_component|                                                                                              ; 1 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|syspll:inst3|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |syspll_altpll:auto_generated|                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                                                                                                                                                                                           ; work         ;
;    |testcore:inst|                                                                                                           ; 6699 (0)          ; 4861 (0)     ; 239616      ; 1          ; 22           ; 6       ; 8         ; 0    ; 0            ; |ckplay_top|testcore:inst                                                                                                                                                                                                                                                                                                                                                               ; testcore     ;
;       |altera_avalon_mm_bridge:peripheral_bridge|                                                                            ; 53 (53)           ; 131 (131)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_avalon_mm_bridge:peripheral_bridge                                                                                                                                                                                                                                                                                                                     ; testcore     ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                        ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_std_synchronizer_bundle:sync|                                                                               ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                           ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                        ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_std_synchronizer_bundle:sync|                                                                               ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                           ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_003|                                                                        ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_std_synchronizer_bundle:sync|                                                                               ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                           ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_004|                                                                        ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004                                                                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_std_synchronizer_bundle:sync|                                                                               ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                           ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                            ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                     ; testcore     ;
;          |altera_std_synchronizer_bundle:sync|                                                                               ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                 ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                               ; work         ;
;       |altera_onchip_flash:onchip_flash_0|                                                                                   ; 538 (0)           ; 194 (0)      ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                                                                                            ; testcore     ;
;          |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                                       ; 75 (75)           ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                                                                                                ; testcore     ;
;          |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                     ; 463 (431)         ; 161 (129)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                                                                                              ; testcore     ;
;             |lpm_shiftreg:ufm_data_shiftreg|                                                                                 ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                                                                                               ; work         ;
;          |altera_onchip_flash_block:altera_onchip_flash_block|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                                                                                        ; testcore     ;
;       |altera_reset_controller:rst_controller_001|                                                                           ; 6 (5)             ; 16 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                    ; testcore     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                    ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                     ; testcore     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                         ; testcore     ;
;       |altera_reset_controller:rst_controller_002|                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                    ; testcore     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                         ; testcore     ;
;       |altera_reset_controller:rst_controller_003|                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                    ; testcore     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                         ; testcore     ;
;       |altera_reset_controller:rst_controller|                                                                               ; 7 (6)             ; 16 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                        ; testcore     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                    ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                         ; testcore     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                             ; testcore     ;
;       |avalonif_mmcdma:mmcdma|                                                                                               ; 278 (139)         ; 142 (61)     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma                                                                                                                                                                                                                                                                                                                                        ; testcore     ;
;          |avalonif_mmc:U_mmcif|                                                                                              ; 139 (139)         ; 81 (81)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif                                                                                                                                                                                                                                                                                                                   ; testcore     ;
;          |dmamem:U_mem|                                                                                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem                                                                                                                                                                                                                                                                                                                           ; testcore     ;
;             |altsyncram:altsyncram_component|                                                                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_d0o1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_d0o1:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;       |pixelsimd:pixelsimd|                                                                                                  ; 403 (147)         ; 377 (66)     ; 0           ; 0          ; 14           ; 6       ; 4         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd                                                                                                                                                                                                                                                                                                                                           ; testcore     ;
;          |pixelsimd_blend_u8:blend_b|                                                                                        ; 26 (26)           ; 81 (81)      ; 0           ; 0          ; 2            ; 2       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b                                                                                                                                                                                                                                                                                                                ; testcore     ;
;             |pixelsimd_mult_u8xu8:u0|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0                                                                                                                                                                                                                                                                                        ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mult_g5n:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated                                                                                                                                                                                                                                    ; work         ;
;             |pixelsimd_mult_u8xu8:u1|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1                                                                                                                                                                                                                                                                                        ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mult_g5n:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated                                                                                                                                                                                                                                    ; work         ;
;          |pixelsimd_blend_u8:blend_g|                                                                                        ; 16 (16)           ; 64 (64)      ; 0           ; 0          ; 2            ; 2       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g                                                                                                                                                                                                                                                                                                                ; testcore     ;
;             |pixelsimd_mult_u8xu8:u0|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0                                                                                                                                                                                                                                                                                        ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mult_g5n:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated                                                                                                                                                                                                                                    ; work         ;
;             |pixelsimd_mult_u8xu8:u1|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1                                                                                                                                                                                                                                                                                        ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mult_g5n:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated                                                                                                                                                                                                                                    ; work         ;
;          |pixelsimd_blend_u8:blend_r|                                                                                        ; 16 (16)           ; 64 (64)      ; 0           ; 0          ; 2            ; 2       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r                                                                                                                                                                                                                                                                                                                ; testcore     ;
;             |pixelsimd_mult_u8xu8:u0|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0                                                                                                                                                                                                                                                                                        ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mult_g5n:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated                                                                                                                                                                                                                                    ; work         ;
;             |pixelsimd_mult_u8xu8:u1|                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1                                                                                                                                                                                                                                                                                        ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                            ; work         ;
;                   |mult_g5n:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_g5n:auto_generated                                                                                                                                                                                                                                    ; work         ;
;          |pixelsimd_sat_u8:sat_u0|                                                                                           ; 18 (18)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u0                                                                                                                                                                                                                                                                                                                   ; testcore     ;
;          |pixelsimd_sat_u8:sat_u1|                                                                                           ; 18 (18)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u1                                                                                                                                                                                                                                                                                                                   ; testcore     ;
;          |pixelsimd_sat_u8:sat_u2|                                                                                           ; 18 (18)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u2                                                                                                                                                                                                                                                                                                                   ; testcore     ;
;          |pixelsimd_sat_u8:sat_u3|                                                                                           ; 18 (18)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u3                                                                                                                                                                                                                                                                                                                   ; testcore     ;
;          |pixelsimd_yuvdec:yuvdec|                                                                                           ; 126 (126)         ; 102 (102)    ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec                                                                                                                                                                                                                                                                                                                   ; testcore     ;
;             |pixelsimd_mult_s8xs10:u0|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0                                                                                                                                                                                                                                                                                          ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                              ; work         ;
;                   |mult_ovm:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated                                                                                                                                                                                                                                      ; work         ;
;             |pixelsimd_mult_s8xs10:u1|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1                                                                                                                                                                                                                                                                                          ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                              ; work         ;
;                   |mult_ovm:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component|mult_ovm:auto_generated                                                                                                                                                                                                                                      ; work         ;
;             |pixelsimd_mult_s8xs10:v0|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0                                                                                                                                                                                                                                                                                          ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                              ; work         ;
;                   |mult_ovm:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated                                                                                                                                                                                                                                      ; work         ;
;             |pixelsimd_mult_s8xs10:v1|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1                                                                                                                                                                                                                                                                                          ; testcore     ;
;                |lpm_mult:lpm_mult_component|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                              ; work         ;
;                   |mult_ovm:auto_generated|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component|mult_ovm:auto_generated                                                                                                                                                                                                                                      ; work         ;
;       |testcore_ipl_memory:ipl_memory|                                                                                       ; 1 (1)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_ipl_memory:ipl_memory                                                                                                                                                                                                                                                                                                                                ; testcore     ;
;          |altsyncram:the_altsyncram|                                                                                         ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram_ffc1:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_ffc1:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;       |testcore_jtag_uart:jtag_uart|                                                                                         ; 141 (37)          ; 111 (13)     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                  ; testcore     ;
;          |alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|                                                            ; 53 (53)           ; 58 (58)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                           ; work         ;
;          |testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                      ; testcore     ;
;             |scfifo:rfifo|                                                                                                   ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                         ; work         ;
;                |scfifo_7k21:auto_generated|                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated                                                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_eq21:dpfifo|                                                                                     ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo                                                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                               ; 14 (8)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                 ; work         ;
;                         |cntr_1h7:count_usedw|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw                                                                                                                                                            ; work         ;
;                      |cntr_lgb:rd_ptr_count|                                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count                                                                                                                                                                                   ; work         ;
;                      |cntr_lgb:wr_ptr|                                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:wr_ptr                                                                                                                                                                                         ; work         ;
;                      |dpram_be21:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram                                                                                                                                                                                      ; work         ;
;                         |altsyncram_fql1:altsyncram1|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1                                                                                                                                                          ; work         ;
;          |testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                      ; testcore     ;
;             |scfifo:wfifo|                                                                                                   ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                         ; work         ;
;                |scfifo_7k21:auto_generated|                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated                                                                                                                                                                                                                              ; work         ;
;                   |a_dpfifo_eq21:dpfifo|                                                                                     ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo                                                                                                                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                               ; 13 (7)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                 ; work         ;
;                         |cntr_1h7:count_usedw|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw                                                                                                                                                            ; work         ;
;                      |cntr_lgb:rd_ptr_count|                                                                                 ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count                                                                                                                                                                                   ; work         ;
;                      |cntr_lgb:wr_ptr|                                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:wr_ptr                                                                                                                                                                                         ; work         ;
;                      |dpram_be21:FIFOram|                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram                                                                                                                                                                                      ; work         ;
;                         |altsyncram_fql1:altsyncram1|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1                                                                                                                                                          ; work         ;
;       |testcore_led:led|                                                                                                     ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_led:led                                                                                                                                                                                                                                                                                                                                              ; testcore     ;
;       |testcore_mm_interconnect_0:mm_interconnect_0|                                                                         ; 1499 (0)          ; 945 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                  ; testcore     ;
;          |altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|                                                                ; 7 (7)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; testcore     ;
;          |altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|                                                 ; 10 (10)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                ; testcore     ;
;          |altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|                                                          ; 11 (11)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo                                                                                                                                                                                                                                                         ; testcore     ;
;          |altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|                                                       ; 68 (68)           ; 66 (66)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo                                                                                                                                                                                                                                                      ; testcore     ;
;          |altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|                                                         ; 10 (10)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                        ; testcore     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                   ; 105 (105)         ; 170 (170)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                  ; testcore     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                     ; 187 (187)         ; 192 (192)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; testcore     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                              ; 4 (0)             ; 74 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                             ; testcore     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                       ; 4 (4)             ; 74 (70)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                    ; testcore     ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                     ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                     ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                  ; 4 (0)             ; 106 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                 ; testcore     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                       ; 4 (4)             ; 106 (102)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                        ; testcore     ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                         ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                         ; work         ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                ; 247 (0)           ; 111 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                               ; testcore     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|                           ; 247 (0)           ; 111 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                                                          ; testcore     ;
;                |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|                          ; 247 (247)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                                                       ; testcore     ;
;          |altera_merlin_master_agent:nios2_gen2_f_data_master_agent|                                                         ; 5 (5)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent                                                                                                                                                                                                                                                        ; testcore     ;
;          |altera_merlin_master_agent:nios2_gen2_f_instruction_master_agent|                                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_instruction_master_agent                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_merlin_master_agent:vga_m1_agent|                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent                                                                                                                                                                                                                                                                          ; testcore     ;
;          |altera_merlin_master_translator:vga_m1_translator|                                                                 ; 73 (73)           ; 27 (27)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator                                                                                                                                                                                                                                                                ; testcore     ;
;          |altera_merlin_slave_agent:ipl_memory_s1_agent|                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent                                                                                                                                                                                                                                                                    ; testcore     ;
;          |altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent                                                                                                                                                                                                                                                     ; testcore     ;
;          |altera_merlin_slave_agent:onchip_flash_0_data_agent|                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent                                                                                                                                                                                                                                                              ; testcore     ;
;          |altera_merlin_slave_agent:peripheral_bridge_s0_agent|                                                              ; 6 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent                                                                                                                                                                                                                                                             ; testcore     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                               ; testcore     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                          ; 51 (7)            ; 16 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                         ; testcore     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                  ; 44 (44)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                           ; testcore     ;
;          |altera_merlin_slave_translator:ipl_memory_s1_translator|                                                           ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator                                                                                                                                                                                                                                                          ; testcore     ;
;          |altera_merlin_slave_translator:nios2_gen2_f_debug_mem_slave_translator|                                            ; 1 (1)             ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_f_debug_mem_slave_translator                                                                                                                                                                                                                                           ; testcore     ;
;          |altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|                                                    ; 20 (20)           ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter                                                                                                                                                                                                                                                   ; testcore     ;
;          |altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|                                             ; 16 (16)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter                                                                                                                                                                                                                                            ; testcore     ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                            ; 27 (27)           ; 55 (55)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                           ; testcore     ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                            ; 49 (49)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                           ; testcore     ;
;          |testcore_mm_interconnect_0_cmd_demux:cmd_demux|                                                                    ; 12 (12)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                   ; testcore     ;
;          |testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                            ; 20 (20)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                           ; testcore     ;
;          |testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                    ; 55 (51)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                   ; testcore     ;
;             |altera_merlin_arbitrator:arb|                                                                                   ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; testcore     ;
;          |testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                    ; 13 (9)            ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                   ; testcore     ;
;             |altera_merlin_arbitrator:arb|                                                                                   ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; testcore     ;
;          |testcore_mm_interconnect_0_cmd_mux:cmd_mux|                                                                        ; 54 (50)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                       ; testcore     ;
;             |altera_merlin_arbitrator:arb|                                                                                   ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                          ; testcore     ;
;          |testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                ; 129 (118)         ; 7 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                               ; testcore     ;
;             |altera_merlin_arbitrator:arb|                                                                                   ; 11 (6)            ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; testcore     ;
;                |altera_merlin_arb_adder:adder|                                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                    ; testcore     ;
;          |testcore_mm_interconnect_0_router:router|                                                                          ; 13 (13)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                         ; testcore     ;
;          |testcore_mm_interconnect_0_router_001:router_001|                                                                  ; 21 (21)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                 ; testcore     ;
;          |testcore_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                               ; testcore     ;
;          |testcore_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                               ; testcore     ;
;          |testcore_mm_interconnect_0_rsp_demux:rsp_demux|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                   ; testcore     ;
;          |testcore_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                           ; testcore     ;
;          |testcore_mm_interconnect_0_rsp_mux:rsp_mux|                                                                        ; 97 (97)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                       ; testcore     ;
;          |testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                ; 164 (164)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                               ; testcore     ;
;       |testcore_mm_interconnect_1:mm_interconnect_1|                                                                         ; 410 (0)           ; 443 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                  ; testcore     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                  ; 8 (8)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                       ; 5 (5)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; testcore     ;
;          |altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|                                                                    ; 5 (5)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; testcore     ;
;          |altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|                                               ; 14 (14)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo                                                                                                                                                                                                                                              ; testcore     ;
;          |altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|                                                  ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo|                                                         ; 66 (66)           ; 64 (64)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo                                                                                                                                                                                                                                                        ; testcore     ;
;          |altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|                                                           ; 11 (11)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                          ; testcore     ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                          ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                         ; testcore     ;
;          |altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; testcore     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                              ; 4 (0)             ; 74 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                             ; testcore     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                       ; 4 (4)             ; 74 (70)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                    ; testcore     ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                     ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                     ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                  ; 4 (0)             ; 72 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                 ; testcore     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                       ; 4 (4)             ; 72 (68)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                        ; testcore     ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                         ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                         ; work         ;
;          |altera_merlin_master_agent:peripheral_bridge_m0_agent|                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent                                                                                                                                                                                                                                                            ; testcore     ;
;          |altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent                                                                                                                                                                                                                                                      ; testcore     ;
;          |altera_merlin_slave_agent:onchip_flash_0_csr_agent|                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent                                                                                                                                                                                                                                                               ; testcore     ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                              ; testcore     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                             ; 9 (9)             ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                            ; testcore     ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                  ; 11 (11)           ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_merlin_slave_translator:mmcdma_s1_translator|                                                               ; 11 (11)           ; 35 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator                                                                                                                                                                                                                                                              ; testcore     ;
;          |altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator                                                                                                                                                                                                                                         ; testcore     ;
;          |altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator|                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator                                                                                                                                                                                                                                            ; testcore     ;
;          |altera_merlin_slave_translator:onchip_flash_0_csr_translator|                                                      ; 7 (7)             ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_flash_0_csr_translator                                                                                                                                                                                                                                                     ; testcore     ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                     ; 11 (11)           ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                    ; testcore     ;
;          |altera_merlin_slave_translator:systimer_s1_translator|                                                             ; 8 (8)             ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator                                                                                                                                                                                                                                                            ; testcore     ;
;          |altera_merlin_slave_translator:vga_s1_translator|                                                                  ; 7 (7)             ; 35 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator                                                                                                                                                                                                                                                                 ; testcore     ;
;          |altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|                                                        ; 14 (14)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter                                                                                                                                                                                                                                                       ; testcore     ;
;          |testcore_mm_interconnect_1_cmd_demux:cmd_demux|                                                                    ; 13 (13)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                   ; testcore     ;
;          |testcore_mm_interconnect_1_router:router|                                                                          ; 36 (36)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                         ; testcore     ;
;          |testcore_mm_interconnect_1_rsp_mux:rsp_mux|                                                                        ; 124 (124)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                       ; testcore     ;
;       |testcore_modular_adc_0:modular_adc_0|                                                                                 ; 118 (0)           ; 82 (0)       ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                                                                                          ; testcore     ;
;          |altera_modular_adc_control:control_internal|                                                                       ; 50 (0)            ; 36 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                                                                              ; testcore     ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                                                                   ; 39 (39)           ; 36 (34)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                                                                                 ; testcore     ;
;                |altera_std_synchronizer:u_eoc_synchronizer|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                                                                                      ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                                                      ; 11 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                                                                                    ; testcore     ;
;                |chsel_code_converter_sw_to_hw:decoder|                                                                       ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                                                                              ; testcore     ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                                                                           ; testcore     ;
;          |altera_modular_adc_sample_store:sample_store_internal|                                                             ; 32 (32)           ; 27 (27)      ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal                                                                                                                                                                                                                                                                    ; testcore     ;
;             |altera_modular_adc_sample_store_ram:u_ss_ram|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram                                                                                                                                                                                                                       ; testcore     ;
;                |altsyncram:altsyncram_component|                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component                                                                                                                                                                                       ; work         ;
;                   |altsyncram_tjs1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_tjs1:auto_generated                                                                                                                                                        ; work         ;
;          |altera_modular_adc_sequencer:sequencer_internal|                                                                   ; 36 (0)            ; 19 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal                                                                                                                                                                                                                                                                          ; testcore     ;
;             |altera_modular_adc_sequencer_csr:u_seq_csr|                                                                     ; 10 (10)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr                                                                                                                                                                                                                               ; testcore     ;
;             |altera_modular_adc_sequencer_ctrl:u_seq_ctrl|                                                                   ; 26 (26)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl                                                                                                                                                                                                                             ; testcore     ;
;       |testcore_nios2_gen2_f:nios2_gen2_f|                                                                                   ; 2464 (2005)       ; 1811 (1440)  ; 152576      ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f                                                                                                                                                                                                                                                                                                                            ; testcore     ;
;          |lpm_add_sub:Add9|                                                                                                  ; 66 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9                                                                                                                                                                                                                                                                                                           ; work         ;
;             |add_sub_eoi:auto_generated|                                                                                     ; 66 (66)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9|add_sub_eoi:auto_generated                                                                                                                                                                                                                                                                                ; work         ;
;          |testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht                                                                                                                                                                                                                                                                 ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_tvc1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|altsyncram:the_altsyncram|altsyncram_tvc1:auto_generated                                                                                                                                                                                                        ; work         ;
;          |testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data|                                                ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data                                                                                                                                                                                                                                                         ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_6cf1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data|altsyncram:the_altsyncram|altsyncram_6cf1:auto_generated                                                                                                                                                                                                ; work         ;
;          |testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|                                                  ; 0 (0)             ; 0 (0)        ; 4608        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag                                                                                                                                                                                                                                                           ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)             ; 0 (0)        ; 4608        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_1fc1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 4608        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram|altsyncram_1fc1:auto_generated                                                                                                                                                                                                  ; work         ;
;          |testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|                                            ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim                                                                                                                                                                                                                                                     ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_fsc1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated                                                                                                                                                                                            ; work         ;
;          |testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|                                                ; 2 (0)             ; 1 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data                                                                                                                                                                                                                                                         ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 2 (0)             ; 1 (0)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_gcd1:auto_generated|                                                                              ; 2 (2)             ; 1 (1)        ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated                                                                                                                                                                                                ; work         ;
;          |testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|                                                  ; 0 (0)             ; 0 (0)        ; 5888        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag                                                                                                                                                                                                                                                           ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)             ; 0 (0)        ; 5888        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_33d1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 5888        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated                                                                                                                                                                                                  ; work         ;
;          |testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|                                               ; 97 (0)            ; 97 (0)       ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell                                                                                                                                                                                                                                                        ; testcore     ;
;             |altera_mult_add:the_altmult_add|                                                                                ; 97 (0)            ; 97 (0)       ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add                                                                                                                                                                                                                        ; work         ;
;                |altera_mult_add_5kh2:auto_generated|                                                                         ; 97 (0)            ; 97 (0)       ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated                                                                                                                                                                                    ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                 ; 97 (0)            ; 97 (0)       ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                           ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|                                                           ; 1 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                                                               ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block                                      ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|                                                           ; 3 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                                                               ; work         ;
;                         |ama_dynamic_signed_function:data0_signed_extension_block|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block                                      ; work         ;
;                         |ama_register_function:data_register_block_0|                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0                                                   ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                              ; 47 (0)            ; 46 (0)       ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                  ; work         ;
;                         |lpm_mult:Mult0|                                                                                     ; 47 (0)            ; 46 (0)       ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                   ; work         ;
;                            |mult_8i01:auto_generated|                                                                        ; 47 (47)           ; 46 (46)      ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated                                                          ; work         ;
;                      |ama_register_function:output_reg_block|                                                                ; 46 (46)           ; 51 (51)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                                                                    ; work         ;
;          |testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|                                               ; 294 (35)          ; 273 (80)     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci                                                                                                                                                                                                                                                        ; testcore     ;
;             |testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|              ; 93 (0)            ; 96 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper                                                                                                                                                      ; testcore     ;
;                |sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy|                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy                                                                                    ; work         ;
;                |testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|             ; 7 (7)             ; 49 (45)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk                                                      ; testcore     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|                   ; 82 (82)           ; 47 (43)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck                                                            ; testcore     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|                              ; 11 (11)           ; 7 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg                                                                                                                                                                      ; testcore     ;
;             |testcore_nios2_gen2_f_nios2_oci_break:the_testcore_nios2_gen2_f_nios2_oci_break|                                ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_break:the_testcore_nios2_gen2_f_nios2_oci_break                                                                                                                                                                        ; testcore     ;
;             |testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug|                                ; 8 (8)             ; 9 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug                                                                                                                                                                        ; testcore     ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                    ; work         ;
;             |testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|                                      ; 115 (115)         ; 49 (49)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem                                                                                                                                                                              ; testcore     ;
;                |testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram|                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram                                                                                               ; testcore     ;
;                   |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram|altsyncram:the_altsyncram                                                                     ; work         ;
;                      |altsyncram_o231:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_o231:auto_generated                                      ; work         ;
;          |testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a|                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a                                                                                                                                                                                                                                         ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                |altsyncram_3bc1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a|altsyncram:the_altsyncram|altsyncram_3bc1:auto_generated                                                                                                                                                                                ; work         ;
;          |testcore_nios2_gen2_f_register_bank_b_module:testcore_nios2_gen2_f_register_bank_b|                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_b_module:testcore_nios2_gen2_f_register_bank_b                                                                                                                                                                                                                                         ; testcore     ;
;             |altsyncram:the_altsyncram|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_b_module:testcore_nios2_gen2_f_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                |altsyncram_3bc1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_b_module:testcore_nios2_gen2_f_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bc1:auto_generated                                                                                                                                                                                ; work         ;
;       |testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect:nios2_gen2_f_custom_instruction_master_multi_xconnect| ; 44 (44)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect:nios2_gen2_f_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                          ; testcore     ;
;       |testcore_sdram:sdram|                                                                                                 ; 402 (351)         ; 247 (157)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_sdram:sdram                                                                                                                                                                                                                                                                                                                                          ; testcore     ;
;          |testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|                                           ; 51 (51)           ; 90 (90)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module                                                                                                                                                                                                                                                                  ; testcore     ;
;       |testcore_systimer:systimer|                                                                                           ; 134 (134)         ; 120 (120)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|testcore_systimer:systimer                                                                                                                                                                                                                                                                                                                                    ; testcore     ;
;       |vga_component:vga|                                                                                                    ; 197 (53)          ; 204 (66)     ; 15360       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|vga_component:vga                                                                                                                                                                                                                                                                                                                                             ; testcore     ;
;          |vga_avm:U1|                                                                                                        ; 87 (87)           ; 110 (110)    ; 15360       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1                                                                                                                                                                                                                                                                                                                                  ; testcore     ;
;             |vga_linebuffer:U0|                                                                                              ; 0 (0)             ; 0 (0)        ; 15360       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0                                                                                                                                                                                                                                                                                                                ; testcore     ;
;                |altsyncram:altsyncram_component|                                                                             ; 0 (0)             ; 0 (0)        ; 15360       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; work         ;
;                   |altsyncram_ddj1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 15360       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_ddj1:auto_generated                                                                                                                                                                                                                                                 ; work         ;
;          |vga_syncgen:U0|                                                                                                    ; 57 (57)           ; 28 (28)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckplay_top|testcore:inst|vga_component:vga|vga_syncgen:U0                                                                                                                                                                                                                                                                                                                              ; testcore     ;
+------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------+
; testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_d0o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 8            ; 128          ; 32           ; 4096  ; None                    ;
; testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_ffc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; testcore_ipl_memory.hex ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                    ;
; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                    ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_tjs1:auto_generated|ALTSYNCRAM                                                                                                                   ; M9K  ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024  ; None                    ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|altsyncram:the_altsyncram|altsyncram_tvc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None                    ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data|altsyncram:the_altsyncram|altsyncram_6cf1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None                    ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram|altsyncram_1fc1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608  ; None                    ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None                    ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None                    ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 256          ; 23           ; 256          ; 23           ; 5888  ; None                    ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_o231:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                    ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a|altsyncram:the_altsyncram|altsyncram_3bc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                    ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_b_module:testcore_nios2_gen2_f_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bc1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                    ;
; testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_ddj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 512          ; 32           ; 1024         ; 16           ; 16384 ; None                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 6           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 22          ;
; Signed Embedded Multipliers           ; 5           ;
; Unsigned Embedded Multipliers         ; 7           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                              ; IP Include File                        ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; N/A    ; Qsys                                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst                                                                                                                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_ipl_memory:ipl_memory                                                                                                                                                                                                                                                                     ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_irq_mapper                        ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                     ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                          ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004                                                                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                       ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_pio                        ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_led:led                                                                                                                                                                                                                                                                                   ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_mm_interconnect                   ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                       ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                            ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                  ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent                                                                                                                                                                                                         ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator                                                                                                                                                                                               ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent                                                                                                                                                                                             ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_f_data_master_translator                                                                                                                                                                                   ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent                                                                                                                                                                                          ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                     ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_f_debug_mem_slave_translator                                                                                                                                                                                ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_instruction_master_agent                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter                                                                                                                                                                                 ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_f_instruction_master_translator                                                                                                                                                                            ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent                                                                                                                                                                                                   ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo                                                                                                                                                                                              ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator                                                                                                                                                                                         ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent                                                                                                                                                                                                  ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo                                                                                                                                                                                           ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo                                                                                                                                                                                             ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_bridge_s0_translator                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router                                                                                                                                                                                                              ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_005                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_007:router_007                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                            ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                              ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                       ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                         ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_width_adapter              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_width_adapter              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent                                                                                                                                                                                                               ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator                                                                                                                                                                                                     ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_mm_interconnect                   ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                       ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                            ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_mux:cmd_mux_007                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_mux:cmd_mux_008                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                  ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                           ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                 ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                           ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent                                                                                                                                                                                                             ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator                                                                                                                                                                                                   ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo                                                                                                                                                                                   ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator                                                                                                                                                                              ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent                                                                                                                                                                                           ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator                                                                                                                                                                                 ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo                                                                                                                                                                                             ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo                                                                                                                                                                                               ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_flash_0_csr_translator                                                                                                                                                                                          ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent                                                                                                                                                                                                 ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter                                                                                                                                                                                            ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:peripheral_bridge_m0_translator                                                                                                                                                                                       ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router                                                                                                                                                                                                              ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_001                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_002                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_003                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_004                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_005:router_005                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_006                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_007                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_008                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_009                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                        ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_005                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_006                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_007                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_008                                                                                                                                                                                                    ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                            ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                   ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                              ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                         ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent                                                                                                                                                                                                           ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator                                                                                                                                                                                                 ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent                                                                                                                                                                                                                ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo                                                                                                                                                                                                           ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator                                                                                                                                                                                                      ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_modular_adc                       ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                               ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_modular_adc_control               ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                   ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_modular_adc_sample_store          ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal                                                                                                                                                                                                         ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_modular_adc_sequencer             ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal                                                                                                                                                                                                               ; testcore/synthesis/../../testcore.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f                                                                                                                                                                                                                                                                 ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht                                                                                                                                                                                                      ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data                                                                                                                                                                                              ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag                                                                                                                                                                                                ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim                                                                                                                                                                                          ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data                                                                                                                                                                                              ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag                                                                                                                                                                                                ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a                                                                                                                                                                              ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_b_module:testcore_nios2_gen2_f_register_bank_b                                                                                                                                                                              ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci                                                                                                                                                                                             ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg                                                                                                           ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_break:the_testcore_nios2_gen2_f_nios2_oci_break                                                                                                             ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_dbrk:the_testcore_nios2_gen2_f_nios2_oci_dbrk                                                                                                               ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug                                                                                                             ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_dtrace:the_testcore_nios2_gen2_f_nios2_oci_dtrace                                                                                                           ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_dtrace:the_testcore_nios2_gen2_f_nios2_oci_dtrace|testcore_nios2_gen2_f_nios2_oci_td_mode:testcore_nios2_gen2_f_nios2_oci_trc_ctrl_td_mode                  ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_fifo:the_testcore_nios2_gen2_f_nios2_oci_fifo                                                                                                               ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_fifo:the_testcore_nios2_gen2_f_nios2_oci_fifo|testcore_nios2_gen2_f_nios2_oci_compute_input_tm_cnt:the_testcore_nios2_gen2_f_nios2_oci_compute_input_tm_cnt ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_fifo:the_testcore_nios2_gen2_f_nios2_oci_fifo|testcore_nios2_gen2_f_nios2_oci_fifo_cnt_inc:the_testcore_nios2_gen2_f_nios2_oci_fifo_cnt_inc                 ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_fifo:the_testcore_nios2_gen2_f_nios2_oci_fifo|testcore_nios2_gen2_f_nios2_oci_fifo_wrptr_inc:the_testcore_nios2_gen2_f_nios2_oci_fifo_wrptr_inc             ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_im:the_testcore_nios2_gen2_f_nios2_oci_im                                                                                                                   ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_itrace:the_testcore_nios2_gen2_f_nios2_oci_itrace                                                                                                           ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_pib:the_testcore_nios2_gen2_f_nios2_oci_pib                                                                                                                 ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_xbrk:the_testcore_nios2_gen2_f_nios2_oci_xbrk                                                                                                               ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem                                                                                                                   ;                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram                                    ;                                        ;
; Altera ; altera_customins_slave_translator        ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_customins_slave_translator:nios2_gen2_f_custom_instruction_master_multi_slave_translator0                                                                                                                                                                                                   ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_customins_xconnect                ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect:nios2_gen2_f_custom_instruction_master_multi_xconnect                                                                                                                                                                               ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_customins_master_translator       ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_customins_master_translator:nios2_gen2_f_custom_instruction_master_translator                                                                                                                                                                                                               ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_onchip_flash                      ; 14.0.2  ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                                 ; testcore/synthesis/../../testcore.qsys ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed     ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                             ;                                        ;
; Altera ; altera_avalon_mm_bridge                  ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_avalon_mm_bridge:peripheral_bridge                                                                                                                                                                                                                                                          ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_reset_controller                  ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                             ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_reset_controller                  ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                         ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_reset_controller                  ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                         ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_reset_controller                  ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                         ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_sdram:sdram                                                                                                                                                                                                                                                                               ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_sysid:sysid                                                                                                                                                                                                                                                                               ; testcore/synthesis/../../testcore.qsys ;
; Altera ; altera_avalon_timer                      ; 14.0    ; N/A          ; N/A          ; |ckplay_top|testcore:inst|testcore_systimer:systimer                                                                                                                                                                                                                                                                         ; testcore/synthesis/../../testcore.qsys ;
; Altera ; ALTPLL                                   ; 14.0    ; N/A          ; N/A          ; |ckplay_top|syspll:inst3                                                                                                                                                                                                                                                                                                     ; syspll.vhd                             ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                                                                   ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                                                                   ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                                                                   ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1|avm_state                                                                         ;
+-----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------+----------------+
; Name                  ; avm_state.WRITE_DONE ; avm_state.WRITE_ISSUE ; avm_state.READ_DONE ; avm_state.DATA_READ ; avm_state.READ_ISSUE ; avm_state.IDLE ;
+-----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------+----------------+
; avm_state.IDLE        ; 0                    ; 0                     ; 0                   ; 0                   ; 0                    ; 0              ;
; avm_state.READ_ISSUE  ; 0                    ; 0                     ; 0                   ; 0                   ; 1                    ; 1              ;
; avm_state.DATA_READ   ; 0                    ; 0                     ; 0                   ; 1                   ; 0                    ; 1              ;
; avm_state.READ_DONE   ; 0                    ; 0                     ; 1                   ; 0                   ; 0                    ; 1              ;
; avm_state.WRITE_ISSUE ; 0                    ; 1                     ; 0                   ; 0                   ; 0                    ; 1              ;
; avm_state.WRITE_DONE  ; 1                    ; 0                     ; 0                   ; 0                   ; 0                    ; 1              ;
+-----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|state                      ;
+----------------+----------------+---------------+---------------+--------------+------------+
; Name           ; state.READWAIT ; state.READSET ; state.RESWAIT ; state.RESSET ; state.IDLE ;
+----------------+----------------+---------------+---------------+--------------+------------+
; state.IDLE     ; 0              ; 0             ; 0             ; 0            ; 0          ;
; state.RESSET   ; 0              ; 0             ; 0             ; 1            ; 1          ;
; state.RESWAIT  ; 0              ; 0             ; 1             ; 0            ; 1          ;
; state.READSET  ; 0              ; 1             ; 0             ; 0            ; 1          ;
; state.READWAIT ; 1              ; 0             ; 0             ; 0            ; 1          ;
+----------------+----------------+---------------+---------------+--------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state ;
+------------+------------+-----------+-----------+-------------------------------------------+
; Name       ; state.DONE ; state.SDI ; state.SDO ; state.IDLE                                ;
+------------+------------+-----------+-----------+-------------------------------------------+
; state.IDLE ; 0          ; 0         ; 0         ; 0                                         ;
; state.SDO  ; 0          ; 0         ; 1         ; 1                                         ;
; state.SDI  ; 0          ; 1         ; 0         ; 1                                         ;
; state.DONE ; 1          ; 0         ; 0         ; 1                                         ;
+------------+------------+-----------+-----------+-------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                         ;
+-------------------------+-------------------------+----------------------+-------------------------+-------------------------+--------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                    ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+-------------------------+-------------------------+----------------------+-------------------------+-------------------------+--------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE         ; 0                       ; 0                    ; 0                       ; 0                       ; 0                  ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN       ; 0                       ; 0                    ; 0                       ; 0                       ; 0                  ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN  ; 0                       ; 0                    ; 0                       ; 0                       ; 0                  ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE  ; 0                       ; 0                    ; 0                       ; 0                       ; 0                  ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                  ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC    ; 0                       ; 0                    ; 0                       ; 0                       ; 0                  ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT         ; 0                       ; 0                    ; 0                       ; 0                       ; 0                  ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD       ; 0                       ; 0                    ; 0                       ; 0                       ; 0                  ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                  ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV     ; 0                       ; 0                    ; 0                       ; 0                       ; 0                  ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV         ; 0                       ; 0                    ; 0                       ; 0                       ; 0                  ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP      ; 0                       ; 0                    ; 0                       ; 0                       ; 1                  ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1 ; 0                       ; 0                    ; 0                       ; 1                       ; 0                  ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2 ; 0                       ; 0                    ; 1                       ; 0                       ; 0                  ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND    ; 0                       ; 1                    ; 0                       ; 0                       ; 0                  ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND ; 1                       ; 0                    ; 0                       ; 0                       ; 0                  ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+-------------------------+-------------------------+----------------------+-------------------------+-------------------------+--------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|testcore_sdram:sdram|m_next                        ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|testcore_sdram:sdram|m_state                                                                                                                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|testcore_sdram:sdram|i_next ;
+------------+------------+------------+------------+-------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000        ;
+------------+------------+------------+------------+-------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                 ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                 ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                 ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                 ;
+------------+------------+------------+------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|testcore_sdram:sdram|i_state                          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state                                                          ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+
; Name                        ; read_state.READ_STATE_CLEAR ; read_state.READ_STATE_FINAL ; read_state.READ_STATE_READY ; read_state.READ_STATE_DUMMY ; read_state.READ_STATE_SETUP ; read_state.READ_STATE_IDLE ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+
; read_state.READ_STATE_IDLE  ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ;
; read_state.READ_STATE_SETUP ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 1                          ;
; read_state.READ_STATE_DUMMY ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 1                          ;
; read_state.READ_STATE_READY ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 1                          ;
; read_state.READ_STATE_FINAL ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 1                          ;
; read_state.READ_STATE_CLEAR ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ;
+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                   ;
+-----------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+
; Name                              ; erase_state.ERASE_STATE_RESET ; erase_state.ERASE_STATE_WAIT_DONE ; erase_state.ERASE_STATE_WAIT_BUSY ; erase_state.ERASE_STATE_IDLE ; erase_state.ERASE_STATE_ERROR ;
+-----------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+
; erase_state.ERASE_STATE_IDLE      ; 0                             ; 0                                 ; 0                                 ; 0                            ; 0                             ;
; erase_state.ERASE_STATE_WAIT_BUSY ; 0                             ; 0                                 ; 1                                 ; 1                            ; 0                             ;
; erase_state.ERASE_STATE_WAIT_DONE ; 0                             ; 1                                 ; 0                                 ; 1                            ; 0                             ;
; erase_state.ERASE_STATE_RESET     ; 1                             ; 0                                 ; 0                                 ; 1                            ; 0                             ;
; erase_state.ERASE_STATE_ERROR     ; 0                             ; 0                                 ; 0                                 ; 1                            ; 1                             ;
+-----------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                   ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+
; Name                              ; write_state.WRITE_STATE_ERROR ; write_state.WRITE_STATE_RESET ; write_state.WRITE_STATE_WAIT_DONE ; write_state.WRITE_STATE_WAIT_BUSY ; write_state.WRITE_STATE_WRITE ; write_state.WRITE_STATE_IDLE ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+
; write_state.WRITE_STATE_IDLE      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 0                            ;
; write_state.WRITE_STATE_WRITE     ; 0                             ; 0                             ; 0                                 ; 0                                 ; 1                             ; 1                            ;
; write_state.WRITE_STATE_WAIT_BUSY ; 0                             ; 0                             ; 0                                 ; 1                                 ; 0                             ; 1                            ;
; write_state.WRITE_STATE_WAIT_DONE ; 0                             ; 0                             ; 1                                 ; 0                                 ; 0                             ; 1                            ;
; write_state.WRITE_STATE_RESET     ; 0                             ; 1                             ; 0                                 ; 0                                 ; 0                             ; 1                            ;
; write_state.WRITE_STATE_ERROR     ; 1                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 1                            ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mul_cell_result_sel        ;
+--------------------------+--------------------------+--------------------------+--------------------------+
; Name                     ; A_mul_cell_result_sel.00 ; A_mul_cell_result_sel.10 ; A_mul_cell_result_sel.01 ;
+--------------------------+--------------------------+--------------------------+--------------------------+
; A_mul_cell_result_sel.00 ; 0                        ; 0                        ; 0                        ;
; A_mul_cell_result_sel.01 ; 1                        ; 0                        ; 1                        ;
; A_mul_cell_result_sel.10 ; 1                        ; 1                        ; 0                        ;
+--------------------------+--------------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drdin_neg_reg                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_arshft_reg                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_nprogram_reg                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_nerase_reg                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_timeout                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_busy_timeout                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_timeout                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_busy_timeout                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_READY                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_FINAL                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_CLEAR                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_IDLE                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WAIT_BUSY                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_DUMMY                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_ERROR                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_WAIT_BUSY                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_WAIT_DONE                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_RESET                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WRITE                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WAIT_DONE                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_RESET                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_ERROR                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clock_ser_reg[8,9]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|c_reg[0,1]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|qm_reg[0,2]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|c_reg[0,1]                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|qm_reg[0,2]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qm_reg[0,2]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52,58,59,71..74]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52,58,59,71..74]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator|av_chipselect_pre                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2,3,5,9,15,19,23..25,27,31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,77..85,98..100]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,77..85,98..100]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0..2]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[82,96,98]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_size_reg[1,2]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator|av_chipselect_pre                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_beginbursttransfer                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[2..10]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|dithena_reg                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_wp_reg                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|resultpack_reg[31]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[1..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[16..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[4..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_sdram:sdram|i_addr[5]                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_iw_corrupt                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_exc_crst                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_exc_ext_intr                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_exc_wr_sstatus                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_exc_crst_active                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_control_reg_rddata[2,3,5..7,10..31]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_control_reg_rddata[29..31]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_intr_inst                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_intr_inst                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_im:the_testcore_nios2_gen2_f_nios2_oci_im|trc_im_addr[0..6]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_im:the_testcore_nios2_gen2_f_nios2_oci_im|trc_wrap                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_dbrk:the_testcore_nios2_gen2_f_nios2_oci_dbrk|dbrk_goto1                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_dbrk:the_testcore_nios2_gen2_f_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_dbrk:the_testcore_nios2_gen2_f_nios2_oci_dbrk|dbrk_goto0                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_xbrk:the_testcore_nios2_gen2_f_nios2_oci_xbrk|xbrk_break                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_xbrk:the_testcore_nios2_gen2_f_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_xbrk:the_testcore_nios2_gen2_f_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_xbrk:the_testcore_nios2_gen2_f_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_xbrk:the_testcore_nios2_gen2_f_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clock_ser_reg[6,7]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[73]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clock_ser_reg[5]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[0,2..11]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|dither_reg                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..11]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[34]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0..2]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[1..3]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[3]                                                                                                                       ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[5]                                                                                                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[5]                                                                                                                       ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[6]                                                                                                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[6]                                                                                                                       ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[7]                                                                                                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[7]                                                                                                                       ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[10]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[10]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[11]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[11]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[12]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[12]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[13]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[13]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[14]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[14]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[15]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[15]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[16]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[16]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[17]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[17]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[18]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[18]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[19]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[19]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[23]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[23]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[24]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[24]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[25]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[25]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[26]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[26]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[27]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[27]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[28]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[28]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[29]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[29]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[30]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[30]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[31]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[31]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[2]                                                                                                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[2]                                                                                                                       ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[21]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[21]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[20]                                                                                                      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[20]                                                                                                                      ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[22]                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[0]                                   ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]                                   ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_size_reg[0]                        ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clock_ser_reg[3]                                                                                                                                                                                                                                                                                   ; Merged with dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clock_ser_reg[4]                                                                                                                                                                                                                                                                   ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clockp_l_reg                                                                                                                                                                                                                                                                                       ; Merged with dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clockn_l_reg                                                                                                                                                                                                                                                                       ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clockp_h_reg                                                                                                                                                                                                                                                                                       ; Merged with dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clockn_h_reg                                                                                                                                                                                                                                                                       ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data2p_l_reg                                                                                                                                                                                                                                                                                       ; Merged with dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data2n_l_reg                                                                                                                                                                                                                                                                       ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data2p_h_reg                                                                                                                                                                                                                                                                                       ; Merged with dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data2n_h_reg                                                                                                                                                                                                                                                                       ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data1p_l_reg                                                                                                                                                                                                                                                                                       ; Merged with dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data1n_l_reg                                                                                                                                                                                                                                                                       ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data1p_h_reg                                                                                                                                                                                                                                                                                       ; Merged with dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data1n_h_reg                                                                                                                                                                                                                                                                       ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data0p_l_reg                                                                                                                                                                                                                                                                                       ; Merged with dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data0n_l_reg                                                                                                                                                                                                                                                                       ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data0p_h_reg                                                                                                                                                                                                                                                                                       ; Merged with dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data0n_h_reg                                                                                                                                                                                                                                                                       ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|de_reg                                                                                                                                                                                                                                                                                               ; Merged with dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|de_reg                                                                                                                                                                                                                                                                               ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|de_reg                                                                                                                                                                                                                                                                                               ; Merged with dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|de_reg                                                                                                                                                                                                                                                                               ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|qm_reg[1]                                                                                                                                                                                                                                                                                            ; Merged with dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|qm_reg[8]                                                                                                                                                                                                                                                                            ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|qm_reg[1]                                                                                                                                                                                                                                                                                            ; Merged with dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|qm_reg[8]                                                                                                                                                                                                                                                                            ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qm_reg[1]                                                                                                                                                                                                                                                                                            ; Merged with dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qm_reg[8]                                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                           ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                           ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                        ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                        ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                   ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                   ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                      ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                      ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                               ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                               ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                               ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                               ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                           ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                           ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                      ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                      ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                      ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                      ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                              ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                              ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[6,7,10,11,13,14,16,17,21,22,26,28]                                                                                                                                                                 ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[4,20]                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]                                                                                                                                                                                ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_masked[0]                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0]               ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|last_channel[0]                                                                                                                                                                                            ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                            ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][118]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][118]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][118]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                     ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                     ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                     ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                     ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                     ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                     ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                     ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                     ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                     ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[0]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[0]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[0]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[0]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[1]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[1]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[2]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[2]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[3]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[3]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[4]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[4]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[5]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[5]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[6]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[6]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[7]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[7]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[0]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[0]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[1]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[1]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[2]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[2]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[3]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[3]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[4]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[4]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[5]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[5]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[6]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[6]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[7]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[7]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[0]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[0]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[1]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[1]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[2]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[2]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[3]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[3]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[4]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[4]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[5]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[5]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[6]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[6]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[7]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[7]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[0]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[0]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[1]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[1]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[2]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[2]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[3]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[3]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[4]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[4]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[5]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[5]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[6]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[6]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[7]                                                                                                                                                                                                                                                                     ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[7]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[0]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[0]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[1]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[1]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[2]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[2]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[3]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[3]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[4]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[4]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[5]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[5]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[6]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[6]                                                                                                                                                                                                                                                   ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[7]                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[7]                                                                                                                                                                                                                                                   ;
; testcore:inst|testcore_sdram:sdram|i_addr[0..4,6..11]                                                                                                                                                                                                                                                                                       ; Merged with testcore:inst|testcore_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                               ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[27]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[27]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[27] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[27]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[26]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[26]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[26] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[26]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[25]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[25]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[25] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[25]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[24]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[24]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[24] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[24]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[23]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[23]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[23] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[23]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[22]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[22]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[22] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[22]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[21]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[21]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[21] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[21]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[20]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[20]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[20] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[20]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[19]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[19]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[19] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[19]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[18]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[18]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[18] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[18]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[17]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[17]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[17] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[17]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[16]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[16]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[16] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[16]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[15]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[15]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[15] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[15]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[14]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[14]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[14] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[14]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[13]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[13]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[13]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[12]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[12]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[12]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[11]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[11]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[11]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[10]                                                                                                                                                                                                                                                                                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[10]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[10]                                                                                                                                                                                                                                                           ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[9]                                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[9]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[9]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[8]                                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[8]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[8]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[7]                                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[7]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[7]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[6]                                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[6]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[6]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[5]                                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[5]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[5]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[4]                                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[4]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[4]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[3]                                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[3]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[3]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[2]                                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[2]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_target_pcb[2]                                                                                                                                                                                                                                                            ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[31] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[31]                                                                                                                                                                                                                                                                 ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[30] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[30]                                                                                                                                                                                                                                                                 ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[29] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[29]                                                                                                                                                                                                                                                                 ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[28] ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[28]                                                                                                                                                                                                                                                                 ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[1]                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]  ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_src1[0]                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_badaddr_reg_baddr[0..7,9..13,15..21,23..26]                                                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_badaddr_reg_baddr[28]                                                                                                                                                                                                                                                    ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_break:the_testcore_nios2_gen2_f_nios2_oci_break|trigger_state                                                                                                                          ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_badaddr_reg_baddr[28]                                                                                                                                                                                                                                                    ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_badaddr_reg_baddr[8,14,22,27]                                                                                                                                                                                                                                                            ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_badaddr_reg_baddr[28]                                                                                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                    ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|reset_n_reg1                                                                                                                                                                                                                 ; Merged with testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg1                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold                                         ; Merged with testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg1                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[28,29]                                                                                                                                                                                              ; Merged with testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg1                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                            ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|last_channel[3]                                                                                                                                                                            ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|last_dest_id[2]                                                                                                                                                                                                   ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|last_channel[3]                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                            ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|last_channel[2]                                                                                                                                                                            ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|reset_n_reg2                                                                                                                                                                                                                 ; Merged with testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent|hold_waitrequest                                                                                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_f_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent|hold_waitrequest                                                                                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_flash_0_csr_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent|hold_waitrequest                                                                                                                                                                                       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|clr_break_line                                                                                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent|hold_waitrequest                                                                                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                     ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][118]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][118]                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][118]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[52]                                       ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[51]                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[31]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[31]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[30]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[30]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[29]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[29]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[28]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[28]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[27]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[27]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[26]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[26]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[25]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[25]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[24]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[24]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[23]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[23]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[22]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[22]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[21]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[21]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[20]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[20]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[19]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[19]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[18]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[18]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[17]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[17]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[16]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[16]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[15]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[15]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[14]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[14]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[13]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[13]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[12]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[12]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[11]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[11]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[10]                                      ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[10]              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[9]                                       ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[9]               ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[8]                                       ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[8]               ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[7]                                       ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[7]               ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[6]                                       ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[6]               ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[5]                                       ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[5]               ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[4]                                       ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[4]               ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[3]                                       ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[3]               ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[2]                                       ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[2]               ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[1]                                       ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[1]               ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ; Merged with testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator|waitrequest_reset_override                                                                                                                                                                                                   ; Merged with testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator|waitrequest_reset_override                                                                                                                                                                                 ; Merged with testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                         ; Merged with testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[3]                                                                                                                                                                                                       ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[8]                                                                                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                              ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                              ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                              ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                               ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                               ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                               ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                      ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                      ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                       ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                       ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                      ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                      ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                       ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                       ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                           ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                           ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                            ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                            ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                      ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                      ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                       ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                       ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                   ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                   ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                    ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                        ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                        ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                           ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                           ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                            ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                            ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clock_ser_reg[2]                                                                                                                                                                                                                                                                                   ; Merged with dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clock_ser_reg[1]                                                                                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][96]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][98]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_burstwrap_reg[1]                                  ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_burstwrap_reg[0]                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                   ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                   ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                               ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                               ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                               ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                               ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][96]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][98]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                         ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_control_reg_rddata[5..7,11..28]                                                                                                                                                                                                                                                          ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_control_reg_rddata[10]                                                                                                                                                                                                                                                   ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data1_in_reg[9]                                                                                                                                                                                                                                                                                    ; Merged with dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data1_in_reg[2]                                                                                                                                                                                                                                                                    ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data2_in_reg[9]                                                                                                                                                                                                                                                                                    ; Merged with dvi_tx_pdiff:inst1|pdiff_transmitter:SER|data2_in_reg[2]                                                                                                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][96]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][98]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                         ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|throw_1_reg                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|throw_1_reg                                                                                                                                                                                                                                                    ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|throw_1_reg                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|throw_1_reg                                                                                                                                                                                                                                                    ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                      ; Merged with testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_1_reg                                                                                                                                                                                                                                                      ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|qout_reg[9]                                                                                                                                                                                                                                                                                          ; Merged with dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|qout_reg[2]                                                                                                                                                                                                                                                                          ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|qout_reg[9]                                                                                                                                                                                                                                                                                          ; Merged with dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|qout_reg[2]                                                                                                                                                                                                                                                                          ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][96]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][98]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                         ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|throw_0_reg                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|throw_0_reg                                                                                                                                                                                                                                                    ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|throw_0_reg                                                                                                                                                                                                                                                                    ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|throw_0_reg                                                                                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][96]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][98]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,8,12,18]                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                                                                                                                 ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[0]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[0]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[1]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[1]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[2]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[2]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[3]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[3]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[4]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[4]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[5]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[5]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[6]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[6]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[7]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[7]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                         ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                             ; Merged with testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|pixelsimd:pixelsimd|done_reg[3]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_badaddr_reg_baddr[28]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_dbrk:the_testcore_nios2_gen2_f_nios2_oci_dbrk|dbrk_break                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[2..11]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[72]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_narrow_reg                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[0]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[0,1]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_break:the_testcore_nios2_gen2_f_nios2_oci_break|trigbrktype                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[0]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_size_reg[0]                                        ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[71]                       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_addr_reg[0]                                       ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[0]               ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[0]                                                                                                                                                                                                                                                                  ; Merged with testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4]                                                                                                                                                                              ; Merged with testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_eop                                                                                                                                                                     ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_burstcount[0]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_burstcount[0]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burst_stalled                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[20..22]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[9,11]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[2]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][117]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][117]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][117]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][117]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][117]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][117]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[17..19]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~6                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~7                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~8                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~7                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~8                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~6                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~7                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~8                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|DRsize~3                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|DRsize~4                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|DRsize~5                   ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|vga_component:vga|vga_avm:U1|avm_state.READ_DONE                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|vga_component:vga|vga_avm:U1|avm_state.WRITE_ISSUE                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|vga_component:vga|vga_avm:U1|avm_state.WRITE_DONE                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|DRsize.101                 ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|DRsize.011                 ; Merged with testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|DRsize.001 ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|DRsize.001                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.IDLE                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0..5,7]                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_DONE                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_CH                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_SOC                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|soc                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                            ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                           ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|cnt[0]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|cnt[0]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|cnt[0]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[25..31]                          ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[31]                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[31]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[30]                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[30]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[30]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[29]                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[29]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[28]                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[28]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[27]                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[27]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[26]                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[26]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[25]                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[25]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|vga_component:vga|vga_avm:U1|topaddr_reg[25..31]                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_burstwrap_reg[2]                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|vga_component:vga|vga_avm:U1|addr_reg[25..31]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[25..31]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|first_burst_stalled                                                                                                                                                                                                            ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[8]                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[2..5,7]                                                                                                                                                                                               ; Merged with testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[6]                                                                                                                                                                                    ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[14..16]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[1,2]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                  ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[0]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 1565                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                                     ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[31],             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[30],             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[29],             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[28],             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[27],             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[26],             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[25],             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[31],                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[31],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[30],                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[30],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[29],                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[29],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[28],                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[28],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[27],                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[27],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[26],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[25],                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[25],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                              ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[11],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[7],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][73],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][73],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][73],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][73],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][73],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][73],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][73],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_burstwrap_reg[2],                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_size_reg[2]                      ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2],                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[0],                  ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[11],          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[10],          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[9],           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[8],           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[7],           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[6],           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[5],           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_byte_cnt_narrow_reg[4],           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[30],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[26],                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|addr_reg[31],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[31]                                                                                                                                                                                                                                                                 ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burst_stalled                                                                                                                                                                                                ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[9],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[11],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|addr_reg[25],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|addr_reg[26],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|addr_reg[27],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|addr_reg[28],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|addr_reg[29],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|addr_reg[30],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[25],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[26],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[27],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[28],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[29],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[30]                                                                                                                                                                                                                                                                 ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_burstcount[0]                                                                                                                                                                                                                                                ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                     ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[12],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                           ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][100],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                               ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][100],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                     ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                  ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][100],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                      ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.IDLE                                                                                                                                                               ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd,                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[4],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                            ;
; testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[10]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; testcore:inst|vga_component:vga|vga_avm:U1|topaddr_reg[31],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|vga_component:vga|vga_avm:U1|topaddr_reg[30],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|topaddr_reg[29],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|topaddr_reg[28],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|topaddr_reg[27],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|topaddr_reg[26],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|vga_component:vga|vga_avm:U1|topaddr_reg[25]                                                                                                                                                                                                                                                                  ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[20]                                                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[17],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[18],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[19],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[14],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[15],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[16]                                                                                                                                                                                     ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_dbrk:the_testcore_nios2_gen2_f_nios2_oci_dbrk|dbrk_break_pulse                                                                                                       ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_dbrk:the_testcore_nios2_gen2_f_nios2_oci_dbrk|dbrk_break,                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_break:the_testcore_nios2_gen2_f_nios2_oci_break|trigbrktype                                                                                                            ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_exc_crst                                                                                                                                                                                                                                                               ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_exc_crst_active,                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_badaddr_reg_baddr[28]                                                                                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                 ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][72],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                   ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clock_ser_reg[9]                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clock_ser_reg[7],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clock_ser_reg[5]                                                                                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                         ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                      ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                    ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                         ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                    ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                    ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                            ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                 ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][73],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                   ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_exc_ext_intr                                                                                                                                                                                                                                                           ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_exception_reg_cause[4],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_exception_reg_cause[3]                                                                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                 ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[1]                                                                                                                                                                                  ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag,                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_ld_ex                                                                                                                                                                                                                                                             ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_ld_ex,                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|W_up_ex_mon_state                                                                                                                                                                                                                                                          ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                               ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_st_ex                                                                                                                                                                                                                                                             ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_st_ex,                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_ctrl_st_ex                                                                                                                                                                                                                                                               ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN                                                                                                                                                             ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6]                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                 ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][71],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                           ;                                ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[98]                     ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|dithena_reg                                                                                                                                                                                                                                                                ; Stuck at GND                   ; testcore:inst|vga_component:vga|vga_syncgen:U0|dither_reg                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[31]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[31]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[30]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[30]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[29]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[29]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[28]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[28]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[27]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[27]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[26]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[26]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[25]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[25]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[24]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[24]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[23]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[23]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[22]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[22]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[21]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[21]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[20]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[20]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[19]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[19]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[18]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[18]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[17]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[17]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[16]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[16]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_control_reg_rddata[31]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_control_reg_rddata[31]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_control_reg_rddata[30]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_control_reg_rddata[30]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_control_reg_rddata[29]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_control_reg_rddata[29]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_control_reg_rddata[10]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_control_reg_rddata[10]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                              ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                          ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_ctrl_intr_inst                                                                                                                                                                                                                                                         ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_ctrl_intr_inst                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_xbrk:the_testcore_nios2_gen2_f_nios2_oci_xbrk|xbrk_break                                                                                                             ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_xbrk:the_testcore_nios2_gen2_f_nios2_oci_xbrk|E_xbrk_goto0                                                                                                           ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_xbrk:the_testcore_nios2_gen2_f_nios2_oci_xbrk|M_xbrk_goto0                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_xbrk:the_testcore_nios2_gen2_f_nios2_oci_xbrk|E_xbrk_goto1                                                                                                           ; Stuck at GND                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_xbrk:the_testcore_nios2_gen2_f_nios2_oci_xbrk|M_xbrk_goto1                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                         ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                         ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                         ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                         ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                      ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                      ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                      ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                        ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                      ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                        ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clock_ser_reg[8]                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|clock_ser_reg[6]                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                    ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                    ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                    ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                    ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                             ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                               ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                             ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                               ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                             ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                               ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                             ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                               ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                         ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                         ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                         ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                         ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                           ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                    ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                    ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                    ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                    ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                    ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                    ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                    ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                    ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                            ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                              ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                            ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                              ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                            ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                              ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                            ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                          ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                            ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                           ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                           ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                            ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                              ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                  ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                    ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                   ; Lost Fanouts                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                     ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                                                                                                                                  ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[98]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[98]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[72]                     ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[0]                                                                                                                                                                                  ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_bytes_remaining_reg[0]            ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                   ; Lost Fanouts                   ; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|cmd_burstcount[0]                                                                                                                                                                                                                                                   ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[1][117]                                                                                                                                                                                  ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo|mem[0][117]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[1][117]                                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo|mem[0][117]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][117]                                                                                                                                                                                           ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][117]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                            ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                    ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                    ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                    ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                      ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                 ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                               ; Stuck at VCC                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                           ; Stuck at VCC                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|DRsize.101 ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|soc                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                   ; Stuck at GND                   ; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[2]                                                                                                                                                                                         ; Stuck at GND                   ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[0]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5094  ;
; Number of registers using Synchronous Clear  ; 207   ;
; Number of registers using Synchronous Load   ; 339   ;
; Number of registers using Asynchronous Clear ; 3716  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3196  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; testcore:inst|testcore_systimer:systimer|internal_counter[0]                                                                                                                                                          ; 3       ;
; testcore:inst|testcore_systimer:systimer|internal_counter[1]                                                                                                                                                          ; 3       ;
; testcore:inst|testcore_systimer:systimer|internal_counter[2]                                                                                                                                                          ; 3       ;
; testcore:inst|testcore_systimer:systimer|internal_counter[3]                                                                                                                                                          ; 3       ;
; testcore:inst|testcore_systimer:systimer|internal_counter[4]                                                                                                                                                          ; 3       ;
; testcore:inst|testcore_systimer:systimer|internal_counter[5]                                                                                                                                                          ; 3       ;
; testcore:inst|testcore_systimer:systimer|internal_counter[10]                                                                                                                                                         ; 3       ;
; testcore:inst|testcore_systimer:systimer|internal_counter[11]                                                                                                                                                         ; 3       ;
; testcore:inst|testcore_systimer:systimer|internal_counter[12]                                                                                                                                                         ; 3       ;
; testcore:inst|testcore_systimer:systimer|internal_counter[15]                                                                                                                                                         ; 3       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_arshft_reg                                                                                       ; 1       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_nprogram_reg                                                                                     ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_nerase_reg                                                                                       ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg                                                                                       ; 2       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[1]                                                                                                                                                                           ; 2       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[3]                                                                                                                                                                           ; 1       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[2]                                                                                                                                                                           ; 2       ;
; testcore:inst|testcore_sdram:sdram|m_cmd[0]                                                                                                                                                                           ; 2       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|ncs_reg                                                                                                                                                     ; 2       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sck_reg                                                                                                                                                     ; 3       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sdo_reg                                                                                                                                                     ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[0]                                                                               ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_erase_addr_reg[0]                                                                             ; 8       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_erase_addr_reg[2]                                                                             ; 8       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_erase_addr_reg[1]                                                                             ; 8       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[1]                                                                               ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[2]                                                                               ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[3]                                                                               ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[4]                                                                               ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[5]                                                                               ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[6]                                                                               ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[7]                                                                               ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[8]                                                                               ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[9]                                                                               ; 3       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[10]                                                                              ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[11]                                                                              ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[12]                                                                              ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[13]                                                                              ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[14]                                                                              ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[15]                                                                              ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[16]                                                                              ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[17]                                                                              ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[18]                                                                              ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[19]                                                                              ; 2       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[0]                                                                                           ; 3       ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[1]                                                                                           ; 3       ;
; testcore:inst|testcore_sdram:sdram|i_cmd[1]                                                                                                                                                                           ; 2       ;
; testcore:inst|testcore_sdram:sdram|i_cmd[3]                                                                                                                                                                           ; 2       ;
; testcore:inst|testcore_sdram:sdram|i_cmd[2]                                                                                                                                                                           ; 2       ;
; testcore:inst|testcore_sdram:sdram|i_cmd[0]                                                                                                                                                                           ; 2       ;
; testcore:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                                                      ; 51      ;
; testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; 1082    ;
; testcore:inst|testcore_sdram:sdram|i_addr[12]                                                                                                                                                                         ; 12      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; 2       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator|waitrequest_reset_override                                                                         ; 5       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent|hold_waitrequest                                                                                 ; 28      ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_pipe_flush                                                                                                                                                         ; 13      ;
; testcore:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                              ; 1       ;
; testcore:inst|testcore_sdram:sdram|refresh_counter[14]                                                                                                                                                                ; 2       ;
; testcore:inst|testcore_sdram:sdram|refresh_counter[11]                                                                                                                                                                ; 2       ;
; testcore:inst|testcore_sdram:sdram|refresh_counter[10]                                                                                                                                                                ; 2       ;
; testcore:inst|testcore_sdram:sdram|refresh_counter[9]                                                                                                                                                                 ; 2       ;
; testcore:inst|testcore_sdram:sdram|refresh_counter[5]                                                                                                                                                                 ; 2       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                                                       ; 49      ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                ; 23      ;
; testcore:inst|testcore_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                             ; 8       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                                                                                                    ; 3       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frczero_reg                                                                                                                                                 ; 1       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[1]                                                                                                                                               ; 2       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[2]                                                                                                                                               ; 2       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[3]                                                                                                                                               ; 2       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[4]                                                                                                                                               ; 2       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[5]                                                                                                                                               ; 2       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[7]                                                                                                                                               ; 2       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[6]                                                                                                                                               ; 2       ;
; testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; 1       ;
; testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[0]                                                                                                                                               ; 2       ;
; testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                            ; 11      ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; 2       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                ; 2       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent|hold_waitrequest                                                                                                   ; 2       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                        ; 3       ;
; testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; 28      ;
; testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                           ; 1       ;
; testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                           ; 4       ;
; testcore:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                              ; 2       ;
; testcore:inst|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_waitrequest                                                                                                                                            ; 5       ;
; testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; 1       ;
; dvi_tx_pdiff:inst1|pdiff_transmitter:SER|start_reg[0]                                                                                                                                                                 ; 28      ;
; testcore:inst|testcore_jtag_uart:jtag_uart|t_dav                                                                                                                                                                      ; 3       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[9] ; 2       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[4] ; 2       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg|oci_ienable[8] ; 2       ;
; testcore:inst|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                          ; 1       ;
; testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; 1       ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                      ; 2       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_clr_valid_bits                                                                                                                                                ; 1       ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_pipe_flush_waddr[22]                                                                                                                                               ; 1       ;
; Total number of inverted registers = 153*                                                                                                                                                                             ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                    ; Action           ; Reason              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|Add22~0                                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|Add23~0                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|Add23~4                                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|Add23~6                                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|Add23~11                                                                                                                                                                                                                                                                                                                         ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|Add23~17                                                                                                                                                                                                                                                                                                                         ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|Add25~0                                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|Add23~6                                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|Add23~16                                                                                                                                                                                                                                                                                                                         ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add22~0                                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add23~0                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add23~4                                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add23~6                                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add23~11                                                                                                                                                                                                                                                                                                                         ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add23~16                                                                                                                                                                                                                                                                                                                         ; Modified         ; Timing optimization ;
; dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|Add25~0                                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Add1~1                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Add2~1                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Add3~1                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Add4~1                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector1~0                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector1~0_RESYN1295_BDD1296                                                                                                                                                                                                                            ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector2~0                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector2~0_RESYN1293_BDD1294                                                                                                                                                                                                                            ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector3~0                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector3~0_RESYN1291_BDD1292                                                                                                                                                                                                                            ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector4~0                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector4~0_RESYN1289_BDD1290                                                                                                                                                                                                                            ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector5~0                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector5~0_RESYN1287_BDD1288                                                                                                                                                                                                                            ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector6~0                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector6~0_RESYN1285_BDD1286                                                                                                                                                                                                                            ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector7~0                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector7~0_RESYN1283_BDD1284                                                                                                                                                                                                                            ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector8~0                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector8~0_RESYN1281_BDD1282                                                                                                                                                                                                                            ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector9~0                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector9~0_RESYN1277_BDD1278                                                                                                                                                                                                                            ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector9~1                                                                                                                                                                                                                                              ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector9~1_RESYN1279_BDD1280                                                                                                                                                                                                                            ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector17~0                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector17~0_RESYN1269_BDD1270                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector26~0                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector26~1                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector26~1_RESYN1119_BDD1120                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector27~0                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector27~4                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector27~5                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector27~5_RESYN1117_BDD1118                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector31~0                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector31~1                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector31~1_RESYN1273_BDD1274                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector31~1_RESYN1275_BDD1276                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector32~0                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector64~0                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector64~0_RESYN1301_BDD1302                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector64~0_RESYN1303_BDD1304                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector65~0                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector65~0_RESYN1297_BDD1298                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector65~0_RESYN1299_BDD1300                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector70~0                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Selector116~1                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~18                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~19                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~20                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~20_RESYN1233_BDD1234                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~20_RESYN1235_BDD1236                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~20_RESYN1237_BDD1238                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin[9]~19                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin[13]~27                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin[13]~28                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin[13]~28_RESYN1221_BDD1222                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin[13]~28_RESYN1223_BDD1224                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector2_addr~0                                                                                                                                                                                                                                        ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector2_addr~0_RESYN1219_BDD1220                                                                                                                                                                                                                      ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~15                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~16                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~18                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~19                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~20                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~20_RESYN1725_BDD1726                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~20_RESYN1727_BDD1728                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~20_RESYN1729_BDD1730                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~20_RESYN1731_BDD1732                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~20_RESYN1733_BDD1734                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~21                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~22                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~22_RESYN1225_BDD1226                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~22_RESYN1227_BDD1228                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~22_RESYN1229_BDD1230                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~23                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~23_RESYN1735_BDD1736                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~23_RESYN1737_BDD1738                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~23_RESYN1739_BDD1740                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~23_RESYN1741_BDD1742                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~27                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~28                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~29                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~29_RESYN1239_BDD1240                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~29_RESYN1241_BDD1242                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~29_RESYN1243_BDD1244                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~29_RESYN1245_BDD1246                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|pixelsimd:pixelsimd|Mux39~0                                                                                                                                                                                                                                                                                                                               ; Modified         ; Timing optimization ;
; testcore:inst|pixelsimd:pixelsimd|Mux47~0                                                                                                                                                                                                                                                                                                                               ; Modified         ; Timing optimization ;
; testcore:inst|pixelsimd:pixelsimd|Mux55~0                                                                                                                                                                                                                                                                                                                               ; Modified         ; Timing optimization ;
; testcore:inst|pixelsimd:pixelsimd|Mux63~0                                                                                                                                                                                                                                                                                                                               ; Modified         ; Timing optimization ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u0|addq_sig[0]~1                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u1|addq_sig[0]~1                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u2|addq_sig[0]~1                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u3|addq_sig[0]~1                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; testcore:inst|testcore_jtag_uart:jtag_uart|Add0~1                                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|testcore_jtag_uart:jtag_uart|LessThan1~0                                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|Add4~0                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[1]~14                                                ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|Add0~10                                                                                                                                                                                                                                                    ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|Add0~32                                                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|Add0~69                                                                                                                                                                                                                                                    ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|Add0~91                                                                                                                                                                                                                                                    ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0]                                                                                                                                                                                 ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1_RESYN1267_BDD1268                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~0                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~1                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~2                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~3                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~4                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~4_RESYN1259_BDD1260                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~4_RESYN1261_BDD1262                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~4_RESYN1263_BDD1264                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|WideOr0~4_RESYN1265_BDD1266                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~0                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~1                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~2                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~3                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~3_RESYN1207_BDD1208                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~3_RESYN1713_BDD1714                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~3_RESYN1715_BDD1716                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~3_RESYN1717_BDD1718                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~3_RESYN1719_BDD1720                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|Equal1~0                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|Equal1~1                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|Equal1~1_RESYN1721_BDD1722                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|Equal1~3                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|Equal1~3_RESYN1723_BDD1724                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~0                                                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~1                                                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~2                                                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~3                                                                                                                                                                                                                                                    ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~3_RESYN1247_BDD1248                                                                                                                                                                                                                                  ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~3_RESYN1249_BDD1250                                                                                                                                                                                                                                  ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~3_RESYN1251_BDD1252                                                                                                                                                                                                                                  ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|Equal3~3_RESYN1253_BDD1254                                                                                                                                                                                                                                  ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|src_channel[3]~0                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|src_channel[3]~0_RESYN1255_BDD1256                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|src_channel[3]~0_RESYN1257_BDD1258                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[0]~125                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[0]~126                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[0]~126_RESYN1703_BDD1704                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[0]~126_RESYN1705_BDD1706                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[1]~121                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[1]~122                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[1]~122_RESYN1699_BDD1700                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[1]~122_RESYN1701_BDD1702                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[2]~117                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[2]~118                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[2]~118_RESYN1695_BDD1696                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[2]~118_RESYN1697_BDD1698                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[3]~113                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[3]~114                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[3]~114_RESYN1691_BDD1692                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[3]~114_RESYN1693_BDD1694                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[4]~109                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[4]~110                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[4]~110_RESYN1687_BDD1688                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[4]~110_RESYN1689_BDD1690                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[5]~105                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[5]~106                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[5]~106_RESYN1683_BDD1684                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[5]~106_RESYN1685_BDD1686                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[6]~101                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[6]~102                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[6]~102_RESYN1679_BDD1680                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[6]~102_RESYN1681_BDD1682                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[7]~13                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[7]~14                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[7]~14_RESYN1589_BDD1590                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[7]~14_RESYN1591_BDD1592                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[8]~97                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[8]~98                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[8]~98_RESYN1675_BDD1676                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[8]~98_RESYN1677_BDD1678                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[9]~93                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[9]~94                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[9]~94_RESYN1671_BDD1672                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[9]~94_RESYN1673_BDD1674                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[10]~89                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[10]~90                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[10]~90_RESYN1667_BDD1668                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[10]~90_RESYN1669_BDD1670                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[11]~85                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[11]~86                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[11]~86_RESYN1663_BDD1664                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[11]~86_RESYN1665_BDD1666                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[12]~81                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[12]~82                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[12]~82_RESYN1659_BDD1660                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[12]~82_RESYN1661_BDD1662                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[13]~73                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[13]~74                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[13]~74_RESYN1651_BDD1652                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[13]~74_RESYN1653_BDD1654                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[14]~65                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[14]~66                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[14]~66_RESYN1643_BDD1644                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[14]~66_RESYN1645_BDD1646                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[15]~4                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[15]~5                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[15]~5_RESYN1581_BDD1582                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[15]~5_RESYN1583_BDD1584                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[16]~57                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[16]~58                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[16]~58_RESYN1635_BDD1636                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[16]~58_RESYN1637_BDD1638                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[17]~53                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[17]~54                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[17]~54_RESYN1631_BDD1632                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[17]~54_RESYN1633_BDD1634                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[18]~49                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[18]~50                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[18]~50_RESYN1627_BDD1628                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[18]~50_RESYN1629_BDD1630                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[19]~45                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[19]~46                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[19]~46_RESYN1623_BDD1624                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[19]~46_RESYN1625_BDD1626                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[20]~41                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[20]~42                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[20]~42_RESYN1619_BDD1620                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[20]~42_RESYN1621_BDD1622                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[21]~37                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[21]~38                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[21]~38_RESYN1615_BDD1616                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[21]~38_RESYN1617_BDD1618                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[22]~33                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[22]~34                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[22]~34_RESYN1611_BDD1612                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[22]~34_RESYN1613_BDD1614                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[23]~9                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[23]~10                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[23]~10_RESYN1585_BDD1586                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[23]~10_RESYN1587_BDD1588                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[24]~29                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[24]~30                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[24]~30_RESYN1607_BDD1608                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[24]~30_RESYN1609_BDD1610                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[25]~25                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[25]~26                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[25]~26_RESYN1603_BDD1604                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[25]~26_RESYN1605_BDD1606                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[26]~21                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[26]~22                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[26]~22_RESYN1599_BDD1600                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[26]~22_RESYN1601_BDD1602                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[27]~0                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[27]~1                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[27]~1_RESYN1577_BDD1578                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[27]~1_RESYN1579_BDD1580                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[28]~77                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[28]~78                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[28]~78_RESYN1655_BDD1656                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[28]~78_RESYN1657_BDD1658                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[29]~69                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[29]~70                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[29]~70_RESYN1647_BDD1648                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[29]~70_RESYN1649_BDD1650                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[30]~61                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[30]~62                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[30]~62_RESYN1639_BDD1640                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[30]~62_RESYN1641_BDD1642                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[31]~17                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[31]~18                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[31]~19                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[31]~19_RESYN1593_BDD1594                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[31]~19_RESYN1595_BDD1596                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_data[31]~19_RESYN1597_BDD1598                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_stall_nxt~0                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_stall_nxt~0_RESYN1305_BDD1306                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mem_stall_nxt~0_RESYN1307_BDD1308                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~127                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~128                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~129                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~130                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~131                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~131_RESYN1745_BDD1746                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~131_RESYN1747_BDD1748                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~131_RESYN1749_BDD1750                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~131_RESYN1753_BDD1754                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~131_RESYN1755_BDD1756                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~131_RESYN1757_BDD1758                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[0]~131_RESYN1759_BDD1760                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[2]~117                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[2]~118                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[2]~118_RESYN1491_BDD1492                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[2]~118_RESYN1493_BDD1494                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[3]~112                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[3]~113                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[3]~113_RESYN1479_BDD1480                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[3]~113_RESYN1481_BDD1482                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[4]~107                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[4]~108                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[4]~108_RESYN1467_BDD1468                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[4]~108_RESYN1469_BDD1470                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[5]~102                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[5]~103                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[5]~103_RESYN1455_BDD1456                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[5]~103_RESYN1457_BDD1458                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[6]~96                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[6]~97                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[6]~98                                                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[6]~98_RESYN1131_BDD1132                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[6]~98_RESYN1133_BDD1134                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[7]~91                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[7]~92                                                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[7]~92_RESYN1439_BDD1440                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[7]~92_RESYN1441_BDD1442                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[8]~88                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[8]~89                                                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[8]~89_RESYN1435_BDD1436                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[8]~89_RESYN1437_BDD1438                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[9]~83                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[9]~84                                                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[9]~84_RESYN1431_BDD1432                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[9]~84_RESYN1433_BDD1434                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[10]~78                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[10]~79                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[10]~79_RESYN1427_BDD1428                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[10]~79_RESYN1429_BDD1430                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[11]~73                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[11]~74                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[11]~74_RESYN1423_BDD1424                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[11]~74_RESYN1425_BDD1426                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[12]~68                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[12]~69                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[12]~69_RESYN1419_BDD1420                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[12]~69_RESYN1421_BDD1422                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[13]~63                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[13]~64                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[13]~64_RESYN1411_BDD1412                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[13]~64_RESYN1413_BDD1414                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[14]~58                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[14]~59                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[14]~59_RESYN1407_BDD1408                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[14]~59_RESYN1409_BDD1410                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[15]~53                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[15]~54                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[15]~54_RESYN1403_BDD1404                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[15]~54_RESYN1405_BDD1406                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[16]~48                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[16]~49                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[16]~49_RESYN1395_BDD1396                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[16]~49_RESYN1397_BDD1398                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[17]~44                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[17]~45                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[17]~45_RESYN1391_BDD1392                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[17]~45_RESYN1393_BDD1394                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[18]~40                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[18]~41                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[18]~41_RESYN1383_BDD1384                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[18]~41_RESYN1385_BDD1386                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[19]~36                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[19]~37                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[19]~37_RESYN1379_BDD1380                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[19]~37_RESYN1381_BDD1382                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[20]~32                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[20]~33                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[20]~33_RESYN1371_BDD1372                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[20]~33_RESYN1373_BDD1374                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[21]~28                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[21]~29                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[21]~29_RESYN1363_BDD1364                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[21]~29_RESYN1365_BDD1366                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[22]~24                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[22]~25                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[22]~25_RESYN1355_BDD1356                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[22]~25_RESYN1357_BDD1358                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[23]~20                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[23]~21                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[23]~21_RESYN1347_BDD1348                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[23]~21_RESYN1349_BDD1350                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[24]~16                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[24]~17                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[24]~17_RESYN1339_BDD1340                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[24]~17_RESYN1341_BDD1342                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[25]~12                                                                                                                                                                                                                                                                                            ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[25]~13                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[25]~13_RESYN1331_BDD1332                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[25]~13_RESYN1333_BDD1334                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[26]~8                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[26]~9                                                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[26]~9_RESYN1323_BDD1324                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[26]~9_RESYN1325_BDD1326                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[27]~4                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[27]~5                                                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[27]~5_RESYN1313_BDD1314                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[27]~5_RESYN1315_BDD1316                                                                                                                                                                                                                                                                           ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[28]~133                                                                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[28]~134                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[28]~134_RESYN1523_BDD1524                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[28]~134_RESYN1525_BDD1526                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[29]~145                                                                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[29]~146                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[29]~146_RESYN1563_BDD1564                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[29]~146_RESYN1565_BDD1566                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[30]~141                                                                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[30]~142                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[30]~142_RESYN1551_BDD1552                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[30]~142_RESYN1553_BDD1554                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[31]~137                                                                                                                                                                                                                                                                                           ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[31]~138                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[31]~138_RESYN1537_BDD1538                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[31]~138_RESYN1539_BDD1540                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[31]~138_RESYN1541_BDD1542                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[12]~45                                                                                                                                                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[12]~46                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[12]~46_RESYN1129_BDD1130                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[13]~42                                                                                                                                                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[13]~43                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[13]~43_RESYN1417_BDD1418                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[14]~39                                                                                                                                                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[14]~40                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[14]~40_RESYN1127_BDD1128                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[15]~36                                                                                                                                                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[15]~37                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[15]~37_RESYN1125_BDD1126                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[16]~33                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[16]~33_RESYN1399_BDD1400                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[16]~33_RESYN1401_BDD1402                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[17]~30                                                                                                                                                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[17]~31                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[17]~31_RESYN1123_BDD1124                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[18]~27                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[18]~27_RESYN1387_BDD1388                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[18]~27_RESYN1389_BDD1390                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[19]~24                                                                                                                                                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[19]~25                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[19]~25_RESYN1121_BDD1122                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[20]~21                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[20]~21_RESYN1375_BDD1376                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[20]~21_RESYN1377_BDD1378                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[21]~18                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[21]~18_RESYN1367_BDD1368                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[21]~18_RESYN1369_BDD1370                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[22]~15                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[22]~15_RESYN1359_BDD1360                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[22]~15_RESYN1361_BDD1362                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[23]~12                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[23]~12_RESYN1351_BDD1352                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[23]~12_RESYN1353_BDD1354                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[24]~9                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[24]~9_RESYN1343_BDD1344                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[24]~9_RESYN1345_BDD1346                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[25]~6                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[25]~6_RESYN1335_BDD1336                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[25]~6_RESYN1337_BDD1338                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[26]~3                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[26]~3_RESYN1327_BDD1328                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[26]~3_RESYN1329_BDD1330                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[27]~0                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[27]~1                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[27]~1_RESYN1317_BDD1318                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[27]~1_RESYN1319_BDD1320                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[27]~1_RESYN1321_BDD1322                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[28]~84                                                                                                                                                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[28]~85                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[28]~85_RESYN1531_BDD1532                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[28]~85_RESYN1533_BDD1534                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[28]~85_RESYN1535_BDD1536                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[29]~94                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[29]~94_RESYN1571_BDD1572                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[29]~94_RESYN1573_BDD1574                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[30]~91                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[30]~91_RESYN1559_BDD1560                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[30]~91_RESYN1561_BDD1562                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[31]~88                                                                                                                                                                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[31]~88_RESYN1547_BDD1548                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src1_reg[31]~88_RESYN1549_BDD1550                                                                                                                                                                                                                                                                                    ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[0]~12                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[0]~12_RESYN1519_BDD1520                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[0]~12_RESYN1521_BDD1522                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[7]~5                                                                                                                                                                                                                                                                                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[7]~5_RESYN1451_BDD1452                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[7]~5_RESYN1453_BDD1454                                                                                                                                                                                                                                                                                          ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[31]~16                                                                                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[31]~18                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2[31]~18_RESYN1135_BDD1136                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_imm16[6]~20                                                                                                                                                                                                                                                                                                     ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_imm16[8]~19                                                                                                                                                                                                                                                                                                     ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_imm16[9]~18                                                                                                                                                                                                                                                                                                     ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_imm16[10]~17                                                                                                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_imm16[11]~16                                                                                                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_imm16[12]~15                                                                                                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_imm16[13]~14                                                                                                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_imm16[14]~13                                                                                                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_imm16[15]~12                                                                                                                                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[0]~87                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[0]~88                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[0]~89                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[0]~89_RESYN1511_BDD1512                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[0]~89_RESYN1513_BDD1514                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[0]~89_RESYN1515_BDD1516                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[0]~89_RESYN1517_BDD1518                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[1]~83                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[1]~84                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[1]~85                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[1]~85_RESYN1503_BDD1504                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[1]~85_RESYN1505_BDD1506                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[1]~85_RESYN1507_BDD1508                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[1]~85_RESYN1509_BDD1510                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[2]~79                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[2]~80                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[2]~81                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[2]~81_RESYN1495_BDD1496                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[2]~81_RESYN1497_BDD1498                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[2]~81_RESYN1499_BDD1500                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[2]~81_RESYN1501_BDD1502                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[3]~75                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[3]~76                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[3]~77                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[3]~77_RESYN1483_BDD1484                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[3]~77_RESYN1485_BDD1486                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[3]~77_RESYN1487_BDD1488                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[3]~77_RESYN1489_BDD1490                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[4]~71                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[4]~72                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[4]~73                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[4]~73_RESYN1471_BDD1472                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[4]~73_RESYN1473_BDD1474                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[4]~73_RESYN1475_BDD1476                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[4]~73_RESYN1477_BDD1478                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[5]~67                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[5]~68                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[5]~69                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[5]~69_RESYN1459_BDD1460                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[5]~69_RESYN1461_BDD1462                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[5]~69_RESYN1463_BDD1464                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[5]~69_RESYN1465_BDD1466                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[7]~60                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[7]~61                                                                                                                                                                                                                                                                                                       ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[7]~62                                                                                                                                                                                                                                                                                                       ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[7]~62_RESYN1443_BDD1444                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[7]~62_RESYN1445_BDD1446                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[7]~62_RESYN1447_BDD1448                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[7]~62_RESYN1449_BDD1450                                                                                                                                                                                                                                                                                     ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~90                                                                                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~91                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~91_RESYN1527_BDD1528                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~91_RESYN1529_BDD1530                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~93                                                                                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~94                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~94_RESYN1543_BDD1544                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~94_RESYN1545_BDD1546                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~95                                                                                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~96                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~96_RESYN1555_BDD1556                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~96_RESYN1557_BDD1558                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~98                                                                                                                                                                                                                                                                                                          ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~99                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~99_RESYN1567_BDD1568                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg~99_RESYN1569_BDD1570                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[21]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[21]_OTERM639                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[22]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[22]_OTERM633                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[23]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[23]_OTERM625                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[24]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[24]_OTERM623                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[25]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[25]_OTERM621                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[26]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[26]_OTERM619                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[27]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[27]_OTERM613                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[28]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[28]_OTERM607                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[29]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[29]_OTERM601                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[30]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[30]_OTERM595                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[31]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[31]_OTERM575                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[31]_OTERM577                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[31]_OTERM579                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[6]_OTERM657                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[8]_OTERM655                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[8]~22                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[8]~22_RESYN1199_BDD1200                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[9]_OTERM653                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[9]~15                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[9]~15_RESYN1197_BDD1198                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[10]_OTERM373                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[10]~14                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[10]~14_RESYN1195_BDD1196                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[11]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[11]_OTERM375                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[11]_OTERM649                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[11]_OTERM651                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[11]~12                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[11]~12_RESYN1191_BDD1192                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[11]~12_RESYN1193_BDD1194                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[12]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[12]_OTERM377                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[12]_OTERM645                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[12]_OTERM647                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[12]~11                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[12]~11_RESYN1187_BDD1188                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[12]~11_RESYN1189_BDD1190                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[13]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[13]_OTERM379                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[13]_OTERM641                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[13]_OTERM643                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[13]~10                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[13]~10_RESYN1183_BDD1184                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[13]~10_RESYN1185_BDD1186                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[14]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[14]_OTERM381                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[14]_OTERM635                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[14]_OTERM637                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[14]~9                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[14]~9_RESYN1179_BDD1180                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[14]~9_RESYN1181_BDD1182                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[15]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[15]_OTERM383                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[15]_OTERM627                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[15]_OTERM629                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[15]_OTERM631                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[15]~8                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[15]~8_RESYN1175_BDD1176                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[15]~8_RESYN1177_BDD1178                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[16]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[16]_OTERM385                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[16]_OTERM615                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[16]_OTERM617                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[16]~7                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[16]~7_RESYN1171_BDD1172                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[16]~7_RESYN1173_BDD1174                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[17]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[17]_OTERM387                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[17]_OTERM609                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[17]_OTERM611                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[17]~6                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[17]~6_RESYN1167_BDD1168                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[17]~6_RESYN1169_BDD1170                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[18]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[18]_OTERM389                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[18]_OTERM603                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[18]_OTERM605                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[18]~5                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[18]~5_RESYN1163_BDD1164                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[18]~5_RESYN1165_BDD1166                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[19]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[19]_OTERM391                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[19]_OTERM597                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[19]_OTERM599                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[19]~4                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[19]~4_RESYN1159_BDD1160                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[19]~4_RESYN1161_BDD1162                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[20]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[20]_OTERM393                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[20]_OTERM587                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[20]_OTERM589                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[20]~3                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[20]~3_RESYN1155_BDD1156                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[20]~3_RESYN1157_BDD1158                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[21]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[21]_OTERM395                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[21]_OTERM583                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[21]_OTERM585                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[21]~2                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[21]~2_RESYN1151_BDD1152                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[21]~2_RESYN1153_BDD1154                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[22]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[22]_OTERM397                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[22]_OTERM571                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[22]_OTERM573                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[22]~1                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[22]~1_RESYN1147_BDD1148                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[22]~1_RESYN1149_BDD1150                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[23]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[23]_OTERM399                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[23]_OTERM567                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[23]_OTERM569                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[23]~0                                                                                                                                                                                                                                                                                                           ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[23]~0_RESYN1143_BDD1144                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[23]~0_RESYN1145_BDD1146                                                                                                                                                                                                                                                                                         ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[24]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[24]_OTERM401                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[24]_OTERM563                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[24]_OTERM565                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[24]~21                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[24]~21_RESYN1141_BDD1142                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[25]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[25]_OTERM403                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[25]_OTERM559                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[25]_OTERM561                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[25]~20                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[25]~20_RESYN1139_BDD1140                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[26]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[26]_OTERM405                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[26]_OTERM555                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[26]_OTERM557                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[26]~19                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[26]~19_RESYN1137_BDD1138                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[27]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[27]_OTERM407                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[27]_OTERM551                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[27]_OTERM553                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[28]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[28]_OTERM371                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[28]_OTERM547                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[28]_OTERM549                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[28]~16                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[28]~16_RESYN1201_BDD1202                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[29]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[29]_OTERM367                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[29]_OTERM541                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[29]_OTERM543                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[29]~13                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[29]~13_RESYN1205_BDD1206                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM369                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM533                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM535                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]_OTERM537                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]~17                                                                                                                                                                                                                                                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[30]~17_RESYN1203_BDD1204                                                                                                                                                                                                                                                                                        ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[31]                                                                                                                                                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[31]_OTERM355                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[31]_OTERM357                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[31]_OTERM359_OTERM591                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[31]_OTERM359_OTERM593                                                                                                                                                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[31]_OTERM361                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_mul_cell[0]~15                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_mul_cell[0]~15_RESYN1709_BDD1710                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_mul_cell[8]~23                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_mul_cell[8]~23_RESYN1711_BDD1712                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_mul_cell~14                                                                                                                                                                                                                                                                                                     ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[18]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[18]_OTERM581                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[19]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[19]_OTERM545                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[20]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[20]_OTERM539                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[21]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[21]_OTERM531                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[22]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[22]_OTERM529                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[23]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[23]_OTERM527                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[24]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[24]_OTERM525                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[25]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[25]_OTERM523                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[26]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[26]_OTERM521                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[27]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[27]_OTERM519                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[28]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[28]_OTERM517                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[29]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[29]_OTERM515                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[30]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[30]_OTERM509                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[30]_OTERM511                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[30]_OTERM513                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[31]                                                                                                                                                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[31]_OTERM365                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[31]_OTERM503                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[31]_OTERM505                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2_reg[31]_OTERM507                                                                                                                                                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_data_rd_addr_nxt[0]~1                                                                                                                                                                                                                                                                                             ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_issue                                                                                                                                                                                                                                                                                                                ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_issue_RESYN1575_BDD1576                                                                                                                                                                                                                                                                                              ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc_plus_one[0]~0                                                                                                                                                                                                                                                                                                     ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|av_wr_data_transfer~0                                                                                                                                                                                                                                                                                                  ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|av_wr_data_transfer~0_RESYN1743_BDD1744                                                                                                                                                                                                                                                                                ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[0]_OTERM167                                                                                                                                                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[1]_OTERM165                                                                                                                                                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[2]_OTERM187                                                                                                                                                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[3]_OTERM181                                                                                                                                                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[4]_OTERM183                                                                                                                                                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[5]_OTERM185                                                                                                                                                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[6]_OTERM169                                                                                                                                                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[7]_OTERM179                                                                                                                                                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[8]_OTERM171                                                                                                                                                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[9]_OTERM173                                                                                                                                                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[10]_OTERM175                                                                                                                                                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[11]_OTERM177                                                                                                                                                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[12]_OTERM191                                                                                                                                                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[13]_OTERM193                                                                                                                                                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[14]_OTERM195                                                                                                                                                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[15]_OTERM189                                                                                                                                                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block|data_out[32]~0_OTERM1            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block|data_out[32]~0                   ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block|data_out[32]~0_OTERM363          ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block|data_out[32]~0_RESYN1707_BDD1708 ; Created          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[31]_OTERM163                    ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult1                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult3                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult5                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_mult7                                            ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_out4                                             ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_out6                                             ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|mac_out8                                             ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~0_OTERM501                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~2_OTERM499                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~4_OTERM497                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~6_OTERM495                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~8_OTERM493                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~10_OTERM491                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~12_OTERM489                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~14_OTERM487                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~16_OTERM485                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~18_OTERM483                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~20_OTERM481                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~22_OTERM479                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~24_OTERM477                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~26_OTERM475                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~28_OTERM473                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~30_OTERM471                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~32_OTERM469                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~34_OTERM467                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~36_OTERM465                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~38_OTERM463                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~40_OTERM461                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~42_OTERM459                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~44_OTERM457                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~46_OTERM455                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~48_OTERM453                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~50_OTERM451                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~52_OTERM449                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~54_OTERM447                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~56_OTERM445                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~58_OTERM443                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~60_OTERM441                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~62_OTERM439                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~64_OTERM435                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~64_RTM0160                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~64_RTM0437                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~64_RTM0437                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~66_OTERM433                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~68_OTERM431                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~70_OTERM429                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~72_OTERM427                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~74_OTERM425                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~76_OTERM423                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~78_OTERM421                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~80_OTERM419                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~82_OTERM417                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~84_OTERM415                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~86_OTERM413                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~88_OTERM411                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|op_2~90_OTERM409                                     ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_8i01:auto_generated|w589w[0]                                             ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]_OTERM33_OTERM231                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]_OTERM33_OTERM297                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]_OTERM87                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]_OTERM35_OTERM229                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]_OTERM35_OTERM295                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]_OTERM85                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]_OTERM37_OTERM227                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]_OTERM37_OTERM293                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]_OTERM83                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]_OTERM39_OTERM225                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]_OTERM39_OTERM291                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]_OTERM81                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]_OTERM41_OTERM223                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]_OTERM41_OTERM289                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]_OTERM79                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]_OTERM43_OTERM221                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]_OTERM43_OTERM287                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]_OTERM77                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]_OTERM45_OTERM219                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]_OTERM45_OTERM285                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]_OTERM75                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]_OTERM47_OTERM217                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]_OTERM47_OTERM283                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]_OTERM73                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[26]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[26]_OTERM49_OTERM215                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[26]_OTERM49_OTERM281                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[26]_OTERM71                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[27]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[27]_OTERM51_OTERM213                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[27]_OTERM51_OTERM279                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[27]_OTERM69                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[28]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[28]_OTERM67                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[28]_OTERM89_OTERM211                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[28]_OTERM89_OTERM277                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[29]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[29]_OTERM65                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[29]_OTERM91_OTERM209                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[29]_OTERM91_OTERM275                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[30]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[30]_OTERM63                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[30]_OTERM93_OTERM207                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[30]_OTERM93_OTERM273                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[31]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[31]_OTERM61                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[31]_OTERM95_OTERM205                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[31]_OTERM95_OTERM271                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[32]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[32]_OTERM59                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[32]_OTERM97_OTERM203                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[32]_OTERM97_OTERM269                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[33]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[33]_OTERM57                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[33]_OTERM99_OTERM201                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[33]_OTERM99_OTERM267                                                             ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[34]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[34]_OTERM55                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[34]_OTERM101_OTERM199                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[34]_OTERM101_OTERM265                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[35]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[35]_OTERM53                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[35]_OTERM103_OTERM197                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[35]_OTERM103_OTERM263                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[36]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[36]_OTERM31                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[36]_OTERM105_OTERM261                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[36]_OTERM105_OTERM353                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[37]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[37]_OTERM29                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[37]_OTERM107_OTERM259                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[37]_OTERM107_OTERM351                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[38]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[38]_OTERM27                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[38]_OTERM109_OTERM257                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[38]_OTERM109_OTERM349                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[39]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[39]_OTERM25                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[39]_OTERM111_OTERM255                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[39]_OTERM111_OTERM347                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[40]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[40]_OTERM23                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[40]_OTERM113_OTERM253                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[40]_OTERM113_OTERM345                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[41]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[41]_OTERM21                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[41]_OTERM115_OTERM251                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[41]_OTERM115_OTERM343                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[42]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[42]_OTERM19                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[42]_OTERM117_OTERM249                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[42]_OTERM117_OTERM341                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[43]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[43]_OTERM17                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[43]_OTERM119_OTERM247                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[43]_OTERM119_OTERM339                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[44]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[44]_OTERM15                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[44]_OTERM121_OTERM245                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[44]_OTERM121_OTERM337                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[45]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[45]_OTERM13                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[45]_OTERM123_OTERM243                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[45]_OTERM123_OTERM335                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[46]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[46]_OTERM11                                                                      ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[46]_OTERM125_OTERM241                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[46]_OTERM125_OTERM333                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]_OTERM9                                                                       ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]_OTERM127_OTERM239                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]_OTERM127_OTERM331                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[48]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[48]_OTERM7                                                                       ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[48]_OTERM129_OTERM237                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[48]_OTERM129_OTERM329                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[49]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[49]_OTERM5                                                                       ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[49]_OTERM131_OTERM235                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[49]_OTERM131_OTERM327                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]_OTERM3                                                                       ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]_OTERM159_OTERM233                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]_OTERM159_OTERM325                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]~110                                                                          ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]~110_RTM0161                                                                  ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[50]~110_RTM0436                                                                  ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[51]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[51]_OTERM133_OTERM323                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[52]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[52]_OTERM135_OTERM321                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[53]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[53]_OTERM137_OTERM319                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[54]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[54]_OTERM139_OTERM317                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[55]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[55]_OTERM141_OTERM315                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[56]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[56]_OTERM143_OTERM313                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[57]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[57]_OTERM145_OTERM311                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[58]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[58]_OTERM147_OTERM309                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[59]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[59]_OTERM149_OTERM307                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[60]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[60]_OTERM151_OTERM305                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[61]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[61]_OTERM153_OTERM303                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[62]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[62]_OTERM155_OTERM301                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[63]                                                                              ; Deleted          ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[63]_OTERM157_OTERM299                                                            ; Retimed Register ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|MonARegAddrInc[0]~1                                                                                                                                                      ; Modified         ; Timing optimization ;
; testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|MonAReg~11                                                                                                                                                               ; Modified         ; Timing optimization ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|Add1~1                                                                                                                                                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; testcore:inst|vga_component:vga|vga_syncgen:U0|vcount~3                                                                                                                                                                                                                                                                                                                 ; Modified         ; Timing optimization ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[9]                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[10]                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[5]                                                                                                                                                                                       ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator|av_readdata_pre[21]                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator|av_readdata_pre[3]                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator|av_readdata_pre[14]                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator|wait_latency_counter[0]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_invalid_addr                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter|pending_response_count[1]                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_byteenable[1]                                                                                                                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_tag_field[4]                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter|pending_response_count[3]                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[2]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0]                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_tag_wraddress[6]                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_st_data[17]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_st_data[25]                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_byte_en[1]                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|readdata[2]                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator|wait_latency_counter[1]                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_flash_0_csr_translator|wait_latency_counter[0]                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[7]                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[3]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_slow_inst_result[20]                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_slow_inst_result[11]                                                                                                                                                                                                                                                 ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1|lineoffs_reg[29]                                                                                                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|rgb0_reg[3]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_control_reg_rddata[8]                                                                                                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|rgb1_reg[11]                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|rgb1_reg[5]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|rgb1_reg[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|rgb0_reg[14]                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|rgb0_reg[6]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[6]                                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|resultpack_reg[3]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_writedata[4]                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|readdara_reg[1]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_slow_inst_result[6]                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|MonDReg[28]                                                                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|MonDReg[12]                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_inst_result[30]                                                                                                                                                                                                                                                      ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_inst_result[6]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_inst_result[1]                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_inst_result[3]                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|readdata[4]                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|readdata[0]                                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|readdara_reg[20]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|csr_status_busy[1]                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[9]                                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|burstcount_register_lint[8]                                                                                                                                                                                ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[31]                                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ckplay_top|testcore:inst|vga_component:vga|vsynccounter_reg[1]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|readdara_reg[25]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck|sr[17] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|d_address_offset_field[1]                                                                                                                                                                                                                                              ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src2[19]                                                                                                                                                                                                                                                             ;
; 16:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_control_reg_rddata[1]                                                                                                                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|MonAReg[7]                                                                                                               ;
; 5:1                ; 26 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_pipe_flush_waddr[6]                                                                                                                                                                                                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|qout_reg[4]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|qout_reg[6]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|cnt[0]                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                   ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[20]                                                                                                                                                                                       ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1|datacount[0]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|readdara_reg[15]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[0]                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|M_mem_byte_en[2]                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_break:the_testcore_nios2_gen2_f_nios2_oci_break|break_readreg[14]                                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_src1[21]                                                                                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|cnt[2]                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|cnt[2]                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|cnt[1]                                                                                                                                                                                                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|resultsat_reg[5]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|resultsat_reg[29]                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|resultsat_reg[21]                                                                                                                                                                                                                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|resultsat_reg[14]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[7]                                                                                                                                                                                                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[0]                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[1]                                                                                                                                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[0]                                                                                                                                                                                   ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_pc[23]                                                                                                                                                                                                                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[22]                                                                                                                                                                                 ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[10]                                                                                                                                                                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[0]                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divcount[2]                                                                                                                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[14]                                                                                                                                                                                          ;
; 9:1                ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[25]                                                                                                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[5]                                                                                                                                                                                           ;
; 9:1                ; 24 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[22]                                                                                                                                                                                          ;
; 11:1               ; 6 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[15]                                                                                                                                                                                          ;
; 12:1               ; 43 bits   ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |ckplay_top|testcore:inst|testcore_sdram:sdram|active_data[12]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[2]                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]                                                                                                                                                                    ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_page_erase_addr_reg[2]                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ckplay_top|testcore:inst|testcore_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|cnt[3]                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|cnt[4]                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ckplay_top|dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|cnt[3]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|source0_data[64]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|src_channel[1]                                                                                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt[1]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|Mux22                                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|Mux31                                                                                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|dmaread_count                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_mul_cell_result_sel                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_dst_regnum                                                                                                                                                                                                                                                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|d0_int_nxt_addr[4]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_logic_result[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_rd_port_addr[1]                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|src_channel[1]                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_wr_port_data[6]                                                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_wr_port_data[15]                                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_wr_port_data[23]                                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|dc_data_wr_port_data[25]                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_dst_regnum[0]                                                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin[20]                                                                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin[19]                                                                                                                                                                                          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin[6]                                                                                                                                                                                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|Mux5                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; No         ; |ckplay_top|testcore:inst|pixelsimd:pixelsimd|Mux21                                                                                                                                                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|E_sh_cnt_col[2]                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel_nxt[1]                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|D_src2_reg[16]                                                                                                                                                                                                                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|src_data[75]                                                                                                                                                                                                        ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|F_ic_tag_rd_addr_nxt[1]                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|Selector13                                                                                                                                                                                                                                                                         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[28]                                                                                                                                                                                                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[14]                                                                                                                                                                                                                                               ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |ckplay_top|testcore:inst|vga_component:vga|vga_avm:U1|Selector0                                                                                                                                                                                                                                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|src_channel[0]                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |ckplay_top|testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|A_wr_data_unfiltered[2]                                                                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state                                                                                                                                                                                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |ckplay_top|testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|Selector3                                                                                                                                                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                                                                                                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                                                                                                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |ckplay_top|testcore:inst|testcore_sdram:sdram|Selector35                                                                                                                                                                                                                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |ckplay_top|testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |ckplay_top|testcore:inst|testcore_sdram:sdram|Selector27                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_ffc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                         ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; flash_drdin_neg_reg                                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; flash_drdin_neg_reg                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; flash_arshft_reg                                                                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; flash_arshft_reg                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; flash_nprogram_reg                                                                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; flash_nprogram_reg                                                                         ;
; PRESERVE_REGISTER         ; on    ; -    ; flash_nerase_reg                                                                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; flash_nerase_reg                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; flash_drshft_reg                                                                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; flash_drshft_reg                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; read_state.READ_STATE_CLEAR                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; read_state.READ_STATE_CLEAR                                                                ;
; PRESERVE_REGISTER         ; on    ; -    ; read_state.READ_STATE_FINAL                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; read_state.READ_STATE_FINAL                                                                ;
; PRESERVE_REGISTER         ; on    ; -    ; read_state.READ_STATE_READY                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; read_state.READ_STATE_READY                                                                ;
; PRESERVE_REGISTER         ; on    ; -    ; read_state.READ_STATE_DUMMY                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; read_state.READ_STATE_DUMMY                                                                ;
; PRESERVE_REGISTER         ; on    ; -    ; read_state.READ_STATE_SETUP                                                                ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; read_state.READ_STATE_SETUP                                                                ;
; PRESERVE_REGISTER         ; on    ; -    ; read_state.READ_STATE_IDLE                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; read_state.READ_STATE_IDLE                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; erase_timeout                                                                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; erase_timeout                                                                              ;
; PRESERVE_REGISTER         ; on    ; -    ; erase_busy_timeout                                                                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; erase_busy_timeout                                                                         ;
; PRESERVE_REGISTER         ; on    ; -    ; erase_state.ERASE_STATE_ERROR                                                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; erase_state.ERASE_STATE_ERROR                                                              ;
; PRESERVE_REGISTER         ; on    ; -    ; erase_state.ERASE_STATE_RESET                                                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; erase_state.ERASE_STATE_RESET                                                              ;
; PRESERVE_REGISTER         ; on    ; -    ; erase_state.ERASE_STATE_WAIT_DONE                                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; erase_state.ERASE_STATE_WAIT_DONE                                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; erase_state.ERASE_STATE_WAIT_BUSY                                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; erase_state.ERASE_STATE_WAIT_BUSY                                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; erase_state.ERASE_STATE_IDLE                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; erase_state.ERASE_STATE_IDLE                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; write_timeout                                                                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_timeout                                                                              ;
; PRESERVE_REGISTER         ; on    ; -    ; write_busy_timeout                                                                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_busy_timeout                                                                         ;
; PRESERVE_REGISTER         ; on    ; -    ; write_state.WRITE_STATE_ERROR                                                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_state.WRITE_STATE_ERROR                                                              ;
; PRESERVE_REGISTER         ; on    ; -    ; write_state.WRITE_STATE_RESET                                                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_state.WRITE_STATE_RESET                                                              ;
; PRESERVE_REGISTER         ; on    ; -    ; write_state.WRITE_STATE_WAIT_DONE                                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_state.WRITE_STATE_WAIT_DONE                                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; write_state.WRITE_STATE_WAIT_BUSY                                                          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_state.WRITE_STATE_WAIT_BUSY                                                          ;
; PRESERVE_REGISTER         ; on    ; -    ; write_state.WRITE_STATE_WRITE                                                              ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_state.WRITE_STATE_WRITE                                                              ;
; PRESERVE_REGISTER         ; on    ; -    ; write_state.WRITE_STATE_IDLE                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; write_state.WRITE_STATE_IDLE                                                               ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_sdram:sdram     ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_tjs1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_d0o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_ddj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------------+
; Assignment        ; Value ; From ; To                                           ;
+-------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]       ;
+-------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                         ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                          ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                              ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                        ;
+-------------------------+-------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component|ddio_out_0re:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                     ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                      ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syspll:inst3|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------+
; Parameter Name                ; Value                    ; Type                   ;
+-------------------------------+--------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                ;
; PLL_TYPE                      ; AUTO                     ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=syspll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                ;
; LOCK_HIGH                     ; 1                        ; Untyped                ;
; LOCK_LOW                      ; 1                        ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                ;
; SKIP_VCO                      ; OFF                      ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                ;
; BANDWIDTH                     ; 0                        ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                ;
; DOWN_SPREAD                   ; 0                        ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 5                        ; Signed Integer         ;
; CLK3_MULTIPLY_BY              ; 1                        ; Signed Integer         ;
; CLK2_MULTIPLY_BY              ; 4                        ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 2                        ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                        ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK4_DIVIDE_BY                ; 2                        ; Signed Integer         ;
; CLK3_DIVIDE_BY                ; 2                        ; Signed Integer         ;
; CLK2_DIVIDE_BY                ; 5                        ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK0_PHASE_SHIFT              ; -2000                    ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK3_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                ;
; DPA_DIVIDER                   ; 0                        ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                ;
; VCO_MIN                       ; 0                        ; Untyped                ;
; VCO_MAX                       ; 0                        ; Untyped                ;
; VCO_CENTER                    ; 0                        ; Untyped                ;
; PFD_MIN                       ; 0                        ; Untyped                ;
; PFD_MAX                       ; 0                        ; Untyped                ;
; M_INITIAL                     ; 0                        ; Untyped                ;
; M                             ; 0                        ; Untyped                ;
; N                             ; 1                        ; Untyped                ;
; M2                            ; 1                        ; Untyped                ;
; N2                            ; 1                        ; Untyped                ;
; SS                            ; 1                        ; Untyped                ;
; C0_HIGH                       ; 0                        ; Untyped                ;
; C1_HIGH                       ; 0                        ; Untyped                ;
; C2_HIGH                       ; 0                        ; Untyped                ;
; C3_HIGH                       ; 0                        ; Untyped                ;
; C4_HIGH                       ; 0                        ; Untyped                ;
; C5_HIGH                       ; 0                        ; Untyped                ;
; C6_HIGH                       ; 0                        ; Untyped                ;
; C7_HIGH                       ; 0                        ; Untyped                ;
; C8_HIGH                       ; 0                        ; Untyped                ;
; C9_HIGH                       ; 0                        ; Untyped                ;
; C0_LOW                        ; 0                        ; Untyped                ;
; C1_LOW                        ; 0                        ; Untyped                ;
; C2_LOW                        ; 0                        ; Untyped                ;
; C3_LOW                        ; 0                        ; Untyped                ;
; C4_LOW                        ; 0                        ; Untyped                ;
; C5_LOW                        ; 0                        ; Untyped                ;
; C6_LOW                        ; 0                        ; Untyped                ;
; C7_LOW                        ; 0                        ; Untyped                ;
; C8_LOW                        ; 0                        ; Untyped                ;
; C9_LOW                        ; 0                        ; Untyped                ;
; C0_INITIAL                    ; 0                        ; Untyped                ;
; C1_INITIAL                    ; 0                        ; Untyped                ;
; C2_INITIAL                    ; 0                        ; Untyped                ;
; C3_INITIAL                    ; 0                        ; Untyped                ;
; C4_INITIAL                    ; 0                        ; Untyped                ;
; C5_INITIAL                    ; 0                        ; Untyped                ;
; C6_INITIAL                    ; 0                        ; Untyped                ;
; C7_INITIAL                    ; 0                        ; Untyped                ;
; C8_INITIAL                    ; 0                        ; Untyped                ;
; C9_INITIAL                    ; 0                        ; Untyped                ;
; C0_MODE                       ; BYPASS                   ; Untyped                ;
; C1_MODE                       ; BYPASS                   ; Untyped                ;
; C2_MODE                       ; BYPASS                   ; Untyped                ;
; C3_MODE                       ; BYPASS                   ; Untyped                ;
; C4_MODE                       ; BYPASS                   ; Untyped                ;
; C5_MODE                       ; BYPASS                   ; Untyped                ;
; C6_MODE                       ; BYPASS                   ; Untyped                ;
; C7_MODE                       ; BYPASS                   ; Untyped                ;
; C8_MODE                       ; BYPASS                   ; Untyped                ;
; C9_MODE                       ; BYPASS                   ; Untyped                ;
; C0_PH                         ; 0                        ; Untyped                ;
; C1_PH                         ; 0                        ; Untyped                ;
; C2_PH                         ; 0                        ; Untyped                ;
; C3_PH                         ; 0                        ; Untyped                ;
; C4_PH                         ; 0                        ; Untyped                ;
; C5_PH                         ; 0                        ; Untyped                ;
; C6_PH                         ; 0                        ; Untyped                ;
; C7_PH                         ; 0                        ; Untyped                ;
; C8_PH                         ; 0                        ; Untyped                ;
; C9_PH                         ; 0                        ; Untyped                ;
; L0_HIGH                       ; 1                        ; Untyped                ;
; L1_HIGH                       ; 1                        ; Untyped                ;
; G0_HIGH                       ; 1                        ; Untyped                ;
; G1_HIGH                       ; 1                        ; Untyped                ;
; G2_HIGH                       ; 1                        ; Untyped                ;
; G3_HIGH                       ; 1                        ; Untyped                ;
; E0_HIGH                       ; 1                        ; Untyped                ;
; E1_HIGH                       ; 1                        ; Untyped                ;
; E2_HIGH                       ; 1                        ; Untyped                ;
; E3_HIGH                       ; 1                        ; Untyped                ;
; L0_LOW                        ; 1                        ; Untyped                ;
; L1_LOW                        ; 1                        ; Untyped                ;
; G0_LOW                        ; 1                        ; Untyped                ;
; G1_LOW                        ; 1                        ; Untyped                ;
; G2_LOW                        ; 1                        ; Untyped                ;
; G3_LOW                        ; 1                        ; Untyped                ;
; E0_LOW                        ; 1                        ; Untyped                ;
; E1_LOW                        ; 1                        ; Untyped                ;
; E2_LOW                        ; 1                        ; Untyped                ;
; E3_LOW                        ; 1                        ; Untyped                ;
; L0_INITIAL                    ; 1                        ; Untyped                ;
; L1_INITIAL                    ; 1                        ; Untyped                ;
; G0_INITIAL                    ; 1                        ; Untyped                ;
; G1_INITIAL                    ; 1                        ; Untyped                ;
; G2_INITIAL                    ; 1                        ; Untyped                ;
; G3_INITIAL                    ; 1                        ; Untyped                ;
; E0_INITIAL                    ; 1                        ; Untyped                ;
; E1_INITIAL                    ; 1                        ; Untyped                ;
; E2_INITIAL                    ; 1                        ; Untyped                ;
; E3_INITIAL                    ; 1                        ; Untyped                ;
; L0_MODE                       ; BYPASS                   ; Untyped                ;
; L1_MODE                       ; BYPASS                   ; Untyped                ;
; G0_MODE                       ; BYPASS                   ; Untyped                ;
; G1_MODE                       ; BYPASS                   ; Untyped                ;
; G2_MODE                       ; BYPASS                   ; Untyped                ;
; G3_MODE                       ; BYPASS                   ; Untyped                ;
; E0_MODE                       ; BYPASS                   ; Untyped                ;
; E1_MODE                       ; BYPASS                   ; Untyped                ;
; E2_MODE                       ; BYPASS                   ; Untyped                ;
; E3_MODE                       ; BYPASS                   ; Untyped                ;
; L0_PH                         ; 0                        ; Untyped                ;
; L1_PH                         ; 0                        ; Untyped                ;
; G0_PH                         ; 0                        ; Untyped                ;
; G1_PH                         ; 0                        ; Untyped                ;
; G2_PH                         ; 0                        ; Untyped                ;
; G3_PH                         ; 0                        ; Untyped                ;
; E0_PH                         ; 0                        ; Untyped                ;
; E1_PH                         ; 0                        ; Untyped                ;
; E2_PH                         ; 0                        ; Untyped                ;
; E3_PH                         ; 0                        ; Untyped                ;
; M_PH                          ; 0                        ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                ;
; CLK0_COUNTER                  ; G0                       ; Untyped                ;
; CLK1_COUNTER                  ; G0                       ; Untyped                ;
; CLK2_COUNTER                  ; G0                       ; Untyped                ;
; CLK3_COUNTER                  ; G0                       ; Untyped                ;
; CLK4_COUNTER                  ; G0                       ; Untyped                ;
; CLK5_COUNTER                  ; G0                       ; Untyped                ;
; CLK6_COUNTER                  ; E0                       ; Untyped                ;
; CLK7_COUNTER                  ; E1                       ; Untyped                ;
; CLK8_COUNTER                  ; E2                       ; Untyped                ;
; CLK9_COUNTER                  ; E3                       ; Untyped                ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                ;
; M_TIME_DELAY                  ; 0                        ; Untyped                ;
; N_TIME_DELAY                  ; 0                        ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                ;
; VCO_POST_SCALE                ; 0                        ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10 FPGA              ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                ;
; PORT_CLK3                     ; PORT_USED                ; Untyped                ;
; PORT_CLK4                     ; PORT_USED                ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                ;
; CBXI_PARAMETER                ; syspll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                ;
; DEVICE_FAMILY                 ; MAX 10 FPGA              ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE         ;
+-------------------------------+--------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_ipl_memory:ipl_memory ;
+----------------+-------------------------+------------------------------------------------+
; Parameter Name ; Value                   ; Type                                           ;
+----------------+-------------------------+------------------------------------------------+
; INIT_FILE      ; testcore_ipl_memory.hex ; String                                         ;
+----------------+-------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                 ;
+------------------------------------+-------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                              ;
; WIDTH_A                            ; 32                      ; Signed Integer                                       ;
; WIDTHAD_A                          ; 11                      ; Signed Integer                                       ;
; NUMWORDS_A                         ; 2048                    ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                              ;
; WIDTH_B                            ; 1                       ; Untyped                                              ;
; WIDTHAD_B                          ; 1                       ; Untyped                                              ;
; NUMWORDS_B                         ; 1                       ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                              ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                              ;
; INIT_FILE                          ; testcore_ipl_memory.hex ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 2048                    ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                              ;
; DEVICE_FAMILY                      ; MAX 10 FPGA             ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_ffc1         ; Untyped                                              ;
+------------------------------------+-------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_onchip_flash:onchip_flash_0 ;
+-----------------------------+------------------+----------------------------------------------+
; Parameter Name              ; Value            ; Type                                         ;
+-----------------------------+------------------+----------------------------------------------+
; DEVICE_FAMILY               ; MAX 10 FPGA      ; String                                       ;
; PART_NAME                   ; 10M08SAE144C8GES ; String                                       ;
; IS_DUAL_BOOT                ; False            ; String                                       ;
; INIT_FILENAME               ;                  ; String                                       ;
; DEVICE_ID                   ; 08               ; String                                       ;
; INIT_FILENAME_SIM           ;                  ; String                                       ;
; READ_AND_WRITE_MODE         ; 1                ; Signed Integer                               ;
; WRAPPING_BURST_MODE         ; 0                ; Signed Integer                               ;
; DATA_WIDTH                  ; 32               ; Signed Integer                               ;
; AVMM_DATA_ADDR_WIDTH        ; 13               ; Signed Integer                               ;
; AVMM_DATA_BURSTCOUNT_WIDTH  ; 4                ; Signed Integer                               ;
; FLASH_ADDR_WIDTH            ; 23               ; Signed Integer                               ;
; FLASH_SEQ_READ_DATA_COUNT   ; 2                ; Signed Integer                               ;
; FLASH_READ_CYCLE_MAX_INDEX  ; 3                ; Signed Integer                               ;
; FLASH_ADDR_ALIGNMENT_BITS   ; 1                ; Signed Integer                               ;
; FLASH_RESET_CYCLE_MAX_INDEX ; 25               ; Signed Integer                               ;
; MIN_VALID_ADDR              ; 512              ; Signed Integer                               ;
; MAX_VALID_ADDR              ; 8703             ; Signed Integer                               ;
; MIN_UFM_VALID_ADDR          ; 512              ; Signed Integer                               ;
; MAX_UFM_VALID_ADDR          ; 8703             ; Signed Integer                               ;
; SECTOR1_START_ADDR          ; 512              ; Signed Integer                               ;
; SECTOR1_END_ADDR            ; 4607             ; Signed Integer                               ;
; SECTOR2_START_ADDR          ; 4608             ; Signed Integer                               ;
; SECTOR2_END_ADDR            ; 8703             ; Signed Integer                               ;
; SECTOR3_START_ADDR          ; 0                ; Signed Integer                               ;
; SECTOR3_END_ADDR            ; 0                ; Signed Integer                               ;
; SECTOR4_START_ADDR          ; 0                ; Signed Integer                               ;
; SECTOR4_END_ADDR            ; 0                ; Signed Integer                               ;
; SECTOR5_START_ADDR          ; 0                ; Signed Integer                               ;
; SECTOR5_END_ADDR            ; 0                ; Signed Integer                               ;
; SECTOR_READ_PROTECTION_MODE ; 28               ; Signed Integer                               ;
+-----------------------------+------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AVMM_CSR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller ;
+-------------------------------------+----------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value    ; Type                                                                                                       ;
+-------------------------------------+----------+------------------------------------------------------------------------------------------------------------+
; READ_AND_WRITE_MODE                 ; 1        ; Signed Integer                                                                                             ;
; WRAPPING_BURST_MODE                 ; 0        ; Signed Integer                                                                                             ;
; DATA_WIDTH                          ; 32       ; Signed Integer                                                                                             ;
; AVMM_DATA_ADDR_WIDTH                ; 13       ; Signed Integer                                                                                             ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 4        ; Signed Integer                                                                                             ;
; FLASH_ADDR_WIDTH                    ; 23       ; Signed Integer                                                                                             ;
; FLASH_SEQ_READ_DATA_COUNT           ; 2        ; Signed Integer                                                                                             ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 3        ; Signed Integer                                                                                             ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 1        ; Signed Integer                                                                                             ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 25       ; Signed Integer                                                                                             ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 112      ; Signed Integer                                                                                             ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 40603248 ; Signed Integer                                                                                             ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 35382    ; Signed Integer                                                                                             ;
; MIN_VALID_ADDR                      ; 512      ; Signed Integer                                                                                             ;
; MAX_VALID_ADDR                      ; 8703     ; Signed Integer                                                                                             ;
; SECTOR1_START_ADDR                  ; 512      ; Signed Integer                                                                                             ;
; SECTOR1_END_ADDR                    ; 4607     ; Signed Integer                                                                                             ;
; SECTOR2_START_ADDR                  ; 4608     ; Signed Integer                                                                                             ;
; SECTOR2_END_ADDR                    ; 8703     ; Signed Integer                                                                                             ;
; SECTOR3_START_ADDR                  ; 0        ; Signed Integer                                                                                             ;
; SECTOR3_END_ADDR                    ; 0        ; Signed Integer                                                                                             ;
; SECTOR4_START_ADDR                  ; 0        ; Signed Integer                                                                                             ;
; SECTOR4_END_ADDR                    ; 0        ; Signed Integer                                                                                             ;
; SECTOR5_START_ADDR                  ; 0        ; Signed Integer                                                                                             ;
; SECTOR5_END_ADDR                    ; 0        ; Signed Integer                                                                                             ;
; SECTOR_READ_PROTECTION_MODE         ; 28       ; Signed Integer                                                                                             ;
+-------------------------------------+----------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                                                      ;
; LPM_DIRECTION          ; LEFT        ; Untyped                                                                                                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                                                                                             ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY          ; MAX 10 FPGA ; Untyped                                                                                                                                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                      ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10 FPGA ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_7k21 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10 FPGA ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_7k21 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_avalon_mm_bridge:peripheral_bridge ;
+-------------------+-------+--------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                           ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                           ;
; HDL_ADDR_WIDTH    ; 16    ; Signed Integer                                                           ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                           ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                           ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                           ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                           ;
+-------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                              ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------+
; clkdiv                          ; 4     ; Signed Integer                                                                                    ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                    ;
; tsclksel                        ; 1     ; Signed Integer                                                                                    ;
; prescalar                       ; 0     ; Signed Integer                                                                                    ;
; refsel                          ; 1     ; Signed Integer                                                                                    ;
; device_partname_fivechar_prefix ; 10M08 ; String                                                                                            ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                    ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                    ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                        ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 4     ; Signed Integer                                                                                                                              ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                              ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                              ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                              ;
; refsel                          ; 1     ; Signed Integer                                                                                                                              ;
; device_partname_fivechar_prefix ; 10M08 ; String                                                                                                                                      ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                              ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                              ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M08 ; String                                                                                                                                                                            ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                    ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                 ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 4     ; Signed Integer                                                                                                                                                                                       ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                       ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                       ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                       ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                                                                       ;
; device_partname_fivechar_prefix ; 10M08 ; String                                                                                                                                                                                               ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                       ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                       ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; CSD_LENGTH     ; 7     ; Signed Integer                                                                                                         ;
; CSD_SLOT_0     ; 00001 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_1     ; 00010 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_2     ; 00011 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_3     ; 00100 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_4     ; 00101 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_5     ; 00110 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_6     ; 10001 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_7     ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_8     ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_9     ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_10    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_11    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_12    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_13    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_14    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_15    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_16    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_17    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_18    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_19    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_20    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_21    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_22    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_23    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_24    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_25    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_26    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_27    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_28    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_29    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_30    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_31    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_32    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_33    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_34    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_35    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_36    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_37    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_38    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_39    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_40    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_41    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_42    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_43    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_44    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_45    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_46    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_47    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_48    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_49    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_50    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_51    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_52    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_53    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_54    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_55    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_56    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_57    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_58    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_59    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_60    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_61    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_62    ; 00000 ; Unsigned Binary                                                                                                        ;
; CSD_SLOT_63    ; 00000 ; Unsigned Binary                                                                                                        ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CSD_LENGTH     ; 7     ; Signed Integer                                                                                                                                                      ;
; CSD_ASIZE      ; 3     ; Signed Integer                                                                                                                                                      ;
; CSD_SLOT_0     ; 00001 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_1     ; 00010 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_2     ; 00011 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_3     ; 00100 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_4     ; 00101 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_5     ; 00110 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_6     ; 10001 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_7     ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_8     ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_9     ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_10    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_11    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_12    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_13    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_14    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_15    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_16    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_17    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_18    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_19    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_20    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_21    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_22    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_23    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_24    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_25    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_26    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_27    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_28    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_29    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_30    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_31    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_32    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_33    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_34    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_35    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_36    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_37    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_38    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_39    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_40    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_41    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_42    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_43    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_44    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_45    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_46    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_47    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_48    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_49    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_50    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_51    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_52    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_53    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_54    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_55    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_56    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_57    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_58    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_59    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_60    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_61    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_62    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
; CSD_SLOT_63    ; 00000 ; Unsigned Binary                                                                                                                                                     ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY                      ; MAX 10 FPGA          ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_tjs1      ; Untyped                                                                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                         ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 10          ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 18          ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                      ;
; LATENCY                                        ; 0           ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; MAX 10 FPGA ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ovm    ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                      ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                         ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 10          ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 18          ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                      ;
; LATENCY                                        ; 0           ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; MAX 10 FPGA ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ovm    ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                      ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                         ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 10          ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 18          ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                      ;
; LATENCY                                        ; 0           ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; MAX 10 FPGA ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ovm    ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                      ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                         ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                               ;
; LPM_WIDTHB                                     ; 10          ; Signed Integer                                                                               ;
; LPM_WIDTHP                                     ; 18          ; Signed Integer                                                                               ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                      ;
; LATENCY                                        ; 0           ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; MAX 10 FPGA ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_ovm    ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                      ;
+------------------------------------------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                           ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                 ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                 ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                                                 ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10 FPGA ; Untyped                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                        ;
; CBXI_PARAMETER                                 ; mult_g5n    ; Untyped                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                        ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                           ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                 ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                 ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                                                 ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10 FPGA ; Untyped                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                        ;
; CBXI_PARAMETER                                 ; mult_g5n    ; Untyped                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                        ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                           ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                 ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                 ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                                                 ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10 FPGA ; Untyped                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                        ;
; CBXI_PARAMETER                                 ; mult_g5n    ; Untyped                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                        ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                           ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                 ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                 ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                                                 ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10 FPGA ; Untyped                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                        ;
; CBXI_PARAMETER                                 ; mult_g5n    ; Untyped                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                        ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                           ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                 ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                 ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                                                 ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10 FPGA ; Untyped                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                        ;
; CBXI_PARAMETER                                 ; mult_g5n    ; Untyped                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                        ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                           ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTHA                                     ; 8           ; Signed Integer                                                                                 ;
; LPM_WIDTHB                                     ; 8           ; Signed Integer                                                                                 ;
; LPM_WIDTHP                                     ; 16          ; Signed Integer                                                                                 ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                        ;
; LPM_WIDTHS                                     ; 1           ; Untyped                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                                                                                        ;
; LPM_PIPELINE                                   ; 0           ; Untyped                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                        ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10 FPGA ; Untyped                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                        ;
; CBXI_PARAMETER                                 ; mult_g5n    ; Untyped                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                        ;
+------------------------------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|avalonif_mmcdma:mmcdma ;
+-----------------+----------+------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                 ;
+-----------------+----------+------------------------------------------------------+
; systemclockinfo ; 40000000 ; Signed Integer                                       ;
+-----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif ;
+-----------------+----------+---------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                      ;
+-----------------+----------+---------------------------------------------------------------------------+
; systemclockinfo ; 40000000 ; Signed Integer                                                            ;
+-----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                     ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                     ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; MAX 10 FPGA          ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_d0o1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|vga_component:vga ;
+-----------------+-------+----------------------------------------------------+
; Parameter Name  ; Value ; Type                                               ;
+-----------------+-------+----------------------------------------------------+
; lineoffsetbytes ; 2048  ; Signed Integer                                     ;
; h_total         ; 794   ; Signed Integer                                     ;
; h_sync          ; 96    ; Signed Integer                                     ;
; h_backp         ; 48    ; Signed Integer                                     ;
; h_active        ; 640   ; Signed Integer                                     ;
; v_total         ; 525   ; Signed Integer                                     ;
; v_sync          ; 2     ; Signed Integer                                     ;
; v_backp         ; 33    ; Signed Integer                                     ;
; v_active        ; 480   ; Signed Integer                                     ;
+-----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|vga_component:vga|vga_syncgen:U0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; h_total        ; 794   ; Signed Integer                                                     ;
; h_sync         ; 96    ; Signed Integer                                                     ;
; h_backp        ; 48    ; Signed Integer                                                     ;
; h_active       ; 640   ; Signed Integer                                                     ;
; v_total        ; 525   ; Signed Integer                                                     ;
; v_sync         ; 2     ; Signed Integer                                                     ;
; v_backp        ; 33    ; Signed Integer                                                     ;
; v_active       ; 480   ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|vga_component:vga|vga_avm:U1 ;
+-----------------+-------+---------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                          ;
+-----------------+-------+---------------------------------------------------------------+
; burstcycle      ; 320   ; Signed Integer                                                ;
; lineoffsetbytes ; 2048  ; Signed Integer                                                ;
+-----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; MAX 10 FPGA          ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ddj1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_customins_master_translator:nios2_gen2_f_custom_instruction_master_translator ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 0     ; Signed Integer                                                                                                  ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_customins_slave_translator:nios2_gen2_f_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 3     ; Signed Integer                                                                                                                   ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                                   ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_f_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_f_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W             ; 10    ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                      ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 12    ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_f_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 4     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 6     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_bridge_s0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 97    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 97    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 95    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 95    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 111   ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 108   ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 104   ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 104   ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 96    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 107   ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 105   ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 88    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 91    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 89    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 93    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 92    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 98    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 103   ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 112   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 113   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 114   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 116   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 117   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 12    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 97    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 97    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 95    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 95    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 111   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 108   ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 104   ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 104   ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 96    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 107   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 105   ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 88    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 91    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 89    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 93    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 92    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 98    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 103   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 112   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 113   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 114   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 116   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 117   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 12    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 97    ; Signed Integer                                                                                              ;
; PKT_QOS_L                 ; 97    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 95    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 95    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 94    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 94    ; Signed Integer                                                                                              ;
; PKT_CACHE_H               ; 111   ; Signed Integer                                                                                              ;
; PKT_CACHE_L               ; 108   ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_H           ; 104   ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_L           ; 104   ; Signed Integer                                                                                              ;
; PKT_BEGIN_BURST           ; 96    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 107   ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 105   ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 88    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 91    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 89    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_H          ; 93    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_L          ; 92    ; Signed Integer                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 98    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 103   ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 112   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 113   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 114   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 116   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 117   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W           ; 12    ; Signed Integer                                                                                              ;
; ID                        ; 2     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_W            ; 12    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 96    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 98    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 103   ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 88    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 107   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 105   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 113   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 112   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 91    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 89    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 114   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 116   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 117   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 118   ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 118   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 96    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 98    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 103   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 88    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 107   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 105   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 113   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 112   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 91    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 89    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 114   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 116   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 117   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 118   ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 118   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 96    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 98    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 103   ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 88    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 107   ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 105   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 113   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 112   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 91    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 89    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 114   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 116   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 117   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 6     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 118   ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 118   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 78    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 82    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 80    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 83    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 70    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 68    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 67    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 73    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 71    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 96    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 98    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 103   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 88    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 107   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 105   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 113   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 112   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 91    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 89    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 114   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 116   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 117   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 118   ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 118   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|testcore_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|testcore_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_002:router_002|testcore_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_003|testcore_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_004|testcore_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_005|testcore_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_006:router_006|testcore_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_007:router_007|testcore_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 103   ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 98    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 117   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                            ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 103   ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 98    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 117   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                     ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 78    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 67    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 70    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 74    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 73    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 71    ; Signed Integer                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                         ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                         ;
; OUT_BURSTWRAP_H           ; 70    ; Signed Integer                                                                                                         ;
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 78    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 67    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 70    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 68    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 75    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 74    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 73    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 71    ; Signed Integer                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ADAPTER_VERSION           ; 13_1  ; String                                                                                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 70    ; Signed Integer                                                                                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 78    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 67    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 70    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 68    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 75    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 74    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 73    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 71    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; OUT_BURSTWRAP_H           ; 70    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 12    ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                         ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 67    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 68    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 70    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 71    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 73    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 94    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 95    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 74    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 75    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 96    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 98    ; Signed Integer                                                                                                         ;
; IN_ST_DATA_W                  ; 99    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 89    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 91    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 112   ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 113   ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 92    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 93    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 114   ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 116   ; Signed Integer                                                                                                         ;
; OUT_ST_DATA_W                 ; 117   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                   ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 85    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 86    ; Signed Integer                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 88    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 89    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 91    ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 112   ; Signed Integer                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 113   ; Signed Integer                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 92    ; Signed Integer                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 93    ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 114   ; Signed Integer                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 116   ; Signed Integer                                                                                                         ;
; IN_ST_DATA_W                  ; 117   ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                         ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 67    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 71    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 73    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 74    ; Signed Integer                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 75    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                         ;
; OUT_ST_DATA_W                 ; 99    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                         ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 117   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 5     ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:peripheral_bridge_m0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_flash_0_csr_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 7     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 2     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 2     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|testcore_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_001|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_002|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_003|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_004|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_005:router_005|testcore_mm_interconnect_1_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_006|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_007|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_008|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_009|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                 ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+-------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                          ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                          ;
+--------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                              ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                              ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003 ;
+--------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                              ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004 ;
+--------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                              ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testcore:inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; reset_level    ; '1'   ; Enumerated                             ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                 ;
; clock_edge     ; '1'   ; Enumerated                                                 ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                 ;
; clock_edge     ; '1'   ; Enumerated                                                 ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                 ;
; clock_edge     ; '1'   ; Enumerated                                                 ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; reset_level    ; '1'   ; Enumerated                                                   ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; MAX 10 FPGA  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_0re ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_N|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; MAX 10 FPGA  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_0re ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_P|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; MAX 10 FPGA  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_0re ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX1_N|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; MAX 10 FPGA  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_0re ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_P|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; MAX 10 FPGA  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_0re ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX2_N|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; MAX 10 FPGA  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_0re ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_P|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; MAX 10 FPGA  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_0re ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TXC_N|altddio_out:altddio_out_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                    ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                          ;
; WIDTH                  ; 1            ; Signed Integer                                                                                          ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                 ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                 ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                 ;
; DEVICE_FAMILY          ; MAX 10 FPGA  ; Untyped                                                                                                 ;
; CBXI_PARAMETER         ; ddio_out_0re ; Untyped                                                                                                 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; syspll:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                     ;
; Entity Instance                           ; testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                             ;
; Entity Instance                           ; testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                              ;
; Entity Instance                           ; testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                             ;
; Entity Instance                           ; testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                             ;
; Entity Instance            ; testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg ;
;     -- LPM_WIDTH           ; 32                                                                                                                                            ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                   ;
; Entity Instance            ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
; Entity Instance            ; testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                           ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                            ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 10                                                                                                               ;
; Entity Instance                       ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 10                                                                                                               ;
;     -- LPM_WIDTHP                     ; 18                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 10                                                                                                               ;
;     -- LPM_WIDTHP                     ; 18                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 10                                                                                                               ;
;     -- LPM_WIDTHP                     ; 18                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 10                                                                                                               ;
;     -- LPM_WIDTHP                     ; 18                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                ;
;     -- LPM_WIDTHP                     ; 16                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                ;
;     -- LPM_WIDTHP                     ; 16                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                ;
;     -- LPM_WIDTHP                     ; 16                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                ;
;     -- LPM_WIDTHP                     ; 16                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                ;
;     -- LPM_WIDTHP                     ; 16                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                ;
;     -- LPM_WIDTHP                     ; 16                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_005:router_005|testcore_mm_interconnect_1_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_001|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|testcore_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:vga_s1_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                    ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                 ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                            ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                              ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                         ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_flash_0_csr_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                     ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                         ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                    ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                              ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                         ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                              ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                         ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                 ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                        ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                  ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                             ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                     ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_flash_0_csr_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                              ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                         ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                  ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                             ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                       ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                  ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:peripheral_bridge_m0_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                          ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                             ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[12]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                             ;
; b[12..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                             ;
; diff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                               ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                          ;
; b[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                          ;
; diff[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                   ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                               ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                          ;
; b[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                          ;
; diff[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                   ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                               ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                          ;
; b[12..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                          ;
; diff[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                   ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                               ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                          ;
; b[12..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                          ;
; diff[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                   ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                               ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                          ;
; b[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                          ;
; diff[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                   ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[11..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
; d[1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                ;
; d[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                         ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                         ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                         ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                         ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                         ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                               ;
; out_data[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_007:router_007|testcore_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_006:router_006|testcore_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_003|testcore_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_002:router_002|testcore_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|testcore_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|testcore_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:peripheral_bridge_s0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                       ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                        ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                  ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                 ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                           ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                          ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                            ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_instruction_master_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                   ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_bridge_s0_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                           ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                    ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                               ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_f_debug_mem_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_f_data_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_f_instruction_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|altera_customins_slave_translator:nios2_gen2_f_custom_instruction_master_multi_slave_translator0" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                          ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                           ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                           ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                           ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect:nios2_gen2_f_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                 ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                                                  ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|altera_customins_master_translator:nios2_gen2_f_custom_instruction_master_translator" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; ci_slave_result         ; Output ; Info     ; Explicitly unconnected                                                           ;
; comb_ci_master_result   ; Input  ; Info     ; Explicitly unconnected                                                           ;
; ci_slave_dataa          ; Input  ; Info     ; Stuck at GND                                                                     ;
; ci_slave_datab          ; Input  ; Info     ; Stuck at GND                                                                     ;
; ci_slave_n              ; Input  ; Info     ; Stuck at GND                                                                     ;
; ci_slave_readra         ; Input  ; Info     ; Stuck at GND                                                                     ;
; ci_slave_readrb         ; Input  ; Info     ; Stuck at GND                                                                     ;
; ci_slave_writerc        ; Input  ; Info     ; Stuck at GND                                                                     ;
; ci_slave_a              ; Input  ; Info     ; Stuck at GND                                                                     ;
; ci_slave_b              ; Input  ; Info     ; Stuck at GND                                                                     ;
; ci_slave_c              ; Input  ; Info     ; Stuck at GND                                                                     ;
; ci_slave_ipending       ; Input  ; Info     ; Stuck at GND                                                                     ;
; ci_slave_estatus        ; Input  ; Info     ; Stuck at GND                                                                     ;
; comb_ci_master_dataa    ; Output ; Info     ; Explicitly unconnected                                                           ;
; comb_ci_master_datab    ; Output ; Info     ; Explicitly unconnected                                                           ;
; comb_ci_master_n        ; Output ; Info     ; Explicitly unconnected                                                           ;
; comb_ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                                           ;
; comb_ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                                           ;
; comb_ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                                           ;
; comb_ci_master_a        ; Output ; Info     ; Explicitly unconnected                                                           ;
; comb_ci_master_b        ; Output ; Info     ; Explicitly unconnected                                                           ;
; comb_ci_master_c        ; Output ; Info     ; Explicitly unconnected                                                           ;
; comb_ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                                           ;
; comb_ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0"                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|vga_component:vga|vga_avm:U1"                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ready            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video_pixelvalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|vga_component:vga|vga_syncgen:U0" ;
+------------+-------+----------+--------------------------------------------+
; Port       ; Type  ; Severity ; Details                                    ;
+------------+-------+----------+--------------------------------------------+
; dither_ena ; Input ; Info     ; Stuck at GND                               ;
+------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif" ;
+------------+-------+----------+-------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                               ;
+------------+-------+----------+-------------------------------------------------------+
; chipselect ; Input ; Info     ; Stuck at VCC                                          ;
; read       ; Input ; Info     ; Stuck at VCC                                          ;
+------------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1" ;
+-------------+-------+----------+-------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                       ;
+-------------+-------+----------+-------------------------------------------------------------------------------+
; datab[9..8] ; Input ; Info     ; Stuck at VCC                                                                  ;
; datab[5..4] ; Input ; Info     ; Stuck at GND                                                                  ;
; datab[2..1] ; Input ; Info     ; Stuck at GND                                                                  ;
; datab[7]    ; Input ; Info     ; Stuck at GND                                                                  ;
; datab[6]    ; Input ; Info     ; Stuck at VCC                                                                  ;
; datab[3]    ; Input ; Info     ; Stuck at VCC                                                                  ;
; datab[0]    ; Input ; Info     ; Stuck at VCC                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1" ;
+-------------+-------+----------+-------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                       ;
+-------------+-------+----------+-------------------------------------------------------------------------------+
; datab[9..7] ; Input ; Info     ; Stuck at VCC                                                                  ;
; datab[2..0] ; Input ; Info     ; Stuck at GND                                                                  ;
; datab[6]    ; Input ; Info     ; Stuck at GND                                                                  ;
; datab[5]    ; Input ; Info     ; Stuck at VCC                                                                  ;
; datab[4]    ; Input ; Info     ; Stuck at GND                                                                  ;
; datab[3]    ; Input ; Info     ; Stuck at VCC                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0"         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; datab[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[2..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[4..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[9]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[8]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[7]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0"         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; datab[8..6]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[2..1]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[5..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[9]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                         ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic"                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; nosc_ena ; Input ; Info     ; Stuck at GND                                                                                       ;
; par_en   ; Input ; Info     ; Stuck at VCC                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f"                                                                       ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; A_ci_multi_estatus  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_ipending ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; A_ci_multi_status   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 98                          ;
; cycloneiii_ff         ; 5112                        ;
;     CLR               ; 1133                        ;
;     CLR SCLR          ; 22                          ;
;     CLR SCLR SLD      ; 6                           ;
;     CLR SLD           ; 59                          ;
;     ENA               ; 618                         ;
;     ENA CLR           ; 2299                        ;
;     ENA CLR SCLR      ; 97                          ;
;     ENA CLR SCLR SLD  ; 24                          ;
;     ENA CLR SLD       ; 146                         ;
;     ENA SCLR          ; 20                          ;
;     ENA SLD           ; 38                          ;
;     SCLR              ; 26                          ;
;     SLD               ; 53                          ;
;     plain             ; 571                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 6968                        ;
;     arith             ; 861                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 454                         ;
;         3 data inputs ; 405                         ;
;     normal            ; 6107                        ;
;         0 data inputs ; 25                          ;
;         1 data inputs ; 136                         ;
;         2 data inputs ; 813                         ;
;         3 data inputs ; 1532                        ;
;         4 data inputs ; 3601                        ;
; cycloneiii_mac_mult   ; 14                          ;
; cycloneiii_mac_out    ; 14                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 322                         ;
; fiftyfivenm_adcblock  ; 1                           ;
; fiftyfivenm_ddio_out  ; 8                           ;
; fiftyfivenm_unvm      ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 10.50                       ;
; Average LUT depth     ; 3.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:48     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.2 Build 209 09/17/2014 SJ Web Edition
    Info: Processing started: Sun Nov 16 01:40:19 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off niostest_top -c niostest_top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file vga_component/dvi_tx_pdiff/tmds_encoder.vhd
    Info (12022): Found design unit 1: tmds_encoder-RTL
    Info (12023): Found entity 1: tmds_encoder
Info (12021): Found 2 design units, including 1 entities, in source file vga_component/dvi_tx_pdiff/pdiff_transmitter.vhd
    Info (12022): Found design unit 1: pdiff_transmitter-RTL
    Info (12023): Found entity 1: pdiff_transmitter
Info (12021): Found 2 design units, including 1 entities, in source file vga_component/dvi_tx_pdiff/dvi_tx_pdiff.vhd
    Info (12022): Found design unit 1: dvi_tx_pdiff-RTL
    Info (12023): Found entity 1: dvi_tx_pdiff
Info (12021): Found 2 design units, including 1 entities, in source file vga_component/dvi_tx_pdiff/ddio_out_cyclone3.vhd
    Info (12022): Found design unit 1: ddio_out_cyclone3-SYN
    Info (12023): Found entity 1: ddio_out_cyclone3
Info (12021): Found 2 design units, including 1 entities, in source file syspll.vhd
    Info (12022): Found design unit 1: syspll-SYN
    Info (12023): Found entity 1: syspll
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/testcore.v
    Info (12023): Found entity 1: testcore
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_irq_mapper.sv
    Info (12023): Found entity 1: testcore_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_1.v
    Info (12023): Found entity 1: testcore_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file testcore/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_1_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_1_rsp_demux_004.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_1_rsp_demux_004
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_1_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_1_cmd_mux_004.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_1_cmd_mux_004
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_1_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_1_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file testcore/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_1_router_005.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_1_router_005_default_decode
    Info (12023): Found entity 2: testcore_mm_interconnect_1_router_005
Info (12021): Found 2 design units, including 2 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_1_router_001_default_decode
    Info (12023): Found entity 2: testcore_mm_interconnect_1_router_001
Info (12021): Found 2 design units, including 2 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_1_router_default_decode
    Info (12023): Found entity 2: testcore_mm_interconnect_1_router
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0.v
    Info (12023): Found entity 1: testcore_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_rsp_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_rsp_demux_004
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_rsp_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_cmd_mux_004
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_cmd_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_cmd_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_cmd_demux
Info (12021): Found 7 design units, including 7 entities, in source file testcore/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full_13_1
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 6 design units, including 6 entities, in source file testcore/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
    Info (12023): Found entity 2: altera_merlin_burst_adapter_full_new
    Info (12023): Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new
    Info (12023): Found entity 4: top_wrap_and_default_conveters
    Info (12023): Found entity 5: top_wrap_incr_and_default_conveters
    Info (12023): Found entity 6: top_incr_and_default_conveters
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 2 design units, including 2 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_router_007_default_decode
    Info (12023): Found entity 2: testcore_mm_interconnect_0_router_007
Info (12021): Found 2 design units, including 2 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_router_006_default_decode
    Info (12023): Found entity 2: testcore_mm_interconnect_0_router_006
Info (12021): Found 2 design units, including 2 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: testcore_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: testcore_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: testcore_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file testcore/synthesis/submodules/testcore_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: testcore_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: testcore_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/vga_component.vhd
    Info (12022): Found design unit 1: vga_component-RTL
    Info (12023): Found entity 1: vga_component
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/vga_avm.vhd
    Info (12022): Found design unit 1: vga_avm-RTL
    Info (12023): Found entity 1: vga_avm
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/vga_linebuffer.vhd
    Info (12022): Found design unit 1: vga_linebuffer-SYN
    Info (12023): Found entity 1: vga_linebuffer
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/vga_syncgen.vhd
    Info (12022): Found design unit 1: vga_syncgen-RTL
    Info (12023): Found entity 1: vga_syncgen
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/avalonif_mmcdma.vhd
    Info (12022): Found design unit 1: avalonif_mmcdma-RTL
    Info (12023): Found entity 1: avalonif_mmcdma
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/avalonif_mmc.vhd
    Info (12022): Found design unit 1: avalonif_mmc-RTL
    Info (12023): Found entity 1: avalonif_mmc
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/dmamem.vhd
    Info (12022): Found design unit 1: dmamem-SYN
    Info (12023): Found entity 1: dmamem
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/pixelsimd.vhd
    Info (12022): Found design unit 1: pixelsimd-RTL
    Info (12023): Found entity 1: pixelsimd
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/pixelsimd_blend_u8.vhd
    Info (12022): Found design unit 1: pixelsimd_blend_u8-RTL
    Info (12023): Found entity 1: pixelsimd_blend_u8
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/pixelsimd_mult_s8xs10.vhd
    Info (12022): Found design unit 1: pixelsimd_mult_s8xs10-SYN
    Info (12023): Found entity 1: pixelsimd_mult_s8xs10
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/pixelsimd_mult_u8xu8.vhd
    Info (12022): Found design unit 1: pixelsimd_mult_u8xu8-SYN
    Info (12023): Found entity 1: pixelsimd_mult_u8xu8
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/pixelsimd_sat_u8.vhd
    Info (12022): Found design unit 1: pixelsimd_sat_u8-RTL
    Info (12023): Found entity 1: pixelsimd_sat_u8
Info (12021): Found 2 design units, including 1 entities, in source file testcore/synthesis/submodules/pixelsimd_yuvdec.vhd
    Info (12022): Found design unit 1: pixelsimd_yuvdec-RTL
    Info (12023): Found entity 1: pixelsimd_yuvdec
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_modular_adc_0.v
    Info (12023): Found entity 1: testcore_modular_adc_0
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper
Info (12021): Found 2 design units, including 2 entities, in source file testcore/synthesis/submodules/testcore_sdram.v
    Info (12023): Found entity 1: testcore_sdram_input_efifo_module
    Info (12023): Found entity 2: testcore_sdram
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_led.v
    Info (12023): Found entity 1: testcore_led
Info (12021): Found 5 design units, including 5 entities, in source file testcore/synthesis/submodules/testcore_jtag_uart.v
    Info (12023): Found entity 1: testcore_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: testcore_jtag_uart_scfifo_w
    Info (12023): Found entity 3: testcore_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: testcore_jtag_uart_scfifo_r
    Info (12023): Found entity 5: testcore_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_systimer.v
    Info (12023): Found entity 1: testcore_systimer
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_sysid.v
    Info (12023): Found entity 1: testcore_sysid
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_onchip_flash.v
    Info (12023): Found entity 1: altera_onchip_flash
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_data_controller
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_csr_controller
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/rtl/altera_onchip_flash_block.v
    Info (12023): Found entity 1: altera_onchip_flash_block
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_ipl_memory.v
    Info (12023): Found entity 1: testcore_ipl_memory
Info (12021): Found 27 design units, including 27 entities, in source file testcore/synthesis/submodules/testcore_nios2_gen2_f.v
    Info (12023): Found entity 1: testcore_nios2_gen2_f_ic_data_module
    Info (12023): Found entity 2: testcore_nios2_gen2_f_ic_tag_module
    Info (12023): Found entity 3: testcore_nios2_gen2_f_bht_module
    Info (12023): Found entity 4: testcore_nios2_gen2_f_register_bank_a_module
    Info (12023): Found entity 5: testcore_nios2_gen2_f_register_bank_b_module
    Info (12023): Found entity 6: testcore_nios2_gen2_f_dc_tag_module
    Info (12023): Found entity 7: testcore_nios2_gen2_f_dc_data_module
    Info (12023): Found entity 8: testcore_nios2_gen2_f_dc_victim_module
    Info (12023): Found entity 9: testcore_nios2_gen2_f_nios2_oci_debug
    Info (12023): Found entity 10: testcore_nios2_gen2_f_ociram_sp_ram_module
    Info (12023): Found entity 11: testcore_nios2_gen2_f_nios2_ocimem
    Info (12023): Found entity 12: testcore_nios2_gen2_f_nios2_avalon_reg
    Info (12023): Found entity 13: testcore_nios2_gen2_f_nios2_oci_break
    Info (12023): Found entity 14: testcore_nios2_gen2_f_nios2_oci_xbrk
    Info (12023): Found entity 15: testcore_nios2_gen2_f_nios2_oci_dbrk
    Info (12023): Found entity 16: testcore_nios2_gen2_f_nios2_oci_itrace
    Info (12023): Found entity 17: testcore_nios2_gen2_f_nios2_oci_td_mode
    Info (12023): Found entity 18: testcore_nios2_gen2_f_nios2_oci_dtrace
    Info (12023): Found entity 19: testcore_nios2_gen2_f_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 20: testcore_nios2_gen2_f_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 21: testcore_nios2_gen2_f_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 22: testcore_nios2_gen2_f_nios2_oci_fifo
    Info (12023): Found entity 23: testcore_nios2_gen2_f_nios2_oci_pib
    Info (12023): Found entity 24: testcore_nios2_gen2_f_nios2_oci_im
    Info (12023): Found entity 25: testcore_nios2_gen2_f_nios2_performance_monitors
    Info (12023): Found entity 26: testcore_nios2_gen2_f_nios2_oci
    Info (12023): Found entity 27: testcore_nios2_gen2_f
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_nios2_gen2_f_jtag_debug_slave_sysclk.v
    Info (12023): Found entity 1: testcore_nios2_gen2_f_jtag_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_nios2_gen2_f_jtag_debug_slave_tck.v
    Info (12023): Found entity 1: testcore_nios2_gen2_f_jtag_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_nios2_gen2_f_jtag_debug_slave_wrapper.v
    Info (12023): Found entity 1: testcore_nios2_gen2_f_jtag_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_nios2_gen2_f_mult_cell.v
    Info (12023): Found entity 1: testcore_nios2_gen2_f_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_nios2_gen2_f_oci_test_bench.v
    Info (12023): Found entity 1: testcore_nios2_gen2_f_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file testcore/synthesis/submodules/testcore_nios2_gen2_f_test_bench.v
    Info (12023): Found entity 1: testcore_nios2_gen2_f_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file ckplay_top.bdf
    Info (12023): Found entity 1: ckplay_top
Info (12127): Elaborating entity "ckplay_top" for the top level hierarchy
Info (12128): Elaborating entity "syspll" for hierarchy "syspll:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "syspll:inst3|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "syspll:inst3|altpll:altpll_component"
Info (12133): Instantiated megafunction "syspll:inst3|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-2000"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "2"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "5"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10 FPGA"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=syspll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/syspll_altpll.v
    Info (12023): Found entity 1: syspll_altpll
Info (12128): Elaborating entity "syspll_altpll" for hierarchy "syspll:inst3|altpll:altpll_component|syspll_altpll:auto_generated"
Info (12128): Elaborating entity "testcore" for hierarchy "testcore:inst"
Info (12128): Elaborating entity "testcore_nios2_gen2_f" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_test_bench" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_test_bench:the_testcore_nios2_gen2_f_test_bench"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_ic_data_module" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gcd1.tdf
    Info (12023): Found entity 1: altsyncram_gcd1
Info (12128): Elaborating entity "altsyncram_gcd1" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_data_module:testcore_nios2_gen2_f_ic_data|altsyncram:the_altsyncram|altsyncram_gcd1:auto_generated"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_ic_tag_module" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_33d1.tdf
    Info (12023): Found entity 1: altsyncram_33d1
Info (12128): Elaborating entity "altsyncram_33d1" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_ic_tag_module:testcore_nios2_gen2_f_ic_tag|altsyncram:the_altsyncram|altsyncram_33d1:auto_generated"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_bht_module" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tvc1.tdf
    Info (12023): Found entity 1: altsyncram_tvc1
Info (12128): Elaborating entity "altsyncram_tvc1" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_bht_module:testcore_nios2_gen2_f_bht|altsyncram:the_altsyncram|altsyncram_tvc1:auto_generated"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_register_bank_a_module" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3bc1.tdf
    Info (12023): Found entity 1: altsyncram_3bc1
Info (12128): Elaborating entity "altsyncram_3bc1" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_a_module:testcore_nios2_gen2_f_register_bank_a|altsyncram:the_altsyncram|altsyncram_3bc1:auto_generated"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_register_bank_b_module" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_register_bank_b_module:testcore_nios2_gen2_f_register_bank_b"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_mult_cell" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "ACLR1"
    Info (12134): Parameter "output_register" = "CLOCK1"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_USED"
    Info (12134): Parameter "port_signb" = "PORT_USED"
    Info (12134): Parameter "selected_device_family" = "MAX10FPGA"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_pipeline_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_result" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_5kh2.v
    Info (12023): Found entity 1: altera_mult_add_5kh2
Info (12128): Elaborating entity "altera_mult_add_5kh2" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "ACLR1"
    Info (12134): Parameter "output_register" = "CLOCK1"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_USED"
    Info (12134): Parameter "port_signb" = "PORT_USED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "MAX 10 FPGA"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "64"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_dc_tag_module" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1fc1.tdf
    Info (12023): Found entity 1: altsyncram_1fc1
Info (12128): Elaborating entity "altsyncram_1fc1" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_tag_module:testcore_nios2_gen2_f_dc_tag|altsyncram:the_altsyncram|altsyncram_1fc1:auto_generated"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_dc_data_module" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6cf1.tdf
    Info (12023): Found entity 1: altsyncram_6cf1
Info (12128): Elaborating entity "altsyncram_6cf1" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_data_module:testcore_nios2_gen2_f_dc_data|altsyncram:the_altsyncram|altsyncram_6cf1:auto_generated"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_dc_victim_module" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fsc1.tdf
    Info (12023): Found entity 1: altsyncram_fsc1
Info (12128): Elaborating entity "altsyncram_fsc1" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_dc_victim_module:testcore_nios2_gen2_f_dc_victim|altsyncram:the_altsyncram|altsyncram_fsc1:auto_generated"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_debug" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_debug:the_testcore_nios2_gen2_f_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_ocimem" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_ociram_sp_ram_module" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o231.tdf
    Info (12023): Found entity 1: altsyncram_o231
Info (12128): Elaborating entity "altsyncram_o231" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_ocimem:the_testcore_nios2_gen2_f_nios2_ocimem|testcore_nios2_gen2_f_ociram_sp_ram_module:testcore_nios2_gen2_f_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_o231:auto_generated"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_avalon_reg" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_avalon_reg:the_testcore_nios2_gen2_f_nios2_avalon_reg"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_break" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_break:the_testcore_nios2_gen2_f_nios2_oci_break"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_xbrk" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_xbrk:the_testcore_nios2_gen2_f_nios2_oci_xbrk"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_dbrk" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_dbrk:the_testcore_nios2_gen2_f_nios2_oci_dbrk"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_itrace" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_itrace:the_testcore_nios2_gen2_f_nios2_oci_itrace"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_dtrace" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_dtrace:the_testcore_nios2_gen2_f_nios2_oci_dtrace"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_td_mode" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_dtrace:the_testcore_nios2_gen2_f_nios2_oci_dtrace|testcore_nios2_gen2_f_nios2_oci_td_mode:testcore_nios2_gen2_f_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_fifo" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_fifo:the_testcore_nios2_gen2_f_nios2_oci_fifo"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_compute_input_tm_cnt" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_fifo:the_testcore_nios2_gen2_f_nios2_oci_fifo|testcore_nios2_gen2_f_nios2_oci_compute_input_tm_cnt:the_testcore_nios2_gen2_f_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_fifo_wrptr_inc" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_fifo:the_testcore_nios2_gen2_f_nios2_oci_fifo|testcore_nios2_gen2_f_nios2_oci_fifo_wrptr_inc:the_testcore_nios2_gen2_f_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_fifo_cnt_inc" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_fifo:the_testcore_nios2_gen2_f_nios2_oci_fifo|testcore_nios2_gen2_f_nios2_oci_fifo_cnt_inc:the_testcore_nios2_gen2_f_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_oci_test_bench" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_fifo:the_testcore_nios2_gen2_f_nios2_oci_fifo|testcore_nios2_gen2_f_oci_test_bench:the_testcore_nios2_gen2_f_oci_test_bench"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_pib" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_pib:the_testcore_nios2_gen2_f_nios2_oci_pib"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_nios2_oci_im" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_nios2_oci_im:the_testcore_nios2_gen2_f_nios2_oci_im"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_jtag_debug_slave_wrapper" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_jtag_debug_slave_tck" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_tck:the_testcore_nios2_gen2_f_jtag_debug_slave_tck"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_jtag_debug_slave_sysclk" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|testcore_nios2_gen2_f_jtag_debug_slave_sysclk:the_testcore_nios2_gen2_f_jtag_debug_slave_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_nios2_oci:the_testcore_nios2_gen2_f_nios2_oci|testcore_nios2_gen2_f_jtag_debug_slave_wrapper:the_testcore_nios2_gen2_f_jtag_debug_slave_wrapper|sld_virtual_jtag_basic:testcore_nios2_gen2_f_jtag_debug_slave_phy"
Info (12128): Elaborating entity "testcore_ipl_memory" for hierarchy "testcore:inst|testcore_ipl_memory:ipl_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "testcore_ipl_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffc1.tdf
    Info (12023): Found entity 1: altsyncram_ffc1
Info (12128): Elaborating entity "altsyncram_ffc1" for hierarchy "testcore:inst|testcore_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_ffc1:auto_generated"
Info (12128): Elaborating entity "altera_onchip_flash" for hierarchy "testcore:inst|altera_onchip_flash:onchip_flash_0"
Info (12128): Elaborating entity "altera_onchip_flash_avmm_csr_controller" for hierarchy "testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller"
Info (12128): Elaborating entity "altera_onchip_flash_avmm_data_controller" for hierarchy "testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(228): object "read_wait" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(229): object "read_count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(251): object "is_valid_wrapping_read_burst_count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(273): object "write_wait_w" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(274): object "write_invalid_addr_w" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at altera_onchip_flash_avmm_data_controller.v(663): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at altera_onchip_flash_avmm_data_controller.v(675): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at altera_onchip_flash_avmm_data_controller.v(681): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at altera_onchip_flash_avmm_data_controller.v(685): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at altera_onchip_flash_avmm_data_controller.v(693): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at altera_onchip_flash_avmm_data_controller.v(699): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at altera_onchip_flash_avmm_data_controller.v(703): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at altera_onchip_flash_avmm_data_controller.v(716): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at altera_onchip_flash_avmm_data_controller.v(726): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at altera_onchip_flash_avmm_data_controller.v(1010): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at altera_onchip_flash_avmm_data_controller.v(1025): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at altera_onchip_flash_avmm_data_controller.v(1036): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg"
Info (12130): Elaborated megafunction instantiation "testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg"
Info (12133): Instantiated megafunction "testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_direction" = "LEFT"
Info (12128): Elaborating entity "altera_onchip_flash_block" for hierarchy "testcore:inst|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block"
Info (12128): Elaborating entity "testcore_sysid" for hierarchy "testcore:inst|testcore_sysid:sysid"
Info (12128): Elaborating entity "testcore_systimer" for hierarchy "testcore:inst|testcore_systimer:systimer"
Info (12128): Elaborating entity "testcore_jtag_uart" for hierarchy "testcore:inst|testcore_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "testcore_jtag_uart_scfifo_w" for hierarchy "testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7k21.tdf
    Info (12023): Found entity 1: scfifo_7k21
Info (12128): Elaborating entity "scfifo_7k21" for hierarchy "testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_eq21.tdf
    Info (12023): Found entity 1: a_dpfifo_eq21
Info (12128): Elaborating entity "a_dpfifo_eq21" for hierarchy "testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf
    Info (12023): Found entity 1: cntr_1h7
Info (12128): Elaborating entity "cntr_1h7" for hierarchy "testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|a_fefifo_7cf:fifo_state|cntr_1h7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_be21.tdf
    Info (12023): Found entity 1: dpram_be21
Info (12128): Elaborating entity "dpram_be21" for hierarchy "testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fql1.tdf
    Info (12023): Found entity 1: altsyncram_fql1
Info (12128): Elaborating entity "altsyncram_fql1" for hierarchy "testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|dpram_be21:FIFOram|altsyncram_fql1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf
    Info (12023): Found entity 1: cntr_lgb
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_w:the_testcore_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7k21:auto_generated|a_dpfifo_eq21:dpfifo|cntr_lgb:rd_ptr_count"
Info (12128): Elaborating entity "testcore_jtag_uart_scfifo_r" for hierarchy "testcore:inst|testcore_jtag_uart:jtag_uart|testcore_jtag_uart_scfifo_r:the_testcore_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "testcore:inst|testcore_jtag_uart:jtag_uart|alt_jtag_atlantic:testcore_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "testcore_led" for hierarchy "testcore:inst|testcore_led:led"
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "testcore:inst|altera_avalon_mm_bridge:peripheral_bridge"
Info (12128): Elaborating entity "testcore_sdram" for hierarchy "testcore:inst|testcore_sdram:sdram"
Info (12128): Elaborating entity "testcore_sdram_input_efifo_module" for hierarchy "testcore:inst|testcore_sdram:sdram|testcore_sdram_input_efifo_module:the_testcore_sdram_input_efifo_module"
Info (12128): Elaborating entity "testcore_modular_adc_0" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0"
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst"
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder"
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance"
Info (12128): Elaborating entity "altera_modular_adc_sequencer" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal"
Info (12128): Elaborating entity "altera_modular_adc_sequencer_csr" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr"
Info (12128): Elaborating entity "altera_modular_adc_sequencer_ctrl" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl"
Info (12128): Elaborating entity "altera_modular_adc_sample_store" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal"
Info (12128): Elaborating entity "altera_modular_adc_sample_store_ram" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10 FPGA"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tjs1.tdf
    Info (12023): Found entity 1: altsyncram_tjs1
Info (12128): Elaborating entity "altsyncram_tjs1" for hierarchy "testcore:inst|testcore_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_tjs1:auto_generated"
Info (12128): Elaborating entity "pixelsimd" for hierarchy "testcore:inst|pixelsimd:pixelsimd"
Info (12128): Elaborating entity "pixelsimd_sat_u8" for hierarchy "testcore:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u0"
Info (12128): Elaborating entity "pixelsimd_yuvdec" for hierarchy "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec"
Info (12128): Elaborating entity "pixelsimd_mult_s8xs10" for hierarchy "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ovm.tdf
    Info (12023): Found entity 1: mult_ovm
Info (12128): Elaborating entity "mult_ovm" for hierarchy "testcore:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_ovm:auto_generated"
Info (12128): Elaborating entity "pixelsimd_blend_u8" for hierarchy "testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r"
Info (12128): Elaborating entity "pixelsimd_mult_u8xu8" for hierarchy "testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_g5n.tdf
    Info (12023): Found entity 1: mult_g5n
Info (12128): Elaborating entity "mult_g5n" for hierarchy "testcore:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_g5n:auto_generated"
Info (12128): Elaborating entity "avalonif_mmcdma" for hierarchy "testcore:inst|avalonif_mmcdma:mmcdma"
Info (12128): Elaborating entity "avalonif_mmc" for hierarchy "testcore:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif"
Info (12128): Elaborating entity "dmamem" for hierarchy "testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d0o1.tdf
    Info (12023): Found entity 1: altsyncram_d0o1
Info (12128): Elaborating entity "altsyncram_d0o1" for hierarchy "testcore:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_d0o1:auto_generated"
Info (12128): Elaborating entity "vga_component" for hierarchy "testcore:inst|vga_component:vga"
Info (12128): Elaborating entity "vga_syncgen" for hierarchy "testcore:inst|vga_component:vga|vga_syncgen:U0"
Info (12128): Elaborating entity "vga_avm" for hierarchy "testcore:inst|vga_component:vga|vga_avm:U1"
Warning (10036): Verilog HDL or VHDL warning at vga_avm.vhd(74): object "write_reg" assigned a value but never read
Info (12128): Elaborating entity "vga_linebuffer" for hierarchy "testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddj1.tdf
    Info (12023): Found entity 1: altsyncram_ddj1
Info (12128): Elaborating entity "altsyncram_ddj1" for hierarchy "testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_ddj1:auto_generated"
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "testcore:inst|altera_customins_master_translator:nios2_gen2_f_custom_instruction_master_translator"
Info (12128): Elaborating entity "testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect" for hierarchy "testcore:inst|testcore_nios2_gen2_f_custom_instruction_master_multi_xconnect:nios2_gen2_f_custom_instruction_master_multi_xconnect"
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "testcore:inst|altera_customins_slave_translator:nios2_gen2_f_custom_instruction_master_multi_slave_translator0"
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "testcore_mm_interconnect_0" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_f_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_f_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_f_debug_mem_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peripheral_bridge_s0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_f_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_m1_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_f_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_f_debug_mem_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_router" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_router_default_decode" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router:router|testcore_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_router_001" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_router_001_default_decode" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_001:router_001|testcore_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_router_002" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_router_002_default_decode" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_002:router_002|testcore_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_router_003" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_router_003_default_decode" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_003:router_003|testcore_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_router_006" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_006:router_006"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_router_006_default_decode" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_006:router_006|testcore_mm_interconnect_0_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_router_007" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_007:router_007"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_router_007_default_decode" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_router_007:router_007|testcore_mm_interconnect_0_router_007_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_f_instruction_master_limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full_13_1" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1"
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(1000): truncated value with size 12 to match size of target (3)
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_cmd_demux" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_cmd_demux_001" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_cmd_demux_002" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_demux_002:cmd_demux_002"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_cmd_mux" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_cmd_mux_003" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_cmd_mux_004" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_cmd_mux_004:cmd_mux_004"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_rsp_demux" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_rsp_demux_003" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux_003:rsp_demux_003"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_rsp_demux_004" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_demux_004:rsp_demux_004"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_rsp_mux" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_rsp_mux_001" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "testcore_mm_interconnect_0_rsp_mux_002" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|testcore_mm_interconnect_0_rsp_mux_002:rsp_mux_002"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "testcore_mm_interconnect_1" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:peripheral_bridge_m0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo"
Info (12128): Elaborating entity "testcore_mm_interconnect_1_router" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router"
Info (12128): Elaborating entity "testcore_mm_interconnect_1_router_default_decode" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router:router|testcore_mm_interconnect_1_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "testcore_mm_interconnect_1_router_001" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_001"
Info (12128): Elaborating entity "testcore_mm_interconnect_1_router_001_default_decode" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_001:router_001|testcore_mm_interconnect_1_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "testcore_mm_interconnect_1_router_005" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_005:router_005"
Info (12128): Elaborating entity "testcore_mm_interconnect_1_router_005_default_decode" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_router_005:router_005|testcore_mm_interconnect_1_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter"
Info (12128): Elaborating entity "testcore_mm_interconnect_1_cmd_demux" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "testcore_mm_interconnect_1_cmd_mux" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "testcore_mm_interconnect_1_cmd_mux_004" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_cmd_mux_004:cmd_mux_004"
Info (12128): Elaborating entity "testcore_mm_interconnect_1_rsp_demux" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "testcore_mm_interconnect_1_rsp_demux_004" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_demux_004:rsp_demux_004"
Info (12128): Elaborating entity "testcore_mm_interconnect_1_rsp_mux" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|testcore_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "testcore:inst|testcore_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "testcore_irq_mapper" for hierarchy "testcore:inst|testcore_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "testcore:inst|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12130): Elaborated megafunction instantiation "testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12133): Instantiated megafunction "testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter:
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "testcore:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "testcore:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "testcore:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "testcore:inst|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "testcore:inst|altera_reset_controller:rst_controller_002"
Info (12128): Elaborating entity "dvi_tx_pdiff" for hierarchy "dvi_tx_pdiff:inst1"
Info (12128): Elaborating entity "tmds_encoder" for hierarchy "dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B"
Info (12128): Elaborating entity "pdiff_transmitter" for hierarchy "dvi_tx_pdiff:inst1|pdiff_transmitter:SER"
Info (12128): Elaborating entity "ddio_out_cyclone3" for hierarchy "dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P"
Info (12128): Elaborating entity "altddio_out" for hierarchy "dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_0re.tdf
    Info (12023): Found entity 1: ddio_out_0re
Info (12128): Elaborating entity "ddio_out_0re" for hierarchy "dvi_tx_pdiff:inst1|pdiff_transmitter:SER|ddio_out_cyclone3:TX0_P|altddio_out:altddio_out_component|ddio_out_0re:auto_generated"
Warning (12020): Port "jdo" on the entity instantiation of "the_testcore_nios2_gen2_f_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "testcore:inst|vga_component:vga|vga_avm:U1|vga_linebuffer:U0|altsyncram:altsyncram_component|altsyncram_ddj1:auto_generated|q_b[15]"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "testcore:inst|testcore_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|Add9"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|lpm_add_sub:Add9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_eoi.tdf
    Info (12023): Found entity 1: add_sub_eoi
Info (12130): Elaborated megafunction instantiation "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_8i01.tdf
    Info (12023): Found entity 1: mult_8i01
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 36 WYSIWYG logic cells and I/Os untouched
Info (13014): Ignored 204 buffer(s)
    Info (13019): Ignored 204 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDR_CKE" is stuck at VCC
    Warning (13410): Pin "FREQ_SEL" is stuck at VCC
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|cnt[4] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:inst1|tmds_encoder:TMDS_B|cnt[3] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|cnt[4] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:inst1|tmds_encoder:TMDS_G|cnt[3] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|cnt[4] will power up to Low
    Critical Warning (18010): Register dvi_tx_pdiff:inst1|tmds_encoder:TMDS_R|cnt[3] will power up to Low
    Critical Warning (18010): Register testcore:inst|vga_component:vga|vga_syncgen:U0|hcount[4] will power up to High
    Critical Warning (18010): Register testcore:inst|vga_component:vga|vga_syncgen:U0|hcount[9] will power up to High
    Critical Warning (18010): Register testcore:inst|vga_component:vga|vga_syncgen:U0|hcount[8] will power up to High
    Critical Warning (18010): Register testcore:inst|vga_component:vga|vga_syncgen:U0|hcount[3] will power up to High
    Critical Warning (18010): Register testcore:inst|vga_component:vga|vga_syncgen:U0|hcount[0] will power up to High
    Critical Warning (18010): Register testcore:inst|vga_component:vga|vga_syncgen:U0|vcount[9] will power up to High
    Critical Warning (18010): Register testcore:inst|vga_component:vga|vga_syncgen:U0|vcount[3] will power up to High
    Critical Warning (18010): Register testcore:inst|vga_component:vga|vga_syncgen:U0|vcount[2] will power up to High
Info (17049): 501 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):   10.000 inst3|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 inst3|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   25.000 inst3|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   40.000 inst3|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):    8.000 inst3|altpll_component|auto_generated|pll1|clk[4]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 3466 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1091 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:13
Info (144001): Generated suppressed messages file C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/output_files/niostest_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 123 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[31]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[18]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[19]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[20]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[21]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[22]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[23]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[24]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[25]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[26]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[27]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[28]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[29]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[30]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signb_reg_block|data_out_wire[0]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block|data_out_wire[0]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16]"
    Info (35004): Node: "testcore:inst|testcore_nios2_gen2_f:nios2_gen2_f|testcore_nios2_gen2_f_mult_cell:the_testcore_nios2_gen2_f_mult_cell|altera_mult_add:the_altmult_add|altera_mult_add_5kh2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[17]"
Info (21057): Implemented 10042 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 37 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 9627 logic cells
    Info (21064): Implemented 322 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 22 DSP elements
    Info (21070): Implemented 1 User Flash Memory blocks
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 885 megabytes
    Info: Processing ended: Sun Nov 16 01:41:24 2014
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:01:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/PROJECT/c87_sodalite/fpga/sodalite_ckplay/output_files/niostest_top.map.smsg.


