
LMX2594_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000394c  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003b24  08003b24  00013b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b5c  08003b5c  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  08003b5c  08003b5c  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b5c  08003b5c  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08003b5c  08003b5c  00013b5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b64  08003b64  00013b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  08003b68  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  20000030  08003b94  00020030  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08003b94  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b270  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cc7  00000000  00000000  0002b2cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000830  00000000  00000000  0002cf98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000758  00000000  00000000  0002d7c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000266db  00000000  00000000  0002df20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009c1f  00000000  00000000  000545fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4615  00000000  00000000  0005e21a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014282f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021fc  00000000  00000000  00142884  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000030 	.word	0x20000030
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003b0c 	.word	0x08003b0c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000034 	.word	0x20000034
 8000214:	08003b0c 	.word	0x08003b0c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_d2lz>:
 8000b04:	b538      	push	{r3, r4, r5, lr}
 8000b06:	2200      	movs	r2, #0
 8000b08:	2300      	movs	r3, #0
 8000b0a:	4604      	mov	r4, r0
 8000b0c:	460d      	mov	r5, r1
 8000b0e:	f7ff ffb1 	bl	8000a74 <__aeabi_dcmplt>
 8000b12:	b928      	cbnz	r0, 8000b20 <__aeabi_d2lz+0x1c>
 8000b14:	4620      	mov	r0, r4
 8000b16:	4629      	mov	r1, r5
 8000b18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b1c:	f000 b80a 	b.w	8000b34 <__aeabi_d2ulz>
 8000b20:	4620      	mov	r0, r4
 8000b22:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000b26:	f000 f805 	bl	8000b34 <__aeabi_d2ulz>
 8000b2a:	4240      	negs	r0, r0
 8000b2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b30:	bd38      	pop	{r3, r4, r5, pc}
 8000b32:	bf00      	nop

08000b34 <__aeabi_d2ulz>:
 8000b34:	b5d0      	push	{r4, r6, r7, lr}
 8000b36:	4b0c      	ldr	r3, [pc, #48]	; (8000b68 <__aeabi_d2ulz+0x34>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	4606      	mov	r6, r0
 8000b3c:	460f      	mov	r7, r1
 8000b3e:	f7ff fd27 	bl	8000590 <__aeabi_dmul>
 8000b42:	f7ff ffbf 	bl	8000ac4 <__aeabi_d2uiz>
 8000b46:	4604      	mov	r4, r0
 8000b48:	f7ff fca8 	bl	800049c <__aeabi_ui2d>
 8000b4c:	4b07      	ldr	r3, [pc, #28]	; (8000b6c <__aeabi_d2ulz+0x38>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f7ff fd1e 	bl	8000590 <__aeabi_dmul>
 8000b54:	4602      	mov	r2, r0
 8000b56:	460b      	mov	r3, r1
 8000b58:	4630      	mov	r0, r6
 8000b5a:	4639      	mov	r1, r7
 8000b5c:	f7ff fb60 	bl	8000220 <__aeabi_dsub>
 8000b60:	f7ff ffb0 	bl	8000ac4 <__aeabi_d2uiz>
 8000b64:	4621      	mov	r1, r4
 8000b66:	bdd0      	pop	{r4, r6, r7, pc}
 8000b68:	3df00000 	.word	0x3df00000
 8000b6c:	41f00000 	.word	0x41f00000

08000b70 <_ZN7Lmx2594C1EP19__SPI_HandleTypeDefRKNS_4PinsERKNS_9RefConfigE>:
#include "lmx2594.h"
#include <cmath>

Lmx2594::Lmx2594(SPI_HandleTypeDef* spi, const Pins& pins, const RefConfig& ref)
 8000b70:	b490      	push	{r4, r7}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
 8000b7c:	603b      	str	r3, [r7, #0]
    : _spi(spi), _pins(pins), _ref(ref)
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	68ba      	ldr	r2, [r7, #8]
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	687a      	ldr	r2, [r7, #4]
 8000b88:	1d1c      	adds	r4, r3, #4
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	683a      	ldr	r2, [r7, #0]
 8000b96:	f103 0418 	add.w	r4, r3, #24
 8000b9a:	4613      	mov	r3, r2
 8000b9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b9e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000ba2:	68f9      	ldr	r1, [r7, #12]
 8000ba4:	f04f 0200 	mov.w	r2, #0
 8000ba8:	f04f 0300 	mov.w	r3, #0
 8000bac:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 8000bb0:	68f9      	ldr	r1, [r7, #12]
 8000bb2:	f04f 0200 	mov.w	r2, #0
 8000bb6:	f04f 0300 	mov.w	r3, #0
 8000bba:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
 8000bbe:	68f9      	ldr	r1, [r7, #12]
 8000bc0:	f04f 0200 	mov.w	r2, #0
 8000bc4:	f04f 0300 	mov.w	r3, #0
 8000bc8:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000bd2:	641a      	str	r2, [r3, #64]	; 0x40
{
    // Минимальные sanity-check-и на параметры опорника
    if (_ref.r_pre == 0) _ref.r_pre = 1;
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d102      	bne.n	8000be2 <_ZN7Lmx2594C1EP19__SPI_HandleTypeDefRKNS_4PinsERKNS_9RefConfigE+0x72>
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	2201      	movs	r2, #1
 8000be0:	845a      	strh	r2, [r3, #34]	; 0x22
    if (_ref.r     == 0) _ref.r     = 1;
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d102      	bne.n	8000bf0 <_ZN7Lmx2594C1EP19__SPI_HandleTypeDefRKNS_4PinsERKNS_9RefConfigE+0x80>
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	2201      	movs	r2, #1
 8000bee:	849a      	strh	r2, [r3, #36]	; 0x24
    if (_ref.mult  == 0) _ref.mult  = 1;
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d103      	bne.n	8000c02 <_ZN7Lmx2594C1EP19__SPI_HandleTypeDefRKNS_4PinsERKNS_9RefConfigE+0x92>
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	4618      	mov	r0, r3
 8000c06:	3710      	adds	r7, #16
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bc90      	pop	{r4, r7}
 8000c0c:	4770      	bx	lr

08000c0e <_ZN7Lmx25945csLowEv>:

// --- низкоуровневые helpers ---

void Lmx2594::csLow()
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_pins.cs_port, _pins.cs_pin, GPIO_PIN_RESET);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6858      	ldr	r0, [r3, #4]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	891b      	ldrh	r3, [r3, #8]
 8000c1e:	2200      	movs	r2, #0
 8000c20:	4619      	mov	r1, r3
 8000c22:	f001 fd27 	bl	8002674 <HAL_GPIO_WritePin>
}
 8000c26:	bf00      	nop
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <_ZN7Lmx25946csHighEv>:

void Lmx2594::csHigh()
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b082      	sub	sp, #8
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_pins.cs_port, _pins.cs_pin, GPIO_PIN_SET);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	6858      	ldr	r0, [r3, #4]
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	891b      	ldrh	r3, [r3, #8]
 8000c3e:	2201      	movs	r2, #1
 8000c40:	4619      	mov	r1, r3
 8000c42:	f001 fd17 	bl	8002674 <HAL_GPIO_WritePin>
}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <_ZN7Lmx259411powerUpHardEv>:
{
    HAL_GPIO_WritePin(_pins.ce_port, _pins.ce_pin, GPIO_PIN_RESET);
}

void Lmx2594::powerUpHard()
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	b082      	sub	sp, #8
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_pins.ce_port, _pins.ce_pin, GPIO_PIN_SET);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	68d8      	ldr	r0, [r3, #12]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	8a1b      	ldrh	r3, [r3, #16]
 8000c5e:	2201      	movs	r2, #1
 8000c60:	4619      	mov	r1, r3
 8000c62:	f001 fd07 	bl	8002674 <HAL_GPIO_WritePin>
}
 8000c66:	bf00      	nop
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <_ZN7Lmx25948writeRegEht>:

HAL_StatusTypeDef Lmx2594::writeReg(uint8_t addr, uint16_t value)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b084      	sub	sp, #16
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
 8000c76:	460b      	mov	r3, r1
 8000c78:	70fb      	strb	r3, [r7, #3]
 8000c7a:	4613      	mov	r3, r2
 8000c7c:	803b      	strh	r3, [r7, #0]
    // Формат: [R/W + A6..A0][D15..D8][D7..D0], всегда R/W=0 (запись)
    uint8_t buf[3];
    buf[0] = addr & 0x7F; // R/W = 0
 8000c7e:	78fb      	ldrb	r3, [r7, #3]
 8000c80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	733b      	strb	r3, [r7, #12]
    buf[1] = static_cast<uint8_t>((value >> 8) & 0xFF);
 8000c88:	883b      	ldrh	r3, [r7, #0]
 8000c8a:	0a1b      	lsrs	r3, r3, #8
 8000c8c:	b29b      	uxth	r3, r3
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	737b      	strb	r3, [r7, #13]
    buf[2] = static_cast<uint8_t>( value       & 0xFF);
 8000c92:	883b      	ldrh	r3, [r7, #0]
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	73bb      	strb	r3, [r7, #14]

    csLow();
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f7ff ffb8 	bl	8000c0e <_ZN7Lmx25945csLowEv>
    HAL_StatusTypeDef st = HAL_SPI_Transmit(_spi, buf, sizeof(buf), HAL_MAX_DELAY);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	6818      	ldr	r0, [r3, #0]
 8000ca2:	f107 010c 	add.w	r1, r7, #12
 8000ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8000caa:	2203      	movs	r2, #3
 8000cac:	f002 fb55 	bl	800335a <HAL_SPI_Transmit>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	73fb      	strb	r3, [r7, #15]
    csHigh();
 8000cb4:	6878      	ldr	r0, [r7, #4]
 8000cb6:	f7ff ffba 	bl	8000c2e <_ZN7Lmx25946csHighEv>

    return st;
 8000cba:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3710      	adds	r7, #16
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <_ZN7Lmx25944initEv>:
}

// --- базовая инициализация, без установки частоты ---

HAL_StatusTypeDef Lmx2594::init()
{
 8000cc4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000cc8:	b08c      	sub	sp, #48	; 0x30
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
    // Поднять CE – включить микросхему
    powerUpHard();
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	f7ff ffbd 	bl	8000c4e <_ZN7Lmx259411powerUpHardEv>
    HAL_Delay(1);
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	f001 fa45 	bl	8002164 <HAL_Delay>

    // Программный reset (R0.RESET = 1, потом 0).
    // Здесь не заморачиваемся резервными битами – ставим только RESET.
    uint16_t r0 = 0;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	857b      	strh	r3, [r7, #42]	; 0x2a
    r0 |= (1u << 1);    // RESET=1
 8000cde:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000ce0:	f043 0302 	orr.w	r3, r3, #2
 8000ce4:	857b      	strh	r3, [r7, #42]	; 0x2a
    HAL_StatusTypeDef st = writeReg(0, r0);
 8000ce6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000ce8:	461a      	mov	r2, r3
 8000cea:	2100      	movs	r1, #0
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f7ff ffbe 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    if (st != HAL_OK) return st;
 8000cf8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d002      	beq.n	8000d06 <_ZN7Lmx25944initEv+0x42>
 8000d00:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000d04:	e158      	b.n	8000fb8 <_ZN7Lmx25944initEv+0x2f4>
    HAL_Delay(1);
 8000d06:	2001      	movs	r0, #1
 8000d08:	f001 fa2c 	bl	8002164 <HAL_Delay>

    r0 &= ~(1u << 1);   // RESET=0
 8000d0c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000d0e:	f023 0302 	bic.w	r3, r3, #2
 8000d12:	857b      	strh	r3, [r7, #42]	; 0x2a
    st = writeReg(0, r0);
 8000d14:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000d16:	461a      	mov	r2, r3
 8000d18:	2100      	movs	r1, #0
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	f7ff ffa7 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8000d20:	4603      	mov	r3, r0
 8000d22:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    if (st != HAL_OK) return st;
 8000d26:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d002      	beq.n	8000d34 <_ZN7Lmx25944initEv+0x70>
 8000d2e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000d32:	e141      	b.n	8000fb8 <_ZN7Lmx25944initEv+0x2f4>

    // Настройка входного тракта (OSCin-путь)
    // R9 – OSC_2X
    uint16_t r9 = 0;
 8000d34:	2300      	movs	r3, #0
 8000d36:	85fb      	strh	r3, [r7, #46]	; 0x2e
    if (_ref.osc_doubler) {
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d003      	beq.n	8000d4a <_ZN7Lmx25944initEv+0x86>
        // R9[12] = OSC_2X
        r9 |= (1u << 12);
 8000d42:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000d44:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d48:	85fb      	strh	r3, [r7, #46]	; 0x2e
    }
    st = writeReg(9, r9);
 8000d4a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	2109      	movs	r1, #9
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f7ff ff8c 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8000d56:	4603      	mov	r3, r0
 8000d58:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    if (st != HAL_OK) return st;
 8000d5c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d002      	beq.n	8000d6a <_ZN7Lmx25944initEv+0xa6>
 8000d64:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000d68:	e126      	b.n	8000fb8 <_ZN7Lmx25944initEv+0x2f4>

    // R10 – MULT[11:7]
    uint16_t r10 = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	84fb      	strh	r3, [r7, #38]	; 0x26
    {
        uint8_t mult = _ref.mult;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d74:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
        if (mult < 1) mult = 1;
 8000d78:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d102      	bne.n	8000d86 <_ZN7Lmx25944initEv+0xc2>
 8000d80:	2301      	movs	r3, #1
 8000d82:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
        // MULT=1 — bypass
        r10 |= (static_cast<uint16_t>(mult) & 0x1F) << 7;
 8000d86:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000d8a:	01db      	lsls	r3, r3, #7
 8000d8c:	b21b      	sxth	r3, r3
 8000d8e:	f403 6378 	and.w	r3, r3, #3968	; 0xf80
 8000d92:	b21a      	sxth	r2, r3
 8000d94:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	b21b      	sxth	r3, r3
 8000d9c:	84fb      	strh	r3, [r7, #38]	; 0x26
    }
    st = writeReg(10, r10);
 8000d9e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000da0:	461a      	mov	r2, r3
 8000da2:	210a      	movs	r1, #10
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	f7ff ff62 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8000daa:	4603      	mov	r3, r0
 8000dac:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    if (st != HAL_OK) return st;
 8000db0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d002      	beq.n	8000dbe <_ZN7Lmx25944initEv+0xfa>
 8000db8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000dbc:	e0fc      	b.n	8000fb8 <_ZN7Lmx25944initEv+0x2f4>

    // R11 – PLL_R[11:4]
    uint16_t r11 = 0;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	84bb      	strh	r3, [r7, #36]	; 0x24
    r11 |= (static_cast<uint16_t>(_ref.r) & 0xFF) << 4;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000dc6:	011b      	lsls	r3, r3, #4
 8000dc8:	b21b      	sxth	r3, r3
 8000dca:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 8000dce:	b21a      	sxth	r2, r3
 8000dd0:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	b21b      	sxth	r3, r3
 8000dd8:	84bb      	strh	r3, [r7, #36]	; 0x24
    st = writeReg(11, r11);
 8000dda:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000ddc:	461a      	mov	r2, r3
 8000dde:	210b      	movs	r1, #11
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f7ff ff44 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8000de6:	4603      	mov	r3, r0
 8000de8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    if (st != HAL_OK) return st;
 8000dec:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d002      	beq.n	8000dfa <_ZN7Lmx25944initEv+0x136>
 8000df4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000df8:	e0de      	b.n	8000fb8 <_ZN7Lmx25944initEv+0x2f4>

    // R12 – PLL_R_PRE[11:0]
    uint16_t r12 = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	847b      	strh	r3, [r7, #34]	; 0x22
    r12 |= static_cast<uint16_t>(_ref.r_pre) & 0x0FFF;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8000e02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e06:	b29a      	uxth	r2, r3
 8000e08:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	847b      	strh	r3, [r7, #34]	; 0x22
    st = writeReg(12, r12);
 8000e0e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000e10:	461a      	mov	r2, r3
 8000e12:	210c      	movs	r1, #12
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f7ff ff2a 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    if (st != HAL_OK) return st;
 8000e20:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d002      	beq.n	8000e2e <_ZN7Lmx25944initEv+0x16a>
 8000e28:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000e2c:	e0c4      	b.n	8000fb8 <_ZN7Lmx25944initEv+0x2f4>

    // R14 – ток зарядового насоса, CPG=7 (15 мА) по даташиту
    uint16_t r14 = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	843b      	strh	r3, [r7, #32]
    r14 |= (7u << 4); // CPG[6:4]
 8000e32:	8c3b      	ldrh	r3, [r7, #32]
 8000e34:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8000e38:	843b      	strh	r3, [r7, #32]
    st = writeReg(14, r14);
 8000e3a:	8c3b      	ldrh	r3, [r7, #32]
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	210e      	movs	r1, #14
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	f7ff ff14 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8000e46:	4603      	mov	r3, r0
 8000e48:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    if (st != HAL_OK) return st;
 8000e4c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d002      	beq.n	8000e5a <_ZN7Lmx25944initEv+0x196>
 8000e54:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000e58:	e0ae      	b.n	8000fb8 <_ZN7Lmx25944initEv+0x2f4>

    // R31 – пока CHDIV_DIV2=0, сам CHDIV настроим позже
    uint16_t r31 = 0;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	83fb      	strh	r3, [r7, #30]
    st = writeReg(31, r31);
 8000e5e:	8bfb      	ldrh	r3, [r7, #30]
 8000e60:	461a      	mov	r2, r3
 8000e62:	211f      	movs	r1, #31
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f7ff ff02 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    if (st != HAL_OK) return st;
 8000e70:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d002      	beq.n	8000e7e <_ZN7Lmx25944initEv+0x1ba>
 8000e78:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000e7c:	e09c      	b.n	8000fb8 <_ZN7Lmx25944initEv+0x2f4>

    // R44 – включаем OUTA, выключаем OUTB, MASH пока 0-го порядка (integer)
    uint16_t r44 = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	83bb      	strh	r3, [r7, #28]
    r44 |= (31u << 8);  // OUTA_PWR = 31
 8000e82:	8bbb      	ldrh	r3, [r7, #28]
 8000e84:	f443 53f8 	orr.w	r3, r3, #7936	; 0x1f00
 8000e88:	83bb      	strh	r3, [r7, #28]
    r44 |= (1u << 7);   // OUTB_PD = 1 (выкл)
 8000e8a:	8bbb      	ldrh	r3, [r7, #28]
 8000e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e90:	83bb      	strh	r3, [r7, #28]
    // OUTA_PD=0
    r44 |= (1u << 5);   // MASH_RESET_N = 1
 8000e92:	8bbb      	ldrh	r3, [r7, #28]
 8000e94:	f043 0320 	orr.w	r3, r3, #32
 8000e98:	83bb      	strh	r3, [r7, #28]
    // MASH_ORDER=0 (integer)
    st = writeReg(44, r44);
 8000e9a:	8bbb      	ldrh	r3, [r7, #28]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	212c      	movs	r1, #44	; 0x2c
 8000ea0:	6878      	ldr	r0, [r7, #4]
 8000ea2:	f7ff fee4 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    if (st != HAL_OK) return st;
 8000eac:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d002      	beq.n	8000eba <_ZN7Lmx25944initEv+0x1f6>
 8000eb4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000eb8:	e07e      	b.n	8000fb8 <_ZN7Lmx25944initEv+0x2f4>

    // R45 – OUTA_MUX = VCO, OUTB_PWR не используем
    uint16_t r45 = 0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	837b      	strh	r3, [r7, #26]
    r45 |= (1u << 11);  // OUTA_MUX[12:11] = 01 => VCO
 8000ebe:	8b7b      	ldrh	r3, [r7, #26]
 8000ec0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ec4:	837b      	strh	r3, [r7, #26]
    st = writeReg(45, r45);
 8000ec6:	8b7b      	ldrh	r3, [r7, #26]
 8000ec8:	461a      	mov	r2, r3
 8000eca:	212d      	movs	r1, #45	; 0x2d
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f7ff fece 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    if (st != HAL_OK) return st;
 8000ed8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d002      	beq.n	8000ee6 <_ZN7Lmx25944initEv+0x222>
 8000ee0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000ee4:	e068      	b.n	8000fb8 <_ZN7Lmx25944initEv+0x2f4>

    // R46 – OUTB_MUX = Hi-Z (3)
    uint16_t r46 = 0;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	833b      	strh	r3, [r7, #24]
    r46 |= 3u;          // OUTB_MUX[1:0] = 3
 8000eea:	8b3b      	ldrh	r3, [r7, #24]
 8000eec:	f043 0303 	orr.w	r3, r3, #3
 8000ef0:	833b      	strh	r3, [r7, #24]
    st = writeReg(46, r46);
 8000ef2:	8b3b      	ldrh	r3, [r7, #24]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	212e      	movs	r1, #46	; 0x2e
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff feb8 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8000efe:	4603      	mov	r3, r0
 8000f00:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    if (st != HAL_OK) return st;
 8000f04:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d002      	beq.n	8000f12 <_ZN7Lmx25944initEv+0x24e>
 8000f0c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000f10:	e052      	b.n	8000fb8 <_ZN7Lmx25944initEv+0x2f4>

    // Посчитаем fPD для дальнейших расчётов
    double fosc = _ref.f_ref_Hz;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000f18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double mult_factor = (_ref.osc_doubler ? 2.0 : 1.0) *
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d004      	beq.n	8000f30 <_ZN7Lmx25944initEv+0x26c>
 8000f26:	f04f 0400 	mov.w	r4, #0
 8000f2a:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 8000f2e:	e002      	b.n	8000f36 <_ZN7Lmx25944initEv+0x272>
 8000f30:	f04f 0400 	mov.w	r4, #0
 8000f34:	4d23      	ldr	r5, [pc, #140]	; (8000fc4 <_ZN7Lmx25944initEv+0x300>)
                         (_ref.mult ? _ref.mult : 1);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    double mult_factor = (_ref.osc_doubler ? 2.0 : 1.0) *
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d008      	beq.n	8000f52 <_ZN7Lmx25944initEv+0x28e>
                         (_ref.mult ? _ref.mult : 1);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    double mult_factor = (_ref.osc_doubler ? 2.0 : 1.0) *
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff fab8 	bl	80004bc <__aeabi_i2d>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	460b      	mov	r3, r1
 8000f50:	e002      	b.n	8000f58 <_ZN7Lmx25944initEv+0x294>
 8000f52:	f04f 0200 	mov.w	r2, #0
 8000f56:	4b1b      	ldr	r3, [pc, #108]	; (8000fc4 <_ZN7Lmx25944initEv+0x300>)
 8000f58:	4620      	mov	r0, r4
 8000f5a:	4629      	mov	r1, r5
 8000f5c:	f7ff fb18 	bl	8000590 <__aeabi_dmul>
 8000f60:	4602      	mov	r2, r0
 8000f62:	460b      	mov	r3, r1
 8000f64:	e9c7 2302 	strd	r2, r3, [r7, #8]
    _f_pd_Hz = fosc * mult_factor /
 8000f68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000f6c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000f70:	f7ff fb0e 	bl	8000590 <__aeabi_dmul>
 8000f74:	4602      	mov	r2, r0
 8000f76:	460b      	mov	r3, r1
 8000f78:	4690      	mov	r8, r2
 8000f7a:	4699      	mov	r9, r3
               (static_cast<double>(_ref.r_pre) * _ref.r);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fa8b 	bl	800049c <__aeabi_ui2d>
 8000f86:	4604      	mov	r4, r0
 8000f88:	460d      	mov	r5, r1
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff fa94 	bl	80004bc <__aeabi_i2d>
 8000f94:	4602      	mov	r2, r0
 8000f96:	460b      	mov	r3, r1
 8000f98:	4620      	mov	r0, r4
 8000f9a:	4629      	mov	r1, r5
 8000f9c:	f7ff faf8 	bl	8000590 <__aeabi_dmul>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	460b      	mov	r3, r1
    _f_pd_Hz = fosc * mult_factor /
 8000fa4:	4640      	mov	r0, r8
 8000fa6:	4649      	mov	r1, r9
 8000fa8:	f7ff fc1c 	bl	80007e4 <__aeabi_ddiv>
 8000fac:	4602      	mov	r2, r0
 8000fae:	460b      	mov	r3, r1
 8000fb0:	6879      	ldr	r1, [r7, #4]
 8000fb2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

    return HAL_OK;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3730      	adds	r7, #48	; 0x30
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000fc2:	bf00      	nop
 8000fc4:	3ff00000 	.word	0x3ff00000

08000fc8 <_ZN7Lmx25944initEd>:

// Инициализация + сразу выставить частоту
HAL_StatusTypeDef Lmx2594::init(double fout_Hz)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	ed87 0b00 	vstr	d0, [r7]
    HAL_StatusTypeDef st = init();
 8000fd4:	68f8      	ldr	r0, [r7, #12]
 8000fd6:	f7ff fe75 	bl	8000cc4 <_ZN7Lmx25944initEv>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	75fb      	strb	r3, [r7, #23]
    if (st != HAL_OK) return st;
 8000fde:	7dfb      	ldrb	r3, [r7, #23]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <_ZN7Lmx25944initEd+0x20>
 8000fe4:	7dfb      	ldrb	r3, [r7, #23]
 8000fe6:	e006      	b.n	8000ff6 <_ZN7Lmx25944initEd+0x2e>
    return setFrequency(fout_Hz);
 8000fe8:	ed97 0b00 	vldr	d0, [r7]
 8000fec:	68f8      	ldr	r0, [r7, #12]
 8000fee:	f000 fb83 	bl	80016f8 <_ZN7Lmx259412setFrequencyEd>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	bf00      	nop
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3718      	adds	r7, #24
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE>:

// --- расчёт частотного плана (VCO, N, NUM/DEN, CHDIV) ---

bool Lmx2594::computeFreqPlan(double fout_Hz, FreqPlan& plan)
{
 8001000:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001004:	b0a4      	sub	sp, #144	; 0x90
 8001006:	af00      	add	r7, sp, #0
 8001008:	60f8      	str	r0, [r7, #12]
 800100a:	ed87 0b00 	vstr	d0, [r7]
 800100e:	60b9      	str	r1, [r7, #8]
    if (fout_Hz <= 0.0) return false;
 8001010:	f04f 0200 	mov.w	r2, #0
 8001014:	f04f 0300 	mov.w	r3, #0
 8001018:	e9d7 0100 	ldrd	r0, r1, [r7]
 800101c:	f7ff fd34 	bl	8000a88 <__aeabi_dcmple>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x2a>
 8001026:	2300      	movs	r3, #0
 8001028:	e35f      	b.n	80016ea <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6ea>

    // Пересчёт fPD на всякий случай
    double fosc = _ref.f_ref_Hz;
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001030:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
    double mult_factor = (_ref.osc_doubler ? 2.0 : 1.0) *
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f893 3020 	ldrb.w	r3, [r3, #32]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d004      	beq.n	8001048 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x48>
 800103e:	f04f 0800 	mov.w	r8, #0
 8001042:	f04f 4980 	mov.w	r9, #1073741824	; 0x40000000
 8001046:	e003      	b.n	8001050 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x50>
 8001048:	f04f 0800 	mov.w	r8, #0
 800104c:	f8df 92d8 	ldr.w	r9, [pc, #728]	; 8001328 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x328>
                         (_ref.mult ? _ref.mult : 1);
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    double mult_factor = (_ref.osc_doubler ? 2.0 : 1.0) *
 8001056:	2b00      	cmp	r3, #0
 8001058:	d008      	beq.n	800106c <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6c>
                         (_ref.mult ? _ref.mult : 1);
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    double mult_factor = (_ref.osc_doubler ? 2.0 : 1.0) *
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff fa2b 	bl	80004bc <__aeabi_i2d>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	e002      	b.n	8001072 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x72>
 800106c:	f04f 0200 	mov.w	r2, #0
 8001070:	4bad      	ldr	r3, [pc, #692]	; (8001328 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x328>)
 8001072:	4640      	mov	r0, r8
 8001074:	4649      	mov	r1, r9
 8001076:	f7ff fa8b 	bl	8000590 <__aeabi_dmul>
 800107a:	4602      	mov	r2, r0
 800107c:	460b      	mov	r3, r1
 800107e:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    _f_pd_Hz = fosc * mult_factor /
 8001082:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001086:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800108a:	f7ff fa81 	bl	8000590 <__aeabi_dmul>
 800108e:	4602      	mov	r2, r0
 8001090:	460b      	mov	r3, r1
 8001092:	4692      	mov	sl, r2
 8001094:	469b      	mov	fp, r3
               (static_cast<double>(_ref.r_pre) * _ref.r);
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff f9fe 	bl	800049c <__aeabi_ui2d>
 80010a0:	4680      	mov	r8, r0
 80010a2:	4689      	mov	r9, r1
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fa07 	bl	80004bc <__aeabi_i2d>
 80010ae:	4602      	mov	r2, r0
 80010b0:	460b      	mov	r3, r1
 80010b2:	4640      	mov	r0, r8
 80010b4:	4649      	mov	r1, r9
 80010b6:	f7ff fa6b 	bl	8000590 <__aeabi_dmul>
 80010ba:	4602      	mov	r2, r0
 80010bc:	460b      	mov	r3, r1
    _f_pd_Hz = fosc * mult_factor /
 80010be:	4650      	mov	r0, sl
 80010c0:	4659      	mov	r1, fp
 80010c2:	f7ff fb8f 	bl	80007e4 <__aeabi_ddiv>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	68f9      	ldr	r1, [r7, #12]
 80010cc:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

    if (_f_pd_Hz <= 0.0) return false;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80010d6:	f04f 0200 	mov.w	r2, #0
 80010da:	f04f 0300 	mov.w	r3, #0
 80010de:	f7ff fcd3 	bl	8000a88 <__aeabi_dcmple>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0xec>
 80010e8:	2300      	movs	r3, #0
 80010ea:	e2fe      	b.n	80016ea <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6ea>

    // Для frac-N по даташиту: 5 МГц ≤ fPD ≤ 300 МГц :contentReference[oaicite:1]{index=1}
    if (_f_pd_Hz < 5e6 || _f_pd_Hz > 300e6) {
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80010f2:	a381      	add	r3, pc, #516	; (adr r3, 80012f8 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x2f8>)
 80010f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f8:	f7ff fcbc 	bl	8000a74 <__aeabi_dcmplt>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d10a      	bne.n	8001118 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x118>
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001108:	a37d      	add	r3, pc, #500	; (adr r3, 8001300 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x300>)
 800110a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800110e:	f7ff fccf 	bl	8000ab0 <__aeabi_dcmpgt>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x11c>
        return false;
 8001118:	2300      	movs	r3, #0
 800111a:	e2e6      	b.n	80016ea <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6ea>
        2, 4, 6, 8, 12, 16, 24, 32,
        48, 64, 72, 96, 128, 192,
        256, 384, 512, 768
    };

    constexpr double vco_min = 7.5e9;
 800111c:	a37a      	add	r3, pc, #488	; (adr r3, 8001308 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x308>)
 800111e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001122:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    constexpr double vco_max = 15.0e9;
 8001126:	a37a      	add	r3, pc, #488	; (adr r3, 8001310 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x310>)
 8001128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112c:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    constexpr double max_err_hz = 50.0; // допустимая ошибка по частоте
 8001130:	f04f 0200 	mov.w	r2, #0
 8001134:	4b7d      	ldr	r3, [pc, #500]	; (800132c <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x32c>)
 8001136:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

    for (uint16_t chdiv : chdiv_values) {
 800113a:	4b7d      	ldr	r3, [pc, #500]	; (8001330 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x330>)
 800113c:	647b      	str	r3, [r7, #68]	; 0x44
 800113e:	4b7c      	ldr	r3, [pc, #496]	; (8001330 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x330>)
 8001140:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001144:	4b7b      	ldr	r3, [pc, #492]	; (8001334 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x334>)
 8001146:	643b      	str	r3, [r7, #64]	; 0x40
 8001148:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800114c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800114e:	429a      	cmp	r2, r3
 8001150:	f000 82ca 	beq.w	80016e8 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6e8>
 8001154:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001158:	881b      	ldrh	r3, [r3, #0]
 800115a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        double f_vco = fout_Hz * chdiv;
 800115c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff f9ac 	bl	80004bc <__aeabi_i2d>
 8001164:	4602      	mov	r2, r0
 8001166:	460b      	mov	r3, r1
 8001168:	e9d7 0100 	ldrd	r0, r1, [r7]
 800116c:	f7ff fa10 	bl	8000590 <__aeabi_dmul>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
        if (chdiv == 1) {
 8001178:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800117a:	2b01      	cmp	r3, #1
 800117c:	d103      	bne.n	8001186 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x186>
            // bypass делителя
            f_vco = fout_Hz;
 800117e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001182:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
        }

        if (f_vco < vco_min || f_vco > vco_max) continue;
 8001186:	a360      	add	r3, pc, #384	; (adr r3, 8001308 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x308>)
 8001188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001190:	f7ff fc70 	bl	8000a74 <__aeabi_dcmplt>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	f040 828f 	bne.w	80016ba <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6ba>
 800119c:	a35c      	add	r3, pc, #368	; (adr r3, 8001310 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x310>)
 800119e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80011a6:	f7ff fc83 	bl	8000ab0 <__aeabi_dcmpgt>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	f040 8284 	bne.w	80016ba <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6ba>

        // При fVCO > 10 ГГц – максимальный CHDIV = 6 :contentReference[oaicite:3]{index=3}
        if (f_vco > 10e9 && chdiv > 6) continue;
 80011b2:	a359      	add	r3, pc, #356	; (adr r3, 8001318 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x318>)
 80011b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80011bc:	f7ff fc78 	bl	8000ab0 <__aeabi_dcmpgt>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d003      	beq.n	80011ce <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x1ce>
 80011c6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80011c8:	2b06      	cmp	r3, #6
 80011ca:	f200 8278 	bhi.w	80016be <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6be>

        double n = f_vco / _f_pd_Hz;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80011d4:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80011d8:	f7ff fb04 	bl	80007e4 <__aeabi_ddiv>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
        if (n < 1.0) continue;
 80011e4:	f04f 0200 	mov.w	r2, #0
 80011e8:	4b4f      	ldr	r3, [pc, #316]	; (8001328 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x328>)
 80011ea:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80011ee:	f7ff fc41 	bl	8000a74 <__aeabi_dcmplt>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	f040 8264 	bne.w	80016c2 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6c2>

        uint32_t pll_n = static_cast<uint32_t>(std::floor(n));
 80011fa:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 80011fe:	f002 fb7b 	bl	80038f8 <floor>
 8001202:	ec53 2b10 	vmov	r2, r3, d0
 8001206:	4610      	mov	r0, r2
 8001208:	4619      	mov	r1, r3
 800120a:	f7ff fc5b 	bl	8000ac4 <__aeabi_d2uiz>
 800120e:	4603      	mov	r3, r0
 8001210:	67fb      	str	r3, [r7, #124]	; 0x7c
        double frac    = n - static_cast<double>(pll_n);
 8001212:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001214:	f7ff f942 	bl	800049c <__aeabi_ui2d>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001220:	f7fe fffe 	bl	8000220 <__aeabi_dsub>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

        uint32_t pll_den = _pll_den;
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001230:	627b      	str	r3, [r7, #36]	; 0x24
        uint32_t pll_num = static_cast<uint32_t>(
                std::llround(frac * static_cast<double>(pll_den)));
 8001232:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001234:	f7ff f932 	bl	800049c <__aeabi_ui2d>
 8001238:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800123c:	f7ff f9a8 	bl	8000590 <__aeabi_dmul>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	ec43 2b17 	vmov	d7, r2, r3
 8001248:	eeb0 0a47 	vmov.f32	s0, s14
 800124c:	eef0 0a67 	vmov.f32	s1, s15
 8001250:	f002 fbd2 	bl	80039f8 <llround>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	4613      	mov	r3, r2
 800125a:	67bb      	str	r3, [r7, #120]	; 0x78

        bool integer_mode = false;
 800125c:	2300      	movs	r3, #0
 800125e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
        if (pll_num == 0u || pll_num == pll_den) {
 8001262:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001264:	2b00      	cmp	r3, #0
 8001266:	d003      	beq.n	8001270 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x270>
 8001268:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800126a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126c:	429a      	cmp	r2, r3
 800126e:	d10b      	bne.n	8001288 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x288>
            integer_mode = true;
 8001270:	2301      	movs	r3, #1
 8001272:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
            pll_num = 0u;
 8001276:	2300      	movs	r3, #0
 8001278:	67bb      	str	r3, [r7, #120]	; 0x78
            if (pll_den == pll_num) {
 800127a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800127c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800127e:	429a      	cmp	r2, r3
 8001280:	d102      	bne.n	8001288 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x288>
                ++pll_n;
 8001282:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001284:	3301      	adds	r3, #1
 8001286:	67fb      	str	r3, [r7, #124]	; 0x7c

        uint8_t mash_order;
        uint8_t pfd_dly_sel;

        // Ограничения на минимальный N и PFD_DLY_SEL – таблица 2 :contentReference[oaicite:4]{index=4}
        if (integer_mode) {
 8001288:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800128c:	2b00      	cmp	r3, #0
 800128e:	d01c      	beq.n	80012ca <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x2ca>
            mash_order = 0;
 8001290:	2300      	movs	r3, #0
 8001292:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
            if (f_vco <= 12.5e9) {
 8001296:	a322      	add	r3, pc, #136	; (adr r3, 8001320 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x320>)
 8001298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800129c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80012a0:	f7ff fbf2 	bl	8000a88 <__aeabi_dcmple>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d007      	beq.n	80012ba <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x2ba>
                if (pll_n < 28) continue;
 80012aa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80012ac:	2b1b      	cmp	r3, #27
 80012ae:	f240 820a 	bls.w	80016c6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6c6>
                pfd_dly_sel = 1;
 80012b2:	2301      	movs	r3, #1
 80012b4:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
 80012b8:	e045      	b.n	8001346 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x346>
            } else {
                if (pll_n < 32) continue;
 80012ba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80012bc:	2b1f      	cmp	r3, #31
 80012be:	f240 8204 	bls.w	80016ca <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6ca>
                pfd_dly_sel = 2;
 80012c2:	2302      	movs	r3, #2
 80012c4:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
 80012c8:	e03d      	b.n	8001346 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x346>
            }
        } else {
            mash_order = 3; // обычно хватает MASH 3-го порядка
 80012ca:	2303      	movs	r3, #3
 80012cc:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
            if (f_vco <= 10e9) {
 80012d0:	a311      	add	r3, pc, #68	; (adr r3, 8001318 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x318>)
 80012d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80012da:	f7ff fbd5 	bl	8000a88 <__aeabi_dcmple>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d029      	beq.n	8001338 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x338>
                if (pll_n < 36) continue;
 80012e4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80012e6:	2b23      	cmp	r3, #35	; 0x23
 80012e8:	f240 81f1 	bls.w	80016ce <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6ce>
                pfd_dly_sel = 3;
 80012ec:	2303      	movs	r3, #3
 80012ee:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
 80012f2:	e028      	b.n	8001346 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x346>
 80012f4:	f3af 8000 	nop.w
 80012f8:	00000000 	.word	0x00000000
 80012fc:	415312d0 	.word	0x415312d0
 8001300:	00000000 	.word	0x00000000
 8001304:	41b1e1a3 	.word	0x41b1e1a3
 8001308:	b0000000 	.word	0xb0000000
 800130c:	41fbf08e 	.word	0x41fbf08e
 8001310:	b0000000 	.word	0xb0000000
 8001314:	420bf08e 	.word	0x420bf08e
 8001318:	20000000 	.word	0x20000000
 800131c:	4202a05f 	.word	0x4202a05f
 8001320:	e8000000 	.word	0xe8000000
 8001324:	42074876 	.word	0x42074876
 8001328:	3ff00000 	.word	0x3ff00000
 800132c:	40490000 	.word	0x40490000
 8001330:	08003b24 	.word	0x08003b24
 8001334:	08003b4a 	.word	0x08003b4a
            } else {
                if (pll_n < 40) continue;
 8001338:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800133a:	2b27      	cmp	r3, #39	; 0x27
 800133c:	f240 81c9 	bls.w	80016d2 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6d2>
                pfd_dly_sel = 4;
 8001340:	2304      	movs	r3, #4
 8001342:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
            }
        }

        // Реальная частота с учётом квантования
        double n_real = static_cast<double>(pll_n) +
 8001346:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001348:	f7ff f8a8 	bl	800049c <__aeabi_ui2d>
 800134c:	4680      	mov	r8, r0
 800134e:	4689      	mov	r9, r1
                        static_cast<double>(pll_num) / pll_den;
 8001350:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8001352:	f7ff f8a3 	bl	800049c <__aeabi_ui2d>
 8001356:	4682      	mov	sl, r0
 8001358:	468b      	mov	fp, r1
 800135a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800135c:	f7ff f89e 	bl	800049c <__aeabi_ui2d>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4650      	mov	r0, sl
 8001366:	4659      	mov	r1, fp
 8001368:	f7ff fa3c 	bl	80007e4 <__aeabi_ddiv>
 800136c:	4602      	mov	r2, r0
 800136e:	460b      	mov	r3, r1
        double n_real = static_cast<double>(pll_n) +
 8001370:	4640      	mov	r0, r8
 8001372:	4649      	mov	r1, r9
 8001374:	f7fe ff56 	bl	8000224 <__adddf3>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	e9c7 2306 	strd	r2, r3, [r7, #24]
        double f_out_real = n_real * _f_pd_Hz /
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001386:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800138a:	f7ff f901 	bl	8000590 <__aeabi_dmul>
 800138e:	4602      	mov	r2, r0
 8001390:	460b      	mov	r3, r1
 8001392:	4690      	mov	r8, r2
 8001394:	4699      	mov	r9, r3
                            static_cast<double>(chdiv);
 8001396:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff f87f 	bl	800049c <__aeabi_ui2d>
 800139e:	4602      	mov	r2, r0
 80013a0:	460b      	mov	r3, r1
        double f_out_real = n_real * _f_pd_Hz /
 80013a2:	4640      	mov	r0, r8
 80013a4:	4649      	mov	r1, r9
 80013a6:	f7ff fa1d 	bl	80007e4 <__aeabi_ddiv>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	e9c7 2304 	strd	r2, r3, [r7, #16]

        if (std::fabs(f_out_real - fout_Hz) > max_err_hz) {
 80013b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80013b6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013ba:	f7fe ff31 	bl	8000220 <__aeabi_dsub>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	4614      	mov	r4, r2
 80013c4:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80013c8:	f04f 0200 	mov.w	r2, #0
 80013cc:	4bc9      	ldr	r3, [pc, #804]	; (80016f4 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6f4>)
 80013ce:	4620      	mov	r0, r4
 80013d0:	4629      	mov	r1, r5
 80013d2:	f7ff fb6d 	bl	8000ab0 <__aeabi_dcmpgt>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	f040 817c 	bne.w	80016d6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6d6>
            continue;
        }

        plan.f_vco        = f_vco;
 80013de:	68b9      	ldr	r1, [r7, #8]
 80013e0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80013e4:	e9c1 2300 	strd	r2, r3, [r1]
        plan.f_out        = f_out_real;
 80013e8:	68b9      	ldr	r1, [r7, #8]
 80013ea:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80013ee:	e9c1 2302 	strd	r2, r3, [r1, #8]
        plan.pll_n        = pll_n;
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80013f6:	615a      	str	r2, [r3, #20]
        plan.pll_num      = pll_num;
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80013fc:	619a      	str	r2, [r3, #24]
        plan.pll_den      = pll_den;
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001402:	61da      	str	r2, [r3, #28]
        plan.mash_order   = mash_order;
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
 800140a:	f883 2020 	strb.w	r2, [r3, #32]
        plan.pfd_dly_sel  = pfd_dly_sel;
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 8001414:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        plan.integer_mode = integer_mode;
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 800141e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

        if (chdiv == 1) {
 8001422:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001424:	2b01      	cmp	r3, #1
 8001426:	d106      	bne.n	8001436 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x436>
            plan.use_chdiv  = false;
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	2200      	movs	r2, #0
 800142c:	745a      	strb	r2, [r3, #17]
            plan.chdiv_code = 0;
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	2200      	movs	r2, #0
 8001432:	741a      	strb	r2, [r3, #16]
 8001434:	e13f      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
        } else {
            plan.use_chdiv  = true;
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	2201      	movs	r2, #1
 800143a:	745a      	strb	r2, [r3, #17]
            switch (chdiv) {
 800143c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800143e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001442:	f000 8134 	beq.w	80016ae <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6ae>
 8001446:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800144a:	f300 8146 	bgt.w	80016da <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6da>
 800144e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001452:	f000 8128 	beq.w	80016a6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6a6>
 8001456:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800145a:	f300 813e 	bgt.w	80016da <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6da>
 800145e:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8001462:	f000 811c 	beq.w	800169e <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x69e>
 8001466:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 800146a:	f300 8136 	bgt.w	80016da <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6da>
 800146e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001472:	f000 8110 	beq.w	8001696 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x696>
 8001476:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800147a:	f300 812e 	bgt.w	80016da <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6da>
 800147e:	2bc0      	cmp	r3, #192	; 0xc0
 8001480:	f000 8105 	beq.w	800168e <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x68e>
 8001484:	2bc0      	cmp	r3, #192	; 0xc0
 8001486:	f300 8128 	bgt.w	80016da <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6da>
 800148a:	2b60      	cmp	r3, #96	; 0x60
 800148c:	f300 80c8 	bgt.w	8001620 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x620>
 8001490:	2b02      	cmp	r3, #2
 8001492:	f2c0 8122 	blt.w	80016da <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6da>
 8001496:	3b02      	subs	r3, #2
 8001498:	2b5e      	cmp	r3, #94	; 0x5e
 800149a:	f200 811e 	bhi.w	80016da <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6da>
 800149e:	a201      	add	r2, pc, #4	; (adr r2, 80014a4 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x4a4>)
 80014a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a4:	08001627 	.word	0x08001627
 80014a8:	080016db 	.word	0x080016db
 80014ac:	0800162f 	.word	0x0800162f
 80014b0:	080016db 	.word	0x080016db
 80014b4:	08001637 	.word	0x08001637
 80014b8:	080016db 	.word	0x080016db
 80014bc:	0800163f 	.word	0x0800163f
 80014c0:	080016db 	.word	0x080016db
 80014c4:	080016db 	.word	0x080016db
 80014c8:	080016db 	.word	0x080016db
 80014cc:	08001647 	.word	0x08001647
 80014d0:	080016db 	.word	0x080016db
 80014d4:	080016db 	.word	0x080016db
 80014d8:	080016db 	.word	0x080016db
 80014dc:	0800164f 	.word	0x0800164f
 80014e0:	080016db 	.word	0x080016db
 80014e4:	080016db 	.word	0x080016db
 80014e8:	080016db 	.word	0x080016db
 80014ec:	080016db 	.word	0x080016db
 80014f0:	080016db 	.word	0x080016db
 80014f4:	080016db 	.word	0x080016db
 80014f8:	080016db 	.word	0x080016db
 80014fc:	08001657 	.word	0x08001657
 8001500:	080016db 	.word	0x080016db
 8001504:	080016db 	.word	0x080016db
 8001508:	080016db 	.word	0x080016db
 800150c:	080016db 	.word	0x080016db
 8001510:	080016db 	.word	0x080016db
 8001514:	080016db 	.word	0x080016db
 8001518:	080016db 	.word	0x080016db
 800151c:	0800165f 	.word	0x0800165f
 8001520:	080016db 	.word	0x080016db
 8001524:	080016db 	.word	0x080016db
 8001528:	080016db 	.word	0x080016db
 800152c:	080016db 	.word	0x080016db
 8001530:	080016db 	.word	0x080016db
 8001534:	080016db 	.word	0x080016db
 8001538:	080016db 	.word	0x080016db
 800153c:	080016db 	.word	0x080016db
 8001540:	080016db 	.word	0x080016db
 8001544:	080016db 	.word	0x080016db
 8001548:	080016db 	.word	0x080016db
 800154c:	080016db 	.word	0x080016db
 8001550:	080016db 	.word	0x080016db
 8001554:	080016db 	.word	0x080016db
 8001558:	080016db 	.word	0x080016db
 800155c:	08001667 	.word	0x08001667
 8001560:	080016db 	.word	0x080016db
 8001564:	080016db 	.word	0x080016db
 8001568:	080016db 	.word	0x080016db
 800156c:	080016db 	.word	0x080016db
 8001570:	080016db 	.word	0x080016db
 8001574:	080016db 	.word	0x080016db
 8001578:	080016db 	.word	0x080016db
 800157c:	080016db 	.word	0x080016db
 8001580:	080016db 	.word	0x080016db
 8001584:	080016db 	.word	0x080016db
 8001588:	080016db 	.word	0x080016db
 800158c:	080016db 	.word	0x080016db
 8001590:	080016db 	.word	0x080016db
 8001594:	080016db 	.word	0x080016db
 8001598:	080016db 	.word	0x080016db
 800159c:	0800166f 	.word	0x0800166f
 80015a0:	080016db 	.word	0x080016db
 80015a4:	080016db 	.word	0x080016db
 80015a8:	080016db 	.word	0x080016db
 80015ac:	080016db 	.word	0x080016db
 80015b0:	080016db 	.word	0x080016db
 80015b4:	080016db 	.word	0x080016db
 80015b8:	080016db 	.word	0x080016db
 80015bc:	08001677 	.word	0x08001677
 80015c0:	080016db 	.word	0x080016db
 80015c4:	080016db 	.word	0x080016db
 80015c8:	080016db 	.word	0x080016db
 80015cc:	080016db 	.word	0x080016db
 80015d0:	080016db 	.word	0x080016db
 80015d4:	080016db 	.word	0x080016db
 80015d8:	080016db 	.word	0x080016db
 80015dc:	080016db 	.word	0x080016db
 80015e0:	080016db 	.word	0x080016db
 80015e4:	080016db 	.word	0x080016db
 80015e8:	080016db 	.word	0x080016db
 80015ec:	080016db 	.word	0x080016db
 80015f0:	080016db 	.word	0x080016db
 80015f4:	080016db 	.word	0x080016db
 80015f8:	080016db 	.word	0x080016db
 80015fc:	080016db 	.word	0x080016db
 8001600:	080016db 	.word	0x080016db
 8001604:	080016db 	.word	0x080016db
 8001608:	080016db 	.word	0x080016db
 800160c:	080016db 	.word	0x080016db
 8001610:	080016db 	.word	0x080016db
 8001614:	080016db 	.word	0x080016db
 8001618:	080016db 	.word	0x080016db
 800161c:	0800167f 	.word	0x0800167f
 8001620:	2b80      	cmp	r3, #128	; 0x80
 8001622:	d030      	beq.n	8001686 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x686>
            case 192: plan.chdiv_code = 13; break;
            case 256: plan.chdiv_code = 14; break;
            case 384: plan.chdiv_code = 15; break;
            case 512: plan.chdiv_code = 16; break;
            case 768: plan.chdiv_code = 17; break;
            default:  continue;
 8001624:	e059      	b.n	80016da <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6da>
            case 2:   plan.chdiv_code = 0;  break;
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	2200      	movs	r2, #0
 800162a:	741a      	strb	r2, [r3, #16]
 800162c:	e043      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 4:   plan.chdiv_code = 1;  break;
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	2201      	movs	r2, #1
 8001632:	741a      	strb	r2, [r3, #16]
 8001634:	e03f      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 6:   plan.chdiv_code = 2;  break;
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	2202      	movs	r2, #2
 800163a:	741a      	strb	r2, [r3, #16]
 800163c:	e03b      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 8:   plan.chdiv_code = 3;  break;
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	2203      	movs	r2, #3
 8001642:	741a      	strb	r2, [r3, #16]
 8001644:	e037      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 12:  plan.chdiv_code = 4;  break;
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	2204      	movs	r2, #4
 800164a:	741a      	strb	r2, [r3, #16]
 800164c:	e033      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 16:  plan.chdiv_code = 5;  break;
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	2205      	movs	r2, #5
 8001652:	741a      	strb	r2, [r3, #16]
 8001654:	e02f      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 24:  plan.chdiv_code = 6;  break;
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	2206      	movs	r2, #6
 800165a:	741a      	strb	r2, [r3, #16]
 800165c:	e02b      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 32:  plan.chdiv_code = 7;  break;
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	2207      	movs	r2, #7
 8001662:	741a      	strb	r2, [r3, #16]
 8001664:	e027      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 48:  plan.chdiv_code = 8;  break;
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	2208      	movs	r2, #8
 800166a:	741a      	strb	r2, [r3, #16]
 800166c:	e023      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 64:  plan.chdiv_code = 9;  break;
 800166e:	68bb      	ldr	r3, [r7, #8]
 8001670:	2209      	movs	r2, #9
 8001672:	741a      	strb	r2, [r3, #16]
 8001674:	e01f      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 72:  plan.chdiv_code = 10; break;
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	220a      	movs	r2, #10
 800167a:	741a      	strb	r2, [r3, #16]
 800167c:	e01b      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 96:  plan.chdiv_code = 11; break;
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	220b      	movs	r2, #11
 8001682:	741a      	strb	r2, [r3, #16]
 8001684:	e017      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 128: plan.chdiv_code = 12; break;
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	220c      	movs	r2, #12
 800168a:	741a      	strb	r2, [r3, #16]
 800168c:	e013      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 192: plan.chdiv_code = 13; break;
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	220d      	movs	r2, #13
 8001692:	741a      	strb	r2, [r3, #16]
 8001694:	e00f      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 256: plan.chdiv_code = 14; break;
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	220e      	movs	r2, #14
 800169a:	741a      	strb	r2, [r3, #16]
 800169c:	e00b      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 384: plan.chdiv_code = 15; break;
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	220f      	movs	r2, #15
 80016a2:	741a      	strb	r2, [r3, #16]
 80016a4:	e007      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 512: plan.chdiv_code = 16; break;
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	2210      	movs	r2, #16
 80016aa:	741a      	strb	r2, [r3, #16]
 80016ac:	e003      	b.n	80016b6 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6b6>
            case 768: plan.chdiv_code = 17; break;
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	2211      	movs	r2, #17
 80016b2:	741a      	strb	r2, [r3, #16]
 80016b4:	bf00      	nop
            }
        }

        return true;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e017      	b.n	80016ea <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6ea>
        if (f_vco < vco_min || f_vco > vco_max) continue;
 80016ba:	bf00      	nop
 80016bc:	e00e      	b.n	80016dc <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6dc>
        if (f_vco > 10e9 && chdiv > 6) continue;
 80016be:	bf00      	nop
 80016c0:	e00c      	b.n	80016dc <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6dc>
        if (n < 1.0) continue;
 80016c2:	bf00      	nop
 80016c4:	e00a      	b.n	80016dc <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6dc>
                if (pll_n < 28) continue;
 80016c6:	bf00      	nop
 80016c8:	e008      	b.n	80016dc <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6dc>
                if (pll_n < 32) continue;
 80016ca:	bf00      	nop
 80016cc:	e006      	b.n	80016dc <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6dc>
                if (pll_n < 36) continue;
 80016ce:	bf00      	nop
 80016d0:	e004      	b.n	80016dc <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6dc>
                if (pll_n < 40) continue;
 80016d2:	bf00      	nop
 80016d4:	e002      	b.n	80016dc <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6dc>
            continue;
 80016d6:	bf00      	nop
 80016d8:	e000      	b.n	80016dc <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x6dc>
            default:  continue;
 80016da:	bf00      	nop
    for (uint16_t chdiv : chdiv_values) {
 80016dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80016e0:	3302      	adds	r3, #2
 80016e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80016e6:	e52f      	b.n	8001148 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE+0x148>
    }

    return false; // ничего подходящего не нашли
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3790      	adds	r7, #144	; 0x90
 80016ee:	46bd      	mov	sp, r7
 80016f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016f4:	40490000 	.word	0x40490000

080016f8 <_ZN7Lmx259412setFrequencyEd>:

// --- выставление частоты ---

HAL_StatusTypeDef Lmx2594::setFrequency(double fout_Hz)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b090      	sub	sp, #64	; 0x40
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	ed87 0b00 	vstr	d0, [r7]
    FreqPlan plan{};
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	2228      	movs	r2, #40	; 0x28
 800170a:	2100      	movs	r1, #0
 800170c:	4618      	mov	r0, r3
 800170e:	f002 f9f5 	bl	8003afc <memset>
    if (!computeFreqPlan(fout_Hz, plan)) {
 8001712:	f107 0310 	add.w	r3, r7, #16
 8001716:	4619      	mov	r1, r3
 8001718:	ed97 0b00 	vldr	d0, [r7]
 800171c:	68f8      	ldr	r0, [r7, #12]
 800171e:	f7ff fc6f 	bl	8001000 <_ZN7Lmx259415computeFreqPlanEdRNS_8FreqPlanE>
 8001722:	4603      	mov	r3, r0
 8001724:	f083 0301 	eor.w	r3, r3, #1
 8001728:	b2db      	uxtb	r3, r3
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <_ZN7Lmx259412setFrequencyEd+0x3a>
        return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e02a      	b.n	8001788 <_ZN7Lmx259412setFrequencyEd+0x90>
    }

    HAL_StatusTypeDef st = applyFreqPlan(plan);
 8001732:	f107 0310 	add.w	r3, r7, #16
 8001736:	4619      	mov	r1, r3
 8001738:	68f8      	ldr	r0, [r7, #12]
 800173a:	f000 f829 	bl	8001790 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE>
 800173e:	4603      	mov	r3, r0
 8001740:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (st != HAL_OK) return st;
 8001744:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <_ZN7Lmx259412setFrequencyEd+0x5a>
 800174c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001750:	e01a      	b.n	8001788 <_ZN7Lmx259412setFrequencyEd+0x90>

    st = runFcal(plan);
 8001752:	f107 0310 	add.w	r3, r7, #16
 8001756:	4619      	mov	r1, r3
 8001758:	68f8      	ldr	r0, [r7, #12]
 800175a:	f000 f9b9 	bl	8001ad0 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE>
 800175e:	4603      	mov	r3, r0
 8001760:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (st != HAL_OK) return st;
 8001764:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001768:	2b00      	cmp	r3, #0
 800176a:	d002      	beq.n	8001772 <_ZN7Lmx259412setFrequencyEd+0x7a>
 800176c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001770:	e00a      	b.n	8001788 <_ZN7Lmx259412setFrequencyEd+0x90>

    _f_vco_Hz = plan.f_vco;
 8001772:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001776:	68f9      	ldr	r1, [r7, #12]
 8001778:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    _f_out_Hz = plan.f_out;
 800177c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001780:	68f9      	ldr	r1, [r7, #12]
 8001782:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    return HAL_OK;
 8001786:	2300      	movs	r3, #0
}
 8001788:	4618      	mov	r0, r3
 800178a:	3740      	adds	r7, #64	; 0x40
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE>:

// Запись регистров под частотный план (без FCAL_EN)

HAL_StatusTypeDef Lmx2594::applyFreqPlan(const FreqPlan& plan)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08a      	sub	sp, #40	; 0x28
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef st;

    // PLL_N – R34 (старшие 3 бита) + R36 (младшие 16)
    uint16_t r34 = 0;
 800179a:	2300      	movs	r3, #0
 800179c:	843b      	strh	r3, [r7, #32]
    r34 |= static_cast<uint16_t>((plan.pll_n >> 16) & 0x7u); // PLL_N[18:16]
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	695b      	ldr	r3, [r3, #20]
 80017a2:	0c1b      	lsrs	r3, r3, #16
 80017a4:	b29b      	uxth	r3, r3
 80017a6:	f003 0307 	and.w	r3, r3, #7
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	8c3b      	ldrh	r3, [r7, #32]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	843b      	strh	r3, [r7, #32]
    st = writeReg(34, r34);
 80017b2:	8c3b      	ldrh	r3, [r7, #32]
 80017b4:	461a      	mov	r2, r3
 80017b6:	2122      	movs	r1, #34	; 0x22
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f7ff fa58 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 80017be:	4603      	mov	r3, r0
 80017c0:	77fb      	strb	r3, [r7, #31]
    if (st != HAL_OK) return st;
 80017c2:	7ffb      	ldrb	r3, [r7, #31]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x3c>
 80017c8:	7ffb      	ldrb	r3, [r7, #31]
 80017ca:	e17c      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>

    uint16_t r36 = static_cast<uint16_t>(plan.pll_n & 0xFFFFu);
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	695b      	ldr	r3, [r3, #20]
 80017d0:	83bb      	strh	r3, [r7, #28]
    st = writeReg(36, r36);
 80017d2:	8bbb      	ldrh	r3, [r7, #28]
 80017d4:	461a      	mov	r2, r3
 80017d6:	2124      	movs	r1, #36	; 0x24
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f7ff fa48 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 80017de:	4603      	mov	r3, r0
 80017e0:	77fb      	strb	r3, [r7, #31]
    if (st != HAL_OK) return st;
 80017e2:	7ffb      	ldrb	r3, [r7, #31]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x5c>
 80017e8:	7ffb      	ldrb	r3, [r7, #31]
 80017ea:	e16c      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>

    // PLL_DEN – R38..R39
    uint16_t r38 = static_cast<uint16_t>((plan.pll_den >> 16) & 0xFFFFu);
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	69db      	ldr	r3, [r3, #28]
 80017f0:	0c1b      	lsrs	r3, r3, #16
 80017f2:	837b      	strh	r3, [r7, #26]
    uint16_t r39 = static_cast<uint16_t>( plan.pll_den        & 0xFFFFu);
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	69db      	ldr	r3, [r3, #28]
 80017f8:	833b      	strh	r3, [r7, #24]
    st = writeReg(38, r38);
 80017fa:	8b7b      	ldrh	r3, [r7, #26]
 80017fc:	461a      	mov	r2, r3
 80017fe:	2126      	movs	r1, #38	; 0x26
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff fa34 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8001806:	4603      	mov	r3, r0
 8001808:	77fb      	strb	r3, [r7, #31]
    if (st != HAL_OK) return st;
 800180a:	7ffb      	ldrb	r3, [r7, #31]
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x84>
 8001810:	7ffb      	ldrb	r3, [r7, #31]
 8001812:	e158      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>
    st = writeReg(39, r39);
 8001814:	8b3b      	ldrh	r3, [r7, #24]
 8001816:	461a      	mov	r2, r3
 8001818:	2127      	movs	r1, #39	; 0x27
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f7ff fa27 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8001820:	4603      	mov	r3, r0
 8001822:	77fb      	strb	r3, [r7, #31]
    if (st != HAL_OK) return st;
 8001824:	7ffb      	ldrb	r3, [r7, #31]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x9e>
 800182a:	7ffb      	ldrb	r3, [r7, #31]
 800182c:	e14b      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>

    // PLL_NUM – R42..R43
    uint16_t r42 = static_cast<uint16_t>((plan.pll_num >> 16) & 0xFFFFu);
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	0c1b      	lsrs	r3, r3, #16
 8001834:	82fb      	strh	r3, [r7, #22]
    uint16_t r43 = static_cast<uint16_t>( plan.pll_num        & 0xFFFFu);
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	699b      	ldr	r3, [r3, #24]
 800183a:	82bb      	strh	r3, [r7, #20]
    st = writeReg(42, r42);
 800183c:	8afb      	ldrh	r3, [r7, #22]
 800183e:	461a      	mov	r2, r3
 8001840:	212a      	movs	r1, #42	; 0x2a
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f7ff fa13 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8001848:	4603      	mov	r3, r0
 800184a:	77fb      	strb	r3, [r7, #31]
    if (st != HAL_OK) return st;
 800184c:	7ffb      	ldrb	r3, [r7, #31]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0xc6>
 8001852:	7ffb      	ldrb	r3, [r7, #31]
 8001854:	e137      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>
    st = writeReg(43, r43);
 8001856:	8abb      	ldrh	r3, [r7, #20]
 8001858:	461a      	mov	r2, r3
 800185a:	212b      	movs	r1, #43	; 0x2b
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f7ff fa06 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8001862:	4603      	mov	r3, r0
 8001864:	77fb      	strb	r3, [r7, #31]
    if (st != HAL_OK) return st;
 8001866:	7ffb      	ldrb	r3, [r7, #31]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0xe0>
 800186c:	7ffb      	ldrb	r3, [r7, #31]
 800186e:	e12a      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>

    // PFD_DLY_SEL – R37[13:8]
    uint16_t r37 = 0;
 8001870:	2300      	movs	r3, #0
 8001872:	827b      	strh	r3, [r7, #18]
    r37 |= static_cast<uint16_t>(plan.pfd_dly_sel & 0x3Fu) << 8;
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800187a:	021b      	lsls	r3, r3, #8
 800187c:	b21b      	sxth	r3, r3
 800187e:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8001882:	b21a      	sxth	r2, r3
 8001884:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001888:	4313      	orrs	r3, r2
 800188a:	b21b      	sxth	r3, r3
 800188c:	827b      	strh	r3, [r7, #18]
    st = writeReg(37, r37);
 800188e:	8a7b      	ldrh	r3, [r7, #18]
 8001890:	461a      	mov	r2, r3
 8001892:	2125      	movs	r1, #37	; 0x25
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7ff f9ea 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 800189a:	4603      	mov	r3, r0
 800189c:	77fb      	strb	r3, [r7, #31]
    if (st != HAL_OK) return st;
 800189e:	7ffb      	ldrb	r3, [r7, #31]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x118>
 80018a4:	7ffb      	ldrb	r3, [r7, #31]
 80018a6:	e10e      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>

    // MASH_ORDER, OUTA/OUTB_PD, OUTA_PWR – R44
    uint16_t r44 = 0;
 80018a8:	2300      	movs	r3, #0
 80018aa:	823b      	strh	r3, [r7, #16]
    r44 |= (31u << 8);                  // OUTA_PWR
 80018ac:	8a3b      	ldrh	r3, [r7, #16]
 80018ae:	f443 53f8 	orr.w	r3, r3, #7936	; 0x1f00
 80018b2:	823b      	strh	r3, [r7, #16]
    r44 |= (1u << 7);                   // OUTB_PD=1
 80018b4:	8a3b      	ldrh	r3, [r7, #16]
 80018b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018ba:	823b      	strh	r3, [r7, #16]
    r44 |= (1u << 5);                   // MASH_RESET_N=1
 80018bc:	8a3b      	ldrh	r3, [r7, #16]
 80018be:	f043 0320 	orr.w	r3, r3, #32
 80018c2:	823b      	strh	r3, [r7, #16]
    r44 |= (plan.mash_order & 0x7u);    // MASH_ORDER[2:0]
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	f003 0307 	and.w	r3, r3, #7
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	8a3b      	ldrh	r3, [r7, #16]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	823b      	strh	r3, [r7, #16]
    st = writeReg(44, r44);
 80018d8:	8a3b      	ldrh	r3, [r7, #16]
 80018da:	461a      	mov	r2, r3
 80018dc:	212c      	movs	r1, #44	; 0x2c
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7ff f9c5 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 80018e4:	4603      	mov	r3, r0
 80018e6:	77fb      	strb	r3, [r7, #31]
    if (st != HAL_OK) return st;
 80018e8:	7ffb      	ldrb	r3, [r7, #31]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x162>
 80018ee:	7ffb      	ldrb	r3, [r7, #31]
 80018f0:	e0e9      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>

    // OUTA_MUX, OUT_ISET, OUTB_PWR – R45
    uint16_t r45 = 0;
 80018f2:	2300      	movs	r3, #0
 80018f4:	84fb      	strh	r3, [r7, #38]	; 0x26
    if (!plan.use_chdiv) {
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	7c5b      	ldrb	r3, [r3, #17]
 80018fa:	f083 0301 	eor.w	r3, r3, #1
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b00      	cmp	r3, #0
 8001902:	d003      	beq.n	800190c <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x17c>
        // VCO напрямую на выход: OUTA_MUX=1
        r45 |= (1u << 11);
 8001904:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001906:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800190a:	84fb      	strh	r3, [r7, #38]	; 0x26
    } else {
        // OUTA_MUX=0 – канал с делителем
    }
    st = writeReg(45, r45);
 800190c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800190e:	461a      	mov	r2, r3
 8001910:	212d      	movs	r1, #45	; 0x2d
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f7ff f9ab 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8001918:	4603      	mov	r3, r0
 800191a:	77fb      	strb	r3, [r7, #31]
    if (st != HAL_OK) return st;
 800191c:	7ffb      	ldrb	r3, [r7, #31]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x196>
 8001922:	7ffb      	ldrb	r3, [r7, #31]
 8001924:	e0cf      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>

    // OUTB_MUX – R46 (оставляем Hi-Z)
    uint16_t r46 = 0;
 8001926:	2300      	movs	r3, #0
 8001928:	81fb      	strh	r3, [r7, #14]
    r46 |= 3u; // Hi-Z
 800192a:	89fb      	ldrh	r3, [r7, #14]
 800192c:	f043 0303 	orr.w	r3, r3, #3
 8001930:	81fb      	strh	r3, [r7, #14]
    st = writeReg(46, r46);
 8001932:	89fb      	ldrh	r3, [r7, #14]
 8001934:	461a      	mov	r2, r3
 8001936:	212e      	movs	r1, #46	; 0x2e
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff f998 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 800193e:	4603      	mov	r3, r0
 8001940:	77fb      	strb	r3, [r7, #31]
    if (st != HAL_OK) return st;
 8001942:	7ffb      	ldrb	r3, [r7, #31]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x1bc>
 8001948:	7ffb      	ldrb	r3, [r7, #31]
 800194a:	e0bc      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>

    // CHDIV – R31 (CHDIV_DIV2) и R75 (CHDIV код)
    if (plan.use_chdiv) {
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	7c5b      	ldrb	r3, [r3, #17]
 8001950:	2b00      	cmp	r3, #0
 8001952:	f000 8099 	beq.w	8001a88 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x2f8>
        uint16_t r31 = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	84bb      	strh	r3, [r7, #36]	; 0x24
        // CHDIV_DIV2=1 для всех делителей > 2
        uint16_t chdiv_val;
        switch (plan.chdiv_code) {
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	7c1b      	ldrb	r3, [r3, #16]
 800195e:	2b11      	cmp	r3, #17
 8001960:	d860      	bhi.n	8001a24 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x294>
 8001962:	a201      	add	r2, pc, #4	; (adr r2, 8001968 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x1d8>)
 8001964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001968:	080019b1 	.word	0x080019b1
 800196c:	080019b7 	.word	0x080019b7
 8001970:	080019bd 	.word	0x080019bd
 8001974:	080019c3 	.word	0x080019c3
 8001978:	080019c9 	.word	0x080019c9
 800197c:	080019cf 	.word	0x080019cf
 8001980:	080019d5 	.word	0x080019d5
 8001984:	080019db 	.word	0x080019db
 8001988:	080019e1 	.word	0x080019e1
 800198c:	080019e7 	.word	0x080019e7
 8001990:	080019ed 	.word	0x080019ed
 8001994:	080019f3 	.word	0x080019f3
 8001998:	080019f9 	.word	0x080019f9
 800199c:	080019ff 	.word	0x080019ff
 80019a0:	08001a05 	.word	0x08001a05
 80019a4:	08001a0d 	.word	0x08001a0d
 80019a8:	08001a15 	.word	0x08001a15
 80019ac:	08001a1d 	.word	0x08001a1d
        case 0:  chdiv_val = 2;   break;
 80019b0:	2302      	movs	r3, #2
 80019b2:	847b      	strh	r3, [r7, #34]	; 0x22
 80019b4:	e039      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 1:  chdiv_val = 4;   break;
 80019b6:	2304      	movs	r3, #4
 80019b8:	847b      	strh	r3, [r7, #34]	; 0x22
 80019ba:	e036      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 2:  chdiv_val = 6;   break;
 80019bc:	2306      	movs	r3, #6
 80019be:	847b      	strh	r3, [r7, #34]	; 0x22
 80019c0:	e033      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 3:  chdiv_val = 8;   break;
 80019c2:	2308      	movs	r3, #8
 80019c4:	847b      	strh	r3, [r7, #34]	; 0x22
 80019c6:	e030      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 4:  chdiv_val = 12;  break;
 80019c8:	230c      	movs	r3, #12
 80019ca:	847b      	strh	r3, [r7, #34]	; 0x22
 80019cc:	e02d      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 5:  chdiv_val = 16;  break;
 80019ce:	2310      	movs	r3, #16
 80019d0:	847b      	strh	r3, [r7, #34]	; 0x22
 80019d2:	e02a      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 6:  chdiv_val = 24;  break;
 80019d4:	2318      	movs	r3, #24
 80019d6:	847b      	strh	r3, [r7, #34]	; 0x22
 80019d8:	e027      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 7:  chdiv_val = 32;  break;
 80019da:	2320      	movs	r3, #32
 80019dc:	847b      	strh	r3, [r7, #34]	; 0x22
 80019de:	e024      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 8:  chdiv_val = 48;  break;
 80019e0:	2330      	movs	r3, #48	; 0x30
 80019e2:	847b      	strh	r3, [r7, #34]	; 0x22
 80019e4:	e021      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 9:  chdiv_val = 64;  break;
 80019e6:	2340      	movs	r3, #64	; 0x40
 80019e8:	847b      	strh	r3, [r7, #34]	; 0x22
 80019ea:	e01e      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 10: chdiv_val = 72;  break;
 80019ec:	2348      	movs	r3, #72	; 0x48
 80019ee:	847b      	strh	r3, [r7, #34]	; 0x22
 80019f0:	e01b      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 11: chdiv_val = 96;  break;
 80019f2:	2360      	movs	r3, #96	; 0x60
 80019f4:	847b      	strh	r3, [r7, #34]	; 0x22
 80019f6:	e018      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 12: chdiv_val = 128; break;
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	847b      	strh	r3, [r7, #34]	; 0x22
 80019fc:	e015      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 13: chdiv_val = 192; break;
 80019fe:	23c0      	movs	r3, #192	; 0xc0
 8001a00:	847b      	strh	r3, [r7, #34]	; 0x22
 8001a02:	e012      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 14: chdiv_val = 256; break;
 8001a04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a08:	847b      	strh	r3, [r7, #34]	; 0x22
 8001a0a:	e00e      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 15: chdiv_val = 384; break;
 8001a0c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001a10:	847b      	strh	r3, [r7, #34]	; 0x22
 8001a12:	e00a      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 16: chdiv_val = 512; break;
 8001a14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a18:	847b      	strh	r3, [r7, #34]	; 0x22
 8001a1a:	e006      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        case 17: chdiv_val = 768; break;
 8001a1c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a20:	847b      	strh	r3, [r7, #34]	; 0x22
 8001a22:	e002      	b.n	8001a2a <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x29a>
        default: chdiv_val = 2;   break;
 8001a24:	2302      	movs	r3, #2
 8001a26:	847b      	strh	r3, [r7, #34]	; 0x22
 8001a28:	bf00      	nop
        }
        if (chdiv_val > 2) {
 8001a2a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d903      	bls.n	8001a38 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x2a8>
            r31 |= (1u << 14); // CHDIV_DIV2
 8001a30:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001a32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a36:	84bb      	strh	r3, [r7, #36]	; 0x24
        }
        st = writeReg(31, r31);
 8001a38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	211f      	movs	r1, #31
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f7ff f915 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8001a44:	4603      	mov	r3, r0
 8001a46:	77fb      	strb	r3, [r7, #31]
        if (st != HAL_OK) return st;
 8001a48:	7ffb      	ldrb	r3, [r7, #31]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x2c2>
 8001a4e:	7ffb      	ldrb	r3, [r7, #31]
 8001a50:	e039      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>

        uint16_t r75 = 0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	813b      	strh	r3, [r7, #8]
        r75 |= static_cast<uint16_t>(plan.chdiv_code & 0x1Fu) << 6; // CHDIV[10:6]
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	7c1b      	ldrb	r3, [r3, #16]
 8001a5a:	019b      	lsls	r3, r3, #6
 8001a5c:	b21b      	sxth	r3, r3
 8001a5e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8001a62:	b21a      	sxth	r2, r3
 8001a64:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	b21b      	sxth	r3, r3
 8001a6c:	813b      	strh	r3, [r7, #8]
        st = writeReg(75, r75);
 8001a6e:	893b      	ldrh	r3, [r7, #8]
 8001a70:	461a      	mov	r2, r3
 8001a72:	214b      	movs	r1, #75	; 0x4b
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f7ff f8fa 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	77fb      	strb	r3, [r7, #31]
        if (st != HAL_OK) return st;
 8001a7e:	7ffb      	ldrb	r3, [r7, #31]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d01f      	beq.n	8001ac4 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x334>
 8001a84:	7ffb      	ldrb	r3, [r7, #31]
 8001a86:	e01e      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>
    } else {
        // Делитель не используем
        uint16_t r31 = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	81bb      	strh	r3, [r7, #12]
        st = writeReg(31, r31);
 8001a8c:	89bb      	ldrh	r3, [r7, #12]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	211f      	movs	r1, #31
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7ff f8eb 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	77fb      	strb	r3, [r7, #31]
        if (st != HAL_OK) return st;
 8001a9c:	7ffb      	ldrb	r3, [r7, #31]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x316>
 8001aa2:	7ffb      	ldrb	r3, [r7, #31]
 8001aa4:	e00f      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>
        uint16_t r75 = 0;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	817b      	strh	r3, [r7, #10]
        st = writeReg(75, r75);
 8001aaa:	897b      	ldrh	r3, [r7, #10]
 8001aac:	461a      	mov	r2, r3
 8001aae:	214b      	movs	r1, #75	; 0x4b
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f7ff f8dc 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	77fb      	strb	r3, [r7, #31]
        if (st != HAL_OK) return st;
 8001aba:	7ffb      	ldrb	r3, [r7, #31]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x334>
 8001ac0:	7ffb      	ldrb	r3, [r7, #31]
 8001ac2:	e000      	b.n	8001ac6 <_ZN7Lmx259413applyFreqPlanERKNS_8FreqPlanE+0x336>
    }

    return HAL_OK;
 8001ac4:	2300      	movs	r3, #0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3728      	adds	r7, #40	; 0x28
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop

08001ad0 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE>:

// --- запуск VCO calibration (FCAL_EN) ---

HAL_StatusTypeDef Lmx2594::runFcal(const FreqPlan& /*plan*/)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
    // Подбор FCAL_HPFD_ADJ / FCAL_LPFD_ADJ по fPD (см. описание R0) :contentReference[oaicite:5]{index=5}

    uint8_t hpf = 0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	73fb      	strb	r3, [r7, #15]
    if      (_f_pd_Hz <= 100e6) hpf = 0;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001ae4:	a34c      	add	r3, pc, #304	; (adr r3, 8001c18 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x148>)
 8001ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aea:	f7fe ffcd 	bl	8000a88 <__aeabi_dcmple>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d002      	beq.n	8001afa <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x2a>
 8001af4:	2300      	movs	r3, #0
 8001af6:	73fb      	strb	r3, [r7, #15]
 8001af8:	e01d      	b.n	8001b36 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x66>
    else if (_f_pd_Hz <= 150e6) hpf = 1;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001b00:	a347      	add	r3, pc, #284	; (adr r3, 8001c20 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x150>)
 8001b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b06:	f7fe ffbf 	bl	8000a88 <__aeabi_dcmple>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d002      	beq.n	8001b16 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x46>
 8001b10:	2301      	movs	r3, #1
 8001b12:	73fb      	strb	r3, [r7, #15]
 8001b14:	e00f      	b.n	8001b36 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x66>
    else if (_f_pd_Hz <= 200e6) hpf = 2;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001b1c:	a342      	add	r3, pc, #264	; (adr r3, 8001c28 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x158>)
 8001b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b22:	f7fe ffb1 	bl	8000a88 <__aeabi_dcmple>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d002      	beq.n	8001b32 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x62>
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	73fb      	strb	r3, [r7, #15]
 8001b30:	e001      	b.n	8001b36 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x66>
    else                        hpf = 3;
 8001b32:	2303      	movs	r3, #3
 8001b34:	73fb      	strb	r3, [r7, #15]

    uint8_t lpf = 0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	73bb      	strb	r3, [r7, #14]
    if      (_f_pd_Hz >= 10e6)  lpf = 0;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001b40:	a33b      	add	r3, pc, #236	; (adr r3, 8001c30 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x160>)
 8001b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b46:	f7fe ffa9 	bl	8000a9c <__aeabi_dcmpge>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d002      	beq.n	8001b56 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x86>
 8001b50:	2300      	movs	r3, #0
 8001b52:	73bb      	strb	r3, [r7, #14]
 8001b54:	e01d      	b.n	8001b92 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0xc2>
    else if (_f_pd_Hz >= 5e6)   lpf = 1;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001b5c:	a336      	add	r3, pc, #216	; (adr r3, 8001c38 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x168>)
 8001b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b62:	f7fe ff9b 	bl	8000a9c <__aeabi_dcmpge>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d002      	beq.n	8001b72 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0xa2>
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	73bb      	strb	r3, [r7, #14]
 8001b70:	e00f      	b.n	8001b92 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0xc2>
    else if (_f_pd_Hz >= 2.5e6) lpf = 2;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001b78:	a331      	add	r3, pc, #196	; (adr r3, 8001c40 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x170>)
 8001b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7e:	f7fe ff8d 	bl	8000a9c <__aeabi_dcmpge>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d002      	beq.n	8001b8e <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0xbe>
 8001b88:	2302      	movs	r3, #2
 8001b8a:	73bb      	strb	r3, [r7, #14]
 8001b8c:	e001      	b.n	8001b92 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0xc2>
    else                        lpf = 3;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	73bb      	strb	r3, [r7, #14]

    uint16_t r0 = 0;
 8001b92:	2300      	movs	r3, #0
 8001b94:	81bb      	strh	r3, [r7, #12]

    // Константы/резервные биты по умолчанию – берём разумные значения.
    // Если будешь использовать таблицу из TICS Pro – можно заменить на точные.
    r0 |= (1u << 13);
 8001b96:	89bb      	ldrh	r3, [r7, #12]
 8001b98:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b9c:	81bb      	strh	r3, [r7, #12]
    r0 |= (1u << 10);
 8001b9e:	89bb      	ldrh	r3, [r7, #12]
 8001ba0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ba4:	81bb      	strh	r3, [r7, #12]
    r0 |= (1u << 4);
 8001ba6:	89bb      	ldrh	r3, [r7, #12]
 8001ba8:	f043 0310 	orr.w	r3, r3, #16
 8001bac:	81bb      	strh	r3, [r7, #12]

    // RAMP_EN=0, VCO_PHASE_SYNC=0
    // OUT_MUTE=0
    r0 |= (static_cast<uint16_t>(hpf & 0x3u) << 7); // FCAL_HPFD_ADJ[8:7]
 8001bae:	7bfb      	ldrb	r3, [r7, #15]
 8001bb0:	01db      	lsls	r3, r3, #7
 8001bb2:	b21b      	sxth	r3, r3
 8001bb4:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8001bb8:	b21a      	sxth	r2, r3
 8001bba:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	b21b      	sxth	r3, r3
 8001bc2:	81bb      	strh	r3, [r7, #12]
    r0 |= (static_cast<uint16_t>(lpf & 0x3u) << 5); // FCAL_LPFD_ADJ[6:5]
 8001bc4:	7bbb      	ldrb	r3, [r7, #14]
 8001bc6:	015b      	lsls	r3, r3, #5
 8001bc8:	b21b      	sxth	r3, r3
 8001bca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8001bce:	b21a      	sxth	r2, r3
 8001bd0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	b21b      	sxth	r3, r3
 8001bd8:	81bb      	strh	r3, [r7, #12]

    r0 |= (1u << 3); // FCAL_EN=1 – запускаем калибровку VCO
 8001bda:	89bb      	ldrh	r3, [r7, #12]
 8001bdc:	f043 0308 	orr.w	r3, r3, #8
 8001be0:	81bb      	strh	r3, [r7, #12]
    r0 |= (1u << 2); // MUXOUT_LD_SEL=1 – MUXout в режиме lock detect
 8001be2:	89bb      	ldrh	r3, [r7, #12]
 8001be4:	f043 0304 	orr.w	r3, r3, #4
 8001be8:	81bb      	strh	r3, [r7, #12]
    // RESET=0, POWERDOWN=0

    HAL_StatusTypeDef st = writeReg(0, r0);
 8001bea:	89bb      	ldrh	r3, [r7, #12]
 8001bec:	461a      	mov	r2, r3
 8001bee:	2100      	movs	r1, #0
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f7ff f83c 	bl	8000c6e <_ZN7Lmx25948writeRegEht>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	72fb      	strb	r3, [r7, #11]
    if (st != HAL_OK) return st;
 8001bfa:	7afb      	ldrb	r3, [r7, #11]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x134>
 8001c00:	7afb      	ldrb	r3, [r7, #11]
 8001c02:	e003      	b.n	8001c0c <_ZN7Lmx25947runFcalERKNS_8FreqPlanE+0x13c>

    // Калибровка занимает < 50 мкс, подождём с запасом 1 мс
    HAL_Delay(1);
 8001c04:	2001      	movs	r0, #1
 8001c06:	f000 faad 	bl	8002164 <HAL_Delay>

    return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3710      	adds	r7, #16
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	f3af 8000 	nop.w
 8001c18:	00000000 	.word	0x00000000
 8001c1c:	4197d784 	.word	0x4197d784
 8001c20:	00000000 	.word	0x00000000
 8001c24:	41a1e1a3 	.word	0x41a1e1a3
 8001c28:	00000000 	.word	0x00000000
 8001c2c:	41a7d784 	.word	0x41a7d784
 8001c30:	00000000 	.word	0x00000000
 8001c34:	416312d0 	.word	0x416312d0
 8001c38:	00000000 	.word	0x00000000
 8001c3c:	415312d0 	.word	0x415312d0
 8001c40:	00000000 	.word	0x00000000
 8001c44:	414312d0 	.word	0x414312d0

08001c48 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b088      	sub	sp, #32
 8001c4c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c4e:	f107 030c 	add.w	r3, r7, #12
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	605a      	str	r2, [r3, #4]
 8001c58:	609a      	str	r2, [r3, #8]
 8001c5a:	60da      	str	r2, [r3, #12]
 8001c5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c5e:	4b24      	ldr	r3, [pc, #144]	; (8001cf0 <MX_GPIO_Init+0xa8>)
 8001c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c62:	4a23      	ldr	r2, [pc, #140]	; (8001cf0 <MX_GPIO_Init+0xa8>)
 8001c64:	f043 0302 	orr.w	r3, r3, #2
 8001c68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c6a:	4b21      	ldr	r3, [pc, #132]	; (8001cf0 <MX_GPIO_Init+0xa8>)
 8001c6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	60bb      	str	r3, [r7, #8]
 8001c74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c76:	4b1e      	ldr	r3, [pc, #120]	; (8001cf0 <MX_GPIO_Init+0xa8>)
 8001c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c7a:	4a1d      	ldr	r2, [pc, #116]	; (8001cf0 <MX_GPIO_Init+0xa8>)
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c82:	4b1b      	ldr	r3, [pc, #108]	; (8001cf0 <MX_GPIO_Init+0xa8>)
 8001c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	607b      	str	r3, [r7, #4]
 8001c8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN_LO_Pin|CS_LO_Pin, GPIO_PIN_RESET);
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8001c94:	4817      	ldr	r0, [pc, #92]	; (8001cf4 <MX_GPIO_Init+0xac>)
 8001c96:	f000 fced 	bl	8002674 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PW_LMX2594_GPIO_Port, PW_LMX2594_Pin, GPIO_PIN_RESET);
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ca0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ca4:	f000 fce6 	bl	8002674 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = EN_LO_Pin|CS_LO_Pin;
 8001ca8:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8001cac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cba:	f107 030c 	add.w	r3, r7, #12
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	480c      	ldr	r0, [pc, #48]	; (8001cf4 <MX_GPIO_Init+0xac>)
 8001cc2:	f000 fb55 	bl	8002370 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PW_LMX2594_Pin;
 8001cc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PW_LMX2594_GPIO_Port, &GPIO_InitStruct);
 8001cd8:	f107 030c 	add.w	r3, r7, #12
 8001cdc:	4619      	mov	r1, r3
 8001cde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ce2:	f000 fb45 	bl	8002370 <HAL_GPIO_Init>

}
 8001ce6:	bf00      	nop
 8001ce8:	3720      	adds	r7, #32
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	48000400 	.word	0x48000400

08001cf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cfc:	f000 f9c1 	bl	8002082 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d00:	f000 f83c 	bl	8001d7c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d04:	f7ff ffa0 	bl	8001c48 <MX_GPIO_Init>
  MX_SPI2_Init();
 8001d08:	f000 f8b0 	bl	8001e6c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin  (PW_LMX2594_GPIO_Port, PW_LMX2594_Pin, GPIO_PIN_SET);
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d16:	f000 fcad 	bl	8002674 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8001d1a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d1e:	f000 fa21 	bl	8002164 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	    // Инициализация + частота, 4 ГГц
	    if (lmx.init(4000000000) != HAL_OK) {
 8001d22:	ed9f 0b11 	vldr	d0, [pc, #68]	; 8001d68 <main+0x70>
 8001d26:	4814      	ldr	r0, [pc, #80]	; (8001d78 <main+0x80>)
 8001d28:	f7ff f94e 	bl	8000fc8 <_ZN7Lmx25944initEd>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	bf14      	ite	ne
 8001d32:	2301      	movne	r3, #1
 8001d34:	2300      	moveq	r3, #0
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d000      	beq.n	8001d3e <main+0x46>
	    	__NOP();
 8001d3c:	bf00      	nop
	        // обработать ошибку
	    }
	    HAL_Delay(200);
 8001d3e:	20c8      	movs	r0, #200	; 0xc8
 8001d40:	f000 fa10 	bl	8002164 <HAL_Delay>
	    // Инициализация + частота, 4,002 ГГц
	    if (lmx.init(4002000000) != HAL_OK) {
 8001d44:	ed9f 0b0a 	vldr	d0, [pc, #40]	; 8001d70 <main+0x78>
 8001d48:	480b      	ldr	r0, [pc, #44]	; (8001d78 <main+0x80>)
 8001d4a:	f7ff f93d 	bl	8000fc8 <_ZN7Lmx25944initEd>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	bf14      	ite	ne
 8001d54:	2301      	movne	r3, #1
 8001d56:	2300      	moveq	r3, #0
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d000      	beq.n	8001d60 <main+0x68>
	    	__NOP();
 8001d5e:	bf00      	nop
	        // обработать ошибку
	    }
	    HAL_Delay(200);
 8001d60:	20c8      	movs	r0, #200	; 0xc8
 8001d62:	f000 f9ff 	bl	8002164 <HAL_Delay>
	    if (lmx.init(4000000000) != HAL_OK) {
 8001d66:	e7dc      	b.n	8001d22 <main+0x2a>
 8001d68:	00000000 	.word	0x00000000
 8001d6c:	41edcd65 	.word	0x41edcd65
 8001d70:	90000000 	.word	0x90000000
 8001d74:	41edd135 	.word	0x41edd135
 8001d78:	20000050 	.word	0x20000050

08001d7c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b094      	sub	sp, #80	; 0x50
 8001d80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d82:	f107 0318 	add.w	r3, r7, #24
 8001d86:	2238      	movs	r2, #56	; 0x38
 8001d88:	2100      	movs	r1, #0
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f001 feb6 	bl	8003afc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d90:	1d3b      	adds	r3, r7, #4
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	605a      	str	r2, [r3, #4]
 8001d98:	609a      	str	r2, [r3, #8]
 8001d9a:	60da      	str	r2, [r3, #12]
 8001d9c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d9e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001da2:	f000 fc7f 	bl	80026a4 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001da6:	2302      	movs	r3, #2
 8001da8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001daa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dae:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001db0:	2340      	movs	r3, #64	; 0x40
 8001db2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001db4:	2300      	movs	r3, #0
 8001db6:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001db8:	f107 0318 	add.w	r3, r7, #24
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f000 fd25 	bl	800280c <HAL_RCC_OscConfig>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	bf14      	ite	ne
 8001dc8:	2301      	movne	r3, #1
 8001dca:	2300      	moveq	r3, #0
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <_Z18SystemClock_Configv+0x5a>
  {
    Error_Handler();
 8001dd2:	f000 f81d 	bl	8001e10 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dd6:	230f      	movs	r3, #15
 8001dd8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dde:	2300      	movs	r3, #0
 8001de0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001de2:	2300      	movs	r3, #0
 8001de4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001de6:	2300      	movs	r3, #0
 8001de8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001dea:	1d3b      	adds	r3, r7, #4
 8001dec:	2100      	movs	r1, #0
 8001dee:	4618      	mov	r0, r3
 8001df0:	f001 f824 	bl	8002e3c <HAL_RCC_ClockConfig>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	bf14      	ite	ne
 8001dfa:	2301      	movne	r3, #1
 8001dfc:	2300      	moveq	r3, #0
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <_Z18SystemClock_Configv+0x8c>
  {
    Error_Handler();
 8001e04:	f000 f804 	bl	8001e10 <Error_Handler>
  }
}
 8001e08:	bf00      	nop
 8001e0a:	3750      	adds	r7, #80	; 0x50
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e14:	b672      	cpsid	i
}
 8001e16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e18:	e7fe      	b.n	8001e18 <Error_Handler+0x8>
	...

08001e1c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d10a      	bne.n	8001e42 <_Z41__static_initialization_and_destruction_0ii+0x26>
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d105      	bne.n	8001e42 <_Z41__static_initialization_and_destruction_0ii+0x26>
    static Lmx2594 lmx(&hspi2, pins, ref);
 8001e36:	4b05      	ldr	r3, [pc, #20]	; (8001e4c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8001e38:	4a05      	ldr	r2, [pc, #20]	; (8001e50 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8001e3a:	4906      	ldr	r1, [pc, #24]	; (8001e54 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 8001e3c:	4806      	ldr	r0, [pc, #24]	; (8001e58 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8001e3e:	f7fe fe97 	bl	8000b70 <_ZN7Lmx2594C1EP19__SPI_HandleTypeDefRKNS_4PinsERKNS_9RefConfigE>
}
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20000010 	.word	0x20000010
 8001e50:	20000000 	.word	0x20000000
 8001e54:	20000098 	.word	0x20000098
 8001e58:	20000050 	.word	0x20000050

08001e5c <_GLOBAL__sub_I_pins>:
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001e64:	2001      	movs	r0, #1
 8001e66:	f7ff ffd9 	bl	8001e1c <_Z41__static_initialization_and_destruction_0ii>
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001e70:	4b1b      	ldr	r3, [pc, #108]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001e72:	4a1c      	ldr	r2, [pc, #112]	; (8001ee4 <MX_SPI2_Init+0x78>)
 8001e74:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e76:	4b1a      	ldr	r3, [pc, #104]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001e78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e7c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e7e:	4b18      	ldr	r3, [pc, #96]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e84:	4b16      	ldr	r3, [pc, #88]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001e86:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001e8a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e8c:	4b14      	ldr	r3, [pc, #80]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e92:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001e98:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001e9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e9e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ea0:	4b0f      	ldr	r3, [pc, #60]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ea6:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001eac:	4b0c      	ldr	r3, [pc, #48]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001eb2:	4b0b      	ldr	r3, [pc, #44]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001eb8:	4b09      	ldr	r3, [pc, #36]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001eba:	2207      	movs	r2, #7
 8001ebc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001ebe:	4b08      	ldr	r3, [pc, #32]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ec4:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001ec6:	2208      	movs	r2, #8
 8001ec8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001eca:	4805      	ldr	r0, [pc, #20]	; (8001ee0 <MX_SPI2_Init+0x74>)
 8001ecc:	f001 f99a 	bl	8003204 <HAL_SPI_Init>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001ed6:	f7ff ff9b 	bl	8001e10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000098 	.word	0x20000098
 8001ee4:	40003800 	.word	0x40003800

08001ee8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b08a      	sub	sp, #40	; 0x28
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef0:	f107 0314 	add.w	r3, r7, #20
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	601a      	str	r2, [r3, #0]
 8001ef8:	605a      	str	r2, [r3, #4]
 8001efa:	609a      	str	r2, [r3, #8]
 8001efc:	60da      	str	r2, [r3, #12]
 8001efe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a17      	ldr	r2, [pc, #92]	; (8001f64 <HAL_SPI_MspInit+0x7c>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d128      	bne.n	8001f5c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f0a:	4b17      	ldr	r3, [pc, #92]	; (8001f68 <HAL_SPI_MspInit+0x80>)
 8001f0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f0e:	4a16      	ldr	r2, [pc, #88]	; (8001f68 <HAL_SPI_MspInit+0x80>)
 8001f10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f14:	6593      	str	r3, [r2, #88]	; 0x58
 8001f16:	4b14      	ldr	r3, [pc, #80]	; (8001f68 <HAL_SPI_MspInit+0x80>)
 8001f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f1e:	613b      	str	r3, [r7, #16]
 8001f20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f22:	4b11      	ldr	r3, [pc, #68]	; (8001f68 <HAL_SPI_MspInit+0x80>)
 8001f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f26:	4a10      	ldr	r2, [pc, #64]	; (8001f68 <HAL_SPI_MspInit+0x80>)
 8001f28:	f043 0302 	orr.w	r3, r3, #2
 8001f2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	; (8001f68 <HAL_SPI_MspInit+0x80>)
 8001f30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001f3a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001f3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f40:	2302      	movs	r3, #2
 8001f42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f4c:	2305      	movs	r3, #5
 8001f4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	4619      	mov	r1, r3
 8001f56:	4805      	ldr	r0, [pc, #20]	; (8001f6c <HAL_SPI_MspInit+0x84>)
 8001f58:	f000 fa0a 	bl	8002370 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001f5c:	bf00      	nop
 8001f5e:	3728      	adds	r7, #40	; 0x28
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40003800 	.word	0x40003800
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	48000400 	.word	0x48000400

08001f70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f76:	4b0f      	ldr	r3, [pc, #60]	; (8001fb4 <HAL_MspInit+0x44>)
 8001f78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f7a:	4a0e      	ldr	r2, [pc, #56]	; (8001fb4 <HAL_MspInit+0x44>)
 8001f7c:	f043 0301 	orr.w	r3, r3, #1
 8001f80:	6613      	str	r3, [r2, #96]	; 0x60
 8001f82:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <HAL_MspInit+0x44>)
 8001f84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f86:	f003 0301 	and.w	r3, r3, #1
 8001f8a:	607b      	str	r3, [r7, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f8e:	4b09      	ldr	r3, [pc, #36]	; (8001fb4 <HAL_MspInit+0x44>)
 8001f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f92:	4a08      	ldr	r2, [pc, #32]	; (8001fb4 <HAL_MspInit+0x44>)
 8001f94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f98:	6593      	str	r3, [r2, #88]	; 0x58
 8001f9a:	4b06      	ldr	r3, [pc, #24]	; (8001fb4 <HAL_MspInit+0x44>)
 8001f9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fa2:	603b      	str	r3, [r7, #0]
 8001fa4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001fa6:	f000 fc21 	bl	80027ec <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001faa:	bf00      	nop
 8001fac:	3708      	adds	r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	40021000 	.word	0x40021000

08001fb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fbc:	e7fe      	b.n	8001fbc <NMI_Handler+0x4>

08001fbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fbe:	b480      	push	{r7}
 8001fc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fc2:	e7fe      	b.n	8001fc2 <HardFault_Handler+0x4>

08001fc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fc8:	e7fe      	b.n	8001fc8 <MemManage_Handler+0x4>

08001fca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fce:	e7fe      	b.n	8001fce <BusFault_Handler+0x4>

08001fd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fd4:	e7fe      	b.n	8001fd4 <UsageFault_Handler+0x4>

08001fd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fda:	bf00      	nop
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002004:	f000 f890 	bl	8002128 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002008:	bf00      	nop
 800200a:	bd80      	pop	{r7, pc}

0800200c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002010:	4b06      	ldr	r3, [pc, #24]	; (800202c <SystemInit+0x20>)
 8002012:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002016:	4a05      	ldr	r2, [pc, #20]	; (800202c <SystemInit+0x20>)
 8002018:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800201c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	e000ed00 	.word	0xe000ed00

08002030 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002030:	480d      	ldr	r0, [pc, #52]	; (8002068 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002032:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002034:	480d      	ldr	r0, [pc, #52]	; (800206c <LoopForever+0x6>)
  ldr r1, =_edata
 8002036:	490e      	ldr	r1, [pc, #56]	; (8002070 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002038:	4a0e      	ldr	r2, [pc, #56]	; (8002074 <LoopForever+0xe>)
  movs r3, #0
 800203a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800203c:	e002      	b.n	8002044 <LoopCopyDataInit>

0800203e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800203e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002040:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002042:	3304      	adds	r3, #4

08002044 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002044:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002046:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002048:	d3f9      	bcc.n	800203e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800204a:	4a0b      	ldr	r2, [pc, #44]	; (8002078 <LoopForever+0x12>)
  ldr r4, =_ebss
 800204c:	4c0b      	ldr	r4, [pc, #44]	; (800207c <LoopForever+0x16>)
  movs r3, #0
 800204e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002050:	e001      	b.n	8002056 <LoopFillZerobss>

08002052 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002052:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002054:	3204      	adds	r2, #4

08002056 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002056:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002058:	d3fb      	bcc.n	8002052 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800205a:	f7ff ffd7 	bl	800200c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800205e:	f001 fd29 	bl	8003ab4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002062:	f7ff fe49 	bl	8001cf8 <main>

08002066 <LoopForever>:

LoopForever:
    b LoopForever
 8002066:	e7fe      	b.n	8002066 <LoopForever>
  ldr   r0, =_estack
 8002068:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800206c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002070:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8002074:	08003b68 	.word	0x08003b68
  ldr r2, =_sbss
 8002078:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 800207c:	20000100 	.word	0x20000100

08002080 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002080:	e7fe      	b.n	8002080 <ADC1_2_IRQHandler>

08002082 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002088:	2300      	movs	r3, #0
 800208a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800208c:	2003      	movs	r0, #3
 800208e:	f000 f93d 	bl	800230c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002092:	200f      	movs	r0, #15
 8002094:	f000 f80e 	bl	80020b4 <HAL_InitTick>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d002      	beq.n	80020a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	71fb      	strb	r3, [r7, #7]
 80020a2:	e001      	b.n	80020a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020a4:	f7ff ff64 	bl	8001f70 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020a8:	79fb      	ldrb	r3, [r7, #7]

}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80020bc:	2300      	movs	r3, #0
 80020be:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80020c0:	4b16      	ldr	r3, [pc, #88]	; (800211c <HAL_InitTick+0x68>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d022      	beq.n	800210e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80020c8:	4b15      	ldr	r3, [pc, #84]	; (8002120 <HAL_InitTick+0x6c>)
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4b13      	ldr	r3, [pc, #76]	; (800211c <HAL_InitTick+0x68>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80020d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80020d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020dc:	4618      	mov	r0, r3
 80020de:	f000 f93a 	bl	8002356 <HAL_SYSTICK_Config>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d10f      	bne.n	8002108 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2b0f      	cmp	r3, #15
 80020ec:	d809      	bhi.n	8002102 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020ee:	2200      	movs	r2, #0
 80020f0:	6879      	ldr	r1, [r7, #4]
 80020f2:	f04f 30ff 	mov.w	r0, #4294967295
 80020f6:	f000 f914 	bl	8002322 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020fa:	4a0a      	ldr	r2, [pc, #40]	; (8002124 <HAL_InitTick+0x70>)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6013      	str	r3, [r2, #0]
 8002100:	e007      	b.n	8002112 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	73fb      	strb	r3, [r7, #15]
 8002106:	e004      	b.n	8002112 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	73fb      	strb	r3, [r7, #15]
 800210c:	e001      	b.n	8002112 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002112:	7bfb      	ldrb	r3, [r7, #15]
}
 8002114:	4618      	mov	r0, r3
 8002116:	3710      	adds	r7, #16
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000028 	.word	0x20000028
 8002120:	20000020 	.word	0x20000020
 8002124:	20000024 	.word	0x20000024

08002128 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800212c:	4b05      	ldr	r3, [pc, #20]	; (8002144 <HAL_IncTick+0x1c>)
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	4b05      	ldr	r3, [pc, #20]	; (8002148 <HAL_IncTick+0x20>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4413      	add	r3, r2
 8002136:	4a03      	ldr	r2, [pc, #12]	; (8002144 <HAL_IncTick+0x1c>)
 8002138:	6013      	str	r3, [r2, #0]
}
 800213a:	bf00      	nop
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr
 8002144:	200000fc 	.word	0x200000fc
 8002148:	20000028 	.word	0x20000028

0800214c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0
  return uwTick;
 8002150:	4b03      	ldr	r3, [pc, #12]	; (8002160 <HAL_GetTick+0x14>)
 8002152:	681b      	ldr	r3, [r3, #0]
}
 8002154:	4618      	mov	r0, r3
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	200000fc 	.word	0x200000fc

08002164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800216c:	f7ff ffee 	bl	800214c <HAL_GetTick>
 8002170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800217c:	d004      	beq.n	8002188 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <HAL_Delay+0x40>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	68fa      	ldr	r2, [r7, #12]
 8002184:	4413      	add	r3, r2
 8002186:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002188:	bf00      	nop
 800218a:	f7ff ffdf 	bl	800214c <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	429a      	cmp	r2, r3
 8002198:	d8f7      	bhi.n	800218a <HAL_Delay+0x26>
  {
  }
}
 800219a:	bf00      	nop
 800219c:	bf00      	nop
 800219e:	3710      	adds	r7, #16
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	20000028 	.word	0x20000028

080021a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021b8:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <__NVIC_SetPriorityGrouping+0x44>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021c4:	4013      	ands	r3, r2
 80021c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021da:	4a04      	ldr	r2, [pc, #16]	; (80021ec <__NVIC_SetPriorityGrouping+0x44>)
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	60d3      	str	r3, [r2, #12]
}
 80021e0:	bf00      	nop
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021f4:	4b04      	ldr	r3, [pc, #16]	; (8002208 <__NVIC_GetPriorityGrouping+0x18>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	0a1b      	lsrs	r3, r3, #8
 80021fa:	f003 0307 	and.w	r3, r3, #7
}
 80021fe:	4618      	mov	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	e000ed00 	.word	0xe000ed00

0800220c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	6039      	str	r1, [r7, #0]
 8002216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221c:	2b00      	cmp	r3, #0
 800221e:	db0a      	blt.n	8002236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	b2da      	uxtb	r2, r3
 8002224:	490c      	ldr	r1, [pc, #48]	; (8002258 <__NVIC_SetPriority+0x4c>)
 8002226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222a:	0112      	lsls	r2, r2, #4
 800222c:	b2d2      	uxtb	r2, r2
 800222e:	440b      	add	r3, r1
 8002230:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002234:	e00a      	b.n	800224c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	b2da      	uxtb	r2, r3
 800223a:	4908      	ldr	r1, [pc, #32]	; (800225c <__NVIC_SetPriority+0x50>)
 800223c:	79fb      	ldrb	r3, [r7, #7]
 800223e:	f003 030f 	and.w	r3, r3, #15
 8002242:	3b04      	subs	r3, #4
 8002244:	0112      	lsls	r2, r2, #4
 8002246:	b2d2      	uxtb	r2, r2
 8002248:	440b      	add	r3, r1
 800224a:	761a      	strb	r2, [r3, #24]
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	e000e100 	.word	0xe000e100
 800225c:	e000ed00 	.word	0xe000ed00

08002260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002260:	b480      	push	{r7}
 8002262:	b089      	sub	sp, #36	; 0x24
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	f1c3 0307 	rsb	r3, r3, #7
 800227a:	2b04      	cmp	r3, #4
 800227c:	bf28      	it	cs
 800227e:	2304      	movcs	r3, #4
 8002280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	3304      	adds	r3, #4
 8002286:	2b06      	cmp	r3, #6
 8002288:	d902      	bls.n	8002290 <NVIC_EncodePriority+0x30>
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	3b03      	subs	r3, #3
 800228e:	e000      	b.n	8002292 <NVIC_EncodePriority+0x32>
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002294:	f04f 32ff 	mov.w	r2, #4294967295
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	43da      	mvns	r2, r3
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	401a      	ands	r2, r3
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022a8:	f04f 31ff 	mov.w	r1, #4294967295
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	fa01 f303 	lsl.w	r3, r1, r3
 80022b2:	43d9      	mvns	r1, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b8:	4313      	orrs	r3, r2
         );
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3724      	adds	r7, #36	; 0x24
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
	...

080022c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3b01      	subs	r3, #1
 80022d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022d8:	d301      	bcc.n	80022de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022da:	2301      	movs	r3, #1
 80022dc:	e00f      	b.n	80022fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022de:	4a0a      	ldr	r2, [pc, #40]	; (8002308 <SysTick_Config+0x40>)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	3b01      	subs	r3, #1
 80022e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022e6:	210f      	movs	r1, #15
 80022e8:	f04f 30ff 	mov.w	r0, #4294967295
 80022ec:	f7ff ff8e 	bl	800220c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022f0:	4b05      	ldr	r3, [pc, #20]	; (8002308 <SysTick_Config+0x40>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022f6:	4b04      	ldr	r3, [pc, #16]	; (8002308 <SysTick_Config+0x40>)
 80022f8:	2207      	movs	r2, #7
 80022fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	e000e010 	.word	0xe000e010

0800230c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002314:	6878      	ldr	r0, [r7, #4]
 8002316:	f7ff ff47 	bl	80021a8 <__NVIC_SetPriorityGrouping>
}
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	b086      	sub	sp, #24
 8002326:	af00      	add	r7, sp, #0
 8002328:	4603      	mov	r3, r0
 800232a:	60b9      	str	r1, [r7, #8]
 800232c:	607a      	str	r2, [r7, #4]
 800232e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002330:	f7ff ff5e 	bl	80021f0 <__NVIC_GetPriorityGrouping>
 8002334:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	68b9      	ldr	r1, [r7, #8]
 800233a:	6978      	ldr	r0, [r7, #20]
 800233c:	f7ff ff90 	bl	8002260 <NVIC_EncodePriority>
 8002340:	4602      	mov	r2, r0
 8002342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002346:	4611      	mov	r1, r2
 8002348:	4618      	mov	r0, r3
 800234a:	f7ff ff5f 	bl	800220c <__NVIC_SetPriority>
}
 800234e:	bf00      	nop
 8002350:	3718      	adds	r7, #24
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002356:	b580      	push	{r7, lr}
 8002358:	b082      	sub	sp, #8
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f7ff ffb2 	bl	80022c8 <SysTick_Config>
 8002364:	4603      	mov	r3, r0
}
 8002366:	4618      	mov	r0, r3
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
	...

08002370 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002370:	b480      	push	{r7}
 8002372:	b087      	sub	sp, #28
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800237a:	2300      	movs	r3, #0
 800237c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800237e:	e15a      	b.n	8002636 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	2101      	movs	r1, #1
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	fa01 f303 	lsl.w	r3, r1, r3
 800238c:	4013      	ands	r3, r2
 800238e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2b00      	cmp	r3, #0
 8002394:	f000 814c 	beq.w	8002630 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	2b01      	cmp	r3, #1
 800239e:	d00b      	beq.n	80023b8 <HAL_GPIO_Init+0x48>
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d007      	beq.n	80023b8 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023ac:	2b11      	cmp	r3, #17
 80023ae:	d003      	beq.n	80023b8 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	2b12      	cmp	r3, #18
 80023b6:	d130      	bne.n	800241a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	2203      	movs	r2, #3
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	43db      	mvns	r3, r3
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	4013      	ands	r3, r2
 80023ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	68da      	ldr	r2, [r3, #12]
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	4313      	orrs	r3, r2
 80023e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	693a      	ldr	r2, [r7, #16]
 80023e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023ee:	2201      	movs	r2, #1
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	43db      	mvns	r3, r3
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	4013      	ands	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	091b      	lsrs	r3, r3, #4
 8002404:	f003 0201 	and.w	r2, r3, #1
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	693a      	ldr	r2, [r7, #16]
 8002410:	4313      	orrs	r3, r2
 8002412:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	2203      	movs	r2, #3
 8002426:	fa02 f303 	lsl.w	r3, r2, r3
 800242a:	43db      	mvns	r3, r3
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	4013      	ands	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	689a      	ldr	r2, [r3, #8]
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	4313      	orrs	r3, r2
 8002442:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b02      	cmp	r3, #2
 8002450:	d003      	beq.n	800245a <HAL_GPIO_Init+0xea>
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	2b12      	cmp	r3, #18
 8002458:	d123      	bne.n	80024a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	08da      	lsrs	r2, r3, #3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	3208      	adds	r2, #8
 8002462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002466:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	f003 0307 	and.w	r3, r3, #7
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	220f      	movs	r2, #15
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43db      	mvns	r3, r3
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	4013      	ands	r3, r2
 800247c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	691a      	ldr	r2, [r3, #16]
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	f003 0307 	and.w	r3, r3, #7
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	fa02 f303 	lsl.w	r3, r2, r3
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	4313      	orrs	r3, r2
 8002492:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	08da      	lsrs	r2, r3, #3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3208      	adds	r2, #8
 800249c:	6939      	ldr	r1, [r7, #16]
 800249e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	2203      	movs	r2, #3
 80024ae:	fa02 f303 	lsl.w	r3, r2, r3
 80024b2:	43db      	mvns	r3, r3
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4013      	ands	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f003 0203 	and.w	r2, r3, #3
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	f000 80a6 	beq.w	8002630 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024e4:	4b5b      	ldr	r3, [pc, #364]	; (8002654 <HAL_GPIO_Init+0x2e4>)
 80024e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024e8:	4a5a      	ldr	r2, [pc, #360]	; (8002654 <HAL_GPIO_Init+0x2e4>)
 80024ea:	f043 0301 	orr.w	r3, r3, #1
 80024ee:	6613      	str	r3, [r2, #96]	; 0x60
 80024f0:	4b58      	ldr	r3, [pc, #352]	; (8002654 <HAL_GPIO_Init+0x2e4>)
 80024f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	60bb      	str	r3, [r7, #8]
 80024fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024fc:	4a56      	ldr	r2, [pc, #344]	; (8002658 <HAL_GPIO_Init+0x2e8>)
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	089b      	lsrs	r3, r3, #2
 8002502:	3302      	adds	r3, #2
 8002504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002508:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	f003 0303 	and.w	r3, r3, #3
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	220f      	movs	r2, #15
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4013      	ands	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002526:	d01f      	beq.n	8002568 <HAL_GPIO_Init+0x1f8>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a4c      	ldr	r2, [pc, #304]	; (800265c <HAL_GPIO_Init+0x2ec>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d019      	beq.n	8002564 <HAL_GPIO_Init+0x1f4>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a4b      	ldr	r2, [pc, #300]	; (8002660 <HAL_GPIO_Init+0x2f0>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d013      	beq.n	8002560 <HAL_GPIO_Init+0x1f0>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a4a      	ldr	r2, [pc, #296]	; (8002664 <HAL_GPIO_Init+0x2f4>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d00d      	beq.n	800255c <HAL_GPIO_Init+0x1ec>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a49      	ldr	r2, [pc, #292]	; (8002668 <HAL_GPIO_Init+0x2f8>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d007      	beq.n	8002558 <HAL_GPIO_Init+0x1e8>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	4a48      	ldr	r2, [pc, #288]	; (800266c <HAL_GPIO_Init+0x2fc>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d101      	bne.n	8002554 <HAL_GPIO_Init+0x1e4>
 8002550:	2305      	movs	r3, #5
 8002552:	e00a      	b.n	800256a <HAL_GPIO_Init+0x1fa>
 8002554:	2306      	movs	r3, #6
 8002556:	e008      	b.n	800256a <HAL_GPIO_Init+0x1fa>
 8002558:	2304      	movs	r3, #4
 800255a:	e006      	b.n	800256a <HAL_GPIO_Init+0x1fa>
 800255c:	2303      	movs	r3, #3
 800255e:	e004      	b.n	800256a <HAL_GPIO_Init+0x1fa>
 8002560:	2302      	movs	r3, #2
 8002562:	e002      	b.n	800256a <HAL_GPIO_Init+0x1fa>
 8002564:	2301      	movs	r3, #1
 8002566:	e000      	b.n	800256a <HAL_GPIO_Init+0x1fa>
 8002568:	2300      	movs	r3, #0
 800256a:	697a      	ldr	r2, [r7, #20]
 800256c:	f002 0203 	and.w	r2, r2, #3
 8002570:	0092      	lsls	r2, r2, #2
 8002572:	4093      	lsls	r3, r2
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	4313      	orrs	r3, r2
 8002578:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800257a:	4937      	ldr	r1, [pc, #220]	; (8002658 <HAL_GPIO_Init+0x2e8>)
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	089b      	lsrs	r3, r3, #2
 8002580:	3302      	adds	r3, #2
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002588:	4b39      	ldr	r3, [pc, #228]	; (8002670 <HAL_GPIO_Init+0x300>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	43db      	mvns	r3, r3
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4013      	ands	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80025ac:	4a30      	ldr	r2, [pc, #192]	; (8002670 <HAL_GPIO_Init+0x300>)
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80025b2:	4b2f      	ldr	r3, [pc, #188]	; (8002670 <HAL_GPIO_Init+0x300>)
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	43db      	mvns	r3, r3
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4013      	ands	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d003      	beq.n	80025d6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025d6:	4a26      	ldr	r2, [pc, #152]	; (8002670 <HAL_GPIO_Init+0x300>)
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025dc:	4b24      	ldr	r3, [pc, #144]	; (8002670 <HAL_GPIO_Init+0x300>)
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	43db      	mvns	r3, r3
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	4013      	ands	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d003      	beq.n	8002600 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002600:	4a1b      	ldr	r2, [pc, #108]	; (8002670 <HAL_GPIO_Init+0x300>)
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002606:	4b1a      	ldr	r3, [pc, #104]	; (8002670 <HAL_GPIO_Init+0x300>)
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	43db      	mvns	r3, r3
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	4013      	ands	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d003      	beq.n	800262a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4313      	orrs	r3, r2
 8002628:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800262a:	4a11      	ldr	r2, [pc, #68]	; (8002670 <HAL_GPIO_Init+0x300>)
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	3301      	adds	r3, #1
 8002634:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	fa22 f303 	lsr.w	r3, r2, r3
 8002640:	2b00      	cmp	r3, #0
 8002642:	f47f ae9d 	bne.w	8002380 <HAL_GPIO_Init+0x10>
  }
}
 8002646:	bf00      	nop
 8002648:	bf00      	nop
 800264a:	371c      	adds	r7, #28
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	40021000 	.word	0x40021000
 8002658:	40010000 	.word	0x40010000
 800265c:	48000400 	.word	0x48000400
 8002660:	48000800 	.word	0x48000800
 8002664:	48000c00 	.word	0x48000c00
 8002668:	48001000 	.word	0x48001000
 800266c:	48001400 	.word	0x48001400
 8002670:	40010400 	.word	0x40010400

08002674 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	460b      	mov	r3, r1
 800267e:	807b      	strh	r3, [r7, #2]
 8002680:	4613      	mov	r3, r2
 8002682:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002684:	787b      	ldrb	r3, [r7, #1]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d003      	beq.n	8002692 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800268a:	887a      	ldrh	r2, [r7, #2]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002690:	e002      	b.n	8002698 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002692:	887a      	ldrh	r2, [r7, #2]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b085      	sub	sp, #20
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d141      	bne.n	8002736 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80026b2:	4b4b      	ldr	r3, [pc, #300]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80026ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026be:	d131      	bne.n	8002724 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80026c0:	4b47      	ldr	r3, [pc, #284]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026c6:	4a46      	ldr	r2, [pc, #280]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026d0:	4b43      	ldr	r3, [pc, #268]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026d8:	4a41      	ldr	r2, [pc, #260]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026e0:	4b40      	ldr	r3, [pc, #256]	; (80027e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	2232      	movs	r2, #50	; 0x32
 80026e6:	fb02 f303 	mul.w	r3, r2, r3
 80026ea:	4a3f      	ldr	r2, [pc, #252]	; (80027e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80026ec:	fba2 2303 	umull	r2, r3, r2, r3
 80026f0:	0c9b      	lsrs	r3, r3, #18
 80026f2:	3301      	adds	r3, #1
 80026f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026f6:	e002      	b.n	80026fe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	3b01      	subs	r3, #1
 80026fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026fe:	4b38      	ldr	r3, [pc, #224]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002706:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800270a:	d102      	bne.n	8002712 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1f2      	bne.n	80026f8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002712:	4b33      	ldr	r3, [pc, #204]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800271a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800271e:	d158      	bne.n	80027d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e057      	b.n	80027d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002724:	4b2e      	ldr	r3, [pc, #184]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002726:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800272a:	4a2d      	ldr	r2, [pc, #180]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800272c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002730:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002734:	e04d      	b.n	80027d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800273c:	d141      	bne.n	80027c2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800273e:	4b28      	ldr	r3, [pc, #160]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002746:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800274a:	d131      	bne.n	80027b0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800274c:	4b24      	ldr	r3, [pc, #144]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800274e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002752:	4a23      	ldr	r2, [pc, #140]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002754:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002758:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800275c:	4b20      	ldr	r3, [pc, #128]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002764:	4a1e      	ldr	r2, [pc, #120]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002766:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800276a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800276c:	4b1d      	ldr	r3, [pc, #116]	; (80027e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2232      	movs	r2, #50	; 0x32
 8002772:	fb02 f303 	mul.w	r3, r2, r3
 8002776:	4a1c      	ldr	r2, [pc, #112]	; (80027e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002778:	fba2 2303 	umull	r2, r3, r2, r3
 800277c:	0c9b      	lsrs	r3, r3, #18
 800277e:	3301      	adds	r3, #1
 8002780:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002782:	e002      	b.n	800278a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	3b01      	subs	r3, #1
 8002788:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800278a:	4b15      	ldr	r3, [pc, #84]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800278c:	695b      	ldr	r3, [r3, #20]
 800278e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002792:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002796:	d102      	bne.n	800279e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1f2      	bne.n	8002784 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800279e:	4b10      	ldr	r3, [pc, #64]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027a0:	695b      	ldr	r3, [r3, #20]
 80027a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027aa:	d112      	bne.n	80027d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e011      	b.n	80027d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027b0:	4b0b      	ldr	r3, [pc, #44]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027b6:	4a0a      	ldr	r2, [pc, #40]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80027c0:	e007      	b.n	80027d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027c2:	4b07      	ldr	r3, [pc, #28]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80027ca:	4a05      	ldr	r2, [pc, #20]	; (80027e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027d0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3714      	adds	r7, #20
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr
 80027e0:	40007000 	.word	0x40007000
 80027e4:	20000020 	.word	0x20000020
 80027e8:	431bde83 	.word	0x431bde83

080027ec <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80027f0:	4b05      	ldr	r3, [pc, #20]	; (8002808 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	4a04      	ldr	r2, [pc, #16]	; (8002808 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80027f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027fa:	6093      	str	r3, [r2, #8]
}
 80027fc:	bf00      	nop
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	40007000 	.word	0x40007000

0800280c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b088      	sub	sp, #32
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e308      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	2b00      	cmp	r3, #0
 8002828:	d075      	beq.n	8002916 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800282a:	4ba3      	ldr	r3, [pc, #652]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f003 030c 	and.w	r3, r3, #12
 8002832:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002834:	4ba0      	ldr	r3, [pc, #640]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	f003 0303 	and.w	r3, r3, #3
 800283c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	2b0c      	cmp	r3, #12
 8002842:	d102      	bne.n	800284a <HAL_RCC_OscConfig+0x3e>
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	2b03      	cmp	r3, #3
 8002848:	d002      	beq.n	8002850 <HAL_RCC_OscConfig+0x44>
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	2b08      	cmp	r3, #8
 800284e:	d10b      	bne.n	8002868 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002850:	4b99      	ldr	r3, [pc, #612]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d05b      	beq.n	8002914 <HAL_RCC_OscConfig+0x108>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d157      	bne.n	8002914 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e2e3      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002870:	d106      	bne.n	8002880 <HAL_RCC_OscConfig+0x74>
 8002872:	4b91      	ldr	r3, [pc, #580]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a90      	ldr	r2, [pc, #576]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002878:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800287c:	6013      	str	r3, [r2, #0]
 800287e:	e01d      	b.n	80028bc <HAL_RCC_OscConfig+0xb0>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002888:	d10c      	bne.n	80028a4 <HAL_RCC_OscConfig+0x98>
 800288a:	4b8b      	ldr	r3, [pc, #556]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a8a      	ldr	r2, [pc, #552]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002890:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002894:	6013      	str	r3, [r2, #0]
 8002896:	4b88      	ldr	r3, [pc, #544]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a87      	ldr	r2, [pc, #540]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 800289c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028a0:	6013      	str	r3, [r2, #0]
 80028a2:	e00b      	b.n	80028bc <HAL_RCC_OscConfig+0xb0>
 80028a4:	4b84      	ldr	r3, [pc, #528]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a83      	ldr	r2, [pc, #524]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80028aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ae:	6013      	str	r3, [r2, #0]
 80028b0:	4b81      	ldr	r3, [pc, #516]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a80      	ldr	r2, [pc, #512]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80028b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d013      	beq.n	80028ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c4:	f7ff fc42 	bl	800214c <HAL_GetTick>
 80028c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028ca:	e008      	b.n	80028de <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028cc:	f7ff fc3e 	bl	800214c <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	2b64      	cmp	r3, #100	; 0x64
 80028d8:	d901      	bls.n	80028de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e2a8      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028de:	4b76      	ldr	r3, [pc, #472]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0f0      	beq.n	80028cc <HAL_RCC_OscConfig+0xc0>
 80028ea:	e014      	b.n	8002916 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ec:	f7ff fc2e 	bl	800214c <HAL_GetTick>
 80028f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028f2:	e008      	b.n	8002906 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028f4:	f7ff fc2a 	bl	800214c <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	2b64      	cmp	r3, #100	; 0x64
 8002900:	d901      	bls.n	8002906 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e294      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002906:	4b6c      	ldr	r3, [pc, #432]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1f0      	bne.n	80028f4 <HAL_RCC_OscConfig+0xe8>
 8002912:	e000      	b.n	8002916 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002914:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	2b00      	cmp	r3, #0
 8002920:	d075      	beq.n	8002a0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002922:	4b65      	ldr	r3, [pc, #404]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f003 030c 	and.w	r3, r3, #12
 800292a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800292c:	4b62      	ldr	r3, [pc, #392]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	f003 0303 	and.w	r3, r3, #3
 8002934:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	2b0c      	cmp	r3, #12
 800293a:	d102      	bne.n	8002942 <HAL_RCC_OscConfig+0x136>
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	2b02      	cmp	r3, #2
 8002940:	d002      	beq.n	8002948 <HAL_RCC_OscConfig+0x13c>
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	2b04      	cmp	r3, #4
 8002946:	d11f      	bne.n	8002988 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002948:	4b5b      	ldr	r3, [pc, #364]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002950:	2b00      	cmp	r3, #0
 8002952:	d005      	beq.n	8002960 <HAL_RCC_OscConfig+0x154>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e267      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002960:	4b55      	ldr	r3, [pc, #340]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	061b      	lsls	r3, r3, #24
 800296e:	4952      	ldr	r1, [pc, #328]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002970:	4313      	orrs	r3, r2
 8002972:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002974:	4b51      	ldr	r3, [pc, #324]	; (8002abc <HAL_RCC_OscConfig+0x2b0>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fb9b 	bl	80020b4 <HAL_InitTick>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d043      	beq.n	8002a0c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e253      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d023      	beq.n	80029d8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002990:	4b49      	ldr	r3, [pc, #292]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a48      	ldr	r2, [pc, #288]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002996:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800299a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299c:	f7ff fbd6 	bl	800214c <HAL_GetTick>
 80029a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029a2:	e008      	b.n	80029b6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029a4:	f7ff fbd2 	bl	800214c <HAL_GetTick>
 80029a8:	4602      	mov	r2, r0
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d901      	bls.n	80029b6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80029b2:	2303      	movs	r3, #3
 80029b4:	e23c      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029b6:	4b40      	ldr	r3, [pc, #256]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d0f0      	beq.n	80029a4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029c2:	4b3d      	ldr	r3, [pc, #244]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	061b      	lsls	r3, r3, #24
 80029d0:	4939      	ldr	r1, [pc, #228]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80029d2:	4313      	orrs	r3, r2
 80029d4:	604b      	str	r3, [r1, #4]
 80029d6:	e01a      	b.n	8002a0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029d8:	4b37      	ldr	r3, [pc, #220]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a36      	ldr	r2, [pc, #216]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 80029de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e4:	f7ff fbb2 	bl	800214c <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029ec:	f7ff fbae 	bl	800214c <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e218      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029fe:	4b2e      	ldr	r3, [pc, #184]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1f0      	bne.n	80029ec <HAL_RCC_OscConfig+0x1e0>
 8002a0a:	e000      	b.n	8002a0e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a0c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0308 	and.w	r3, r3, #8
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d03c      	beq.n	8002a94 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d01c      	beq.n	8002a5c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a22:	4b25      	ldr	r3, [pc, #148]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a28:	4a23      	ldr	r2, [pc, #140]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a2a:	f043 0301 	orr.w	r3, r3, #1
 8002a2e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a32:	f7ff fb8b 	bl	800214c <HAL_GetTick>
 8002a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a3a:	f7ff fb87 	bl	800214c <HAL_GetTick>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e1f1      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a4c:	4b1a      	ldr	r3, [pc, #104]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d0ef      	beq.n	8002a3a <HAL_RCC_OscConfig+0x22e>
 8002a5a:	e01b      	b.n	8002a94 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a5c:	4b16      	ldr	r3, [pc, #88]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a62:	4a15      	ldr	r2, [pc, #84]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a64:	f023 0301 	bic.w	r3, r3, #1
 8002a68:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a6c:	f7ff fb6e 	bl	800214c <HAL_GetTick>
 8002a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a72:	e008      	b.n	8002a86 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a74:	f7ff fb6a 	bl	800214c <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d901      	bls.n	8002a86 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e1d4      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a86:	4b0c      	ldr	r3, [pc, #48]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1ef      	bne.n	8002a74 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f000 80ab 	beq.w	8002bf8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002aa6:	4b04      	ldr	r3, [pc, #16]	; (8002ab8 <HAL_RCC_OscConfig+0x2ac>)
 8002aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d106      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x2b4>
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e005      	b.n	8002ac2 <HAL_RCC_OscConfig+0x2b6>
 8002ab6:	bf00      	nop
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	20000024 	.word	0x20000024
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00d      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ac6:	4baf      	ldr	r3, [pc, #700]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aca:	4aae      	ldr	r2, [pc, #696]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ad0:	6593      	str	r3, [r2, #88]	; 0x58
 8002ad2:	4bac      	ldr	r3, [pc, #688]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ada:	60fb      	str	r3, [r7, #12]
 8002adc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ae2:	4ba9      	ldr	r3, [pc, #676]	; (8002d88 <HAL_RCC_OscConfig+0x57c>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d118      	bne.n	8002b20 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002aee:	4ba6      	ldr	r3, [pc, #664]	; (8002d88 <HAL_RCC_OscConfig+0x57c>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4aa5      	ldr	r2, [pc, #660]	; (8002d88 <HAL_RCC_OscConfig+0x57c>)
 8002af4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002af8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002afa:	f7ff fb27 	bl	800214c <HAL_GetTick>
 8002afe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b00:	e008      	b.n	8002b14 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b02:	f7ff fb23 	bl	800214c <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e18d      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b14:	4b9c      	ldr	r3, [pc, #624]	; (8002d88 <HAL_RCC_OscConfig+0x57c>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0f0      	beq.n	8002b02 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d108      	bne.n	8002b3a <HAL_RCC_OscConfig+0x32e>
 8002b28:	4b96      	ldr	r3, [pc, #600]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b2e:	4a95      	ldr	r2, [pc, #596]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002b30:	f043 0301 	orr.w	r3, r3, #1
 8002b34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b38:	e024      	b.n	8002b84 <HAL_RCC_OscConfig+0x378>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	2b05      	cmp	r3, #5
 8002b40:	d110      	bne.n	8002b64 <HAL_RCC_OscConfig+0x358>
 8002b42:	4b90      	ldr	r3, [pc, #576]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b48:	4a8e      	ldr	r2, [pc, #568]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002b4a:	f043 0304 	orr.w	r3, r3, #4
 8002b4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b52:	4b8c      	ldr	r3, [pc, #560]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b58:	4a8a      	ldr	r2, [pc, #552]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002b5a:	f043 0301 	orr.w	r3, r3, #1
 8002b5e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b62:	e00f      	b.n	8002b84 <HAL_RCC_OscConfig+0x378>
 8002b64:	4b87      	ldr	r3, [pc, #540]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b6a:	4a86      	ldr	r2, [pc, #536]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002b6c:	f023 0301 	bic.w	r3, r3, #1
 8002b70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b74:	4b83      	ldr	r3, [pc, #524]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b7a:	4a82      	ldr	r2, [pc, #520]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002b7c:	f023 0304 	bic.w	r3, r3, #4
 8002b80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d016      	beq.n	8002bba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b8c:	f7ff fade 	bl	800214c <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b92:	e00a      	b.n	8002baa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b94:	f7ff fada 	bl	800214c <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e142      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002baa:	4b76      	ldr	r3, [pc, #472]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d0ed      	beq.n	8002b94 <HAL_RCC_OscConfig+0x388>
 8002bb8:	e015      	b.n	8002be6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bba:	f7ff fac7 	bl	800214c <HAL_GetTick>
 8002bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bc0:	e00a      	b.n	8002bd8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bc2:	f7ff fac3 	bl	800214c <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e12b      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bd8:	4b6a      	ldr	r3, [pc, #424]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1ed      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002be6:	7ffb      	ldrb	r3, [r7, #31]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d105      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bec:	4b65      	ldr	r3, [pc, #404]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bf0:	4a64      	ldr	r2, [pc, #400]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002bf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bf6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0320 	and.w	r3, r3, #32
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d03c      	beq.n	8002c7e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d01c      	beq.n	8002c46 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c0c:	4b5d      	ldr	r3, [pc, #372]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002c0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c12:	4a5c      	ldr	r2, [pc, #368]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002c14:	f043 0301 	orr.w	r3, r3, #1
 8002c18:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c1c:	f7ff fa96 	bl	800214c <HAL_GetTick>
 8002c20:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c22:	e008      	b.n	8002c36 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c24:	f7ff fa92 	bl	800214c <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e0fc      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002c36:	4b53      	ldr	r3, [pc, #332]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002c38:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c3c:	f003 0302 	and.w	r3, r3, #2
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d0ef      	beq.n	8002c24 <HAL_RCC_OscConfig+0x418>
 8002c44:	e01b      	b.n	8002c7e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002c46:	4b4f      	ldr	r3, [pc, #316]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002c48:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c4c:	4a4d      	ldr	r2, [pc, #308]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002c4e:	f023 0301 	bic.w	r3, r3, #1
 8002c52:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c56:	f7ff fa79 	bl	800214c <HAL_GetTick>
 8002c5a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c5e:	f7ff fa75 	bl	800214c <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e0df      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002c70:	4b44      	ldr	r3, [pc, #272]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002c72:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1ef      	bne.n	8002c5e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	69db      	ldr	r3, [r3, #28]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	f000 80d3 	beq.w	8002e2e <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c88:	4b3e      	ldr	r3, [pc, #248]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f003 030c 	and.w	r3, r3, #12
 8002c90:	2b0c      	cmp	r3, #12
 8002c92:	f000 808d 	beq.w	8002db0 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d15a      	bne.n	8002d54 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c9e:	4b39      	ldr	r3, [pc, #228]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a38      	ldr	r2, [pc, #224]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002ca4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ca8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002caa:	f7ff fa4f 	bl	800214c <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cb0:	e008      	b.n	8002cc4 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cb2:	f7ff fa4b 	bl	800214c <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e0b5      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cc4:	4b2f      	ldr	r3, [pc, #188]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d1f0      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cd0:	4b2c      	ldr	r3, [pc, #176]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002cd2:	68da      	ldr	r2, [r3, #12]
 8002cd4:	4b2d      	ldr	r3, [pc, #180]	; (8002d8c <HAL_RCC_OscConfig+0x580>)
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	6a11      	ldr	r1, [r2, #32]
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ce0:	3a01      	subs	r2, #1
 8002ce2:	0112      	lsls	r2, r2, #4
 8002ce4:	4311      	orrs	r1, r2
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002cea:	0212      	lsls	r2, r2, #8
 8002cec:	4311      	orrs	r1, r2
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002cf2:	0852      	lsrs	r2, r2, #1
 8002cf4:	3a01      	subs	r2, #1
 8002cf6:	0552      	lsls	r2, r2, #21
 8002cf8:	4311      	orrs	r1, r2
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002cfe:	0852      	lsrs	r2, r2, #1
 8002d00:	3a01      	subs	r2, #1
 8002d02:	0652      	lsls	r2, r2, #25
 8002d04:	4311      	orrs	r1, r2
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002d0a:	06d2      	lsls	r2, r2, #27
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	491d      	ldr	r1, [pc, #116]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d14:	4b1b      	ldr	r3, [pc, #108]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a1a      	ldr	r2, [pc, #104]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002d1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d1e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d20:	4b18      	ldr	r3, [pc, #96]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	4a17      	ldr	r2, [pc, #92]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002d26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d2a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d2c:	f7ff fa0e 	bl	800214c <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d34:	f7ff fa0a 	bl	800214c <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e074      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d46:	4b0f      	ldr	r3, [pc, #60]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d0f0      	beq.n	8002d34 <HAL_RCC_OscConfig+0x528>
 8002d52:	e06c      	b.n	8002e2e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d54:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a0a      	ldr	r2, [pc, #40]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002d5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d5e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002d60:	4b08      	ldr	r3, [pc, #32]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	4a07      	ldr	r2, [pc, #28]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002d66:	f023 0303 	bic.w	r3, r3, #3
 8002d6a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002d6c:	4b05      	ldr	r3, [pc, #20]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	4a04      	ldr	r2, [pc, #16]	; (8002d84 <HAL_RCC_OscConfig+0x578>)
 8002d72:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002d76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d7a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d7c:	f7ff f9e6 	bl	800214c <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d82:	e00e      	b.n	8002da2 <HAL_RCC_OscConfig+0x596>
 8002d84:	40021000 	.word	0x40021000
 8002d88:	40007000 	.word	0x40007000
 8002d8c:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d90:	f7ff f9dc 	bl	800214c <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e046      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002da2:	4b25      	ldr	r3, [pc, #148]	; (8002e38 <HAL_RCC_OscConfig+0x62c>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1f0      	bne.n	8002d90 <HAL_RCC_OscConfig+0x584>
 8002dae:	e03e      	b.n	8002e2e <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	69db      	ldr	r3, [r3, #28]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d101      	bne.n	8002dbc <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e039      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002dbc:	4b1e      	ldr	r3, [pc, #120]	; (8002e38 <HAL_RCC_OscConfig+0x62c>)
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	f003 0203 	and.w	r2, r3, #3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d12c      	bne.n	8002e2a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d123      	bne.n	8002e2a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dec:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d11b      	bne.n	8002e2a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dfc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d113      	bne.n	8002e2a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0c:	085b      	lsrs	r3, r3, #1
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d109      	bne.n	8002e2a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e20:	085b      	lsrs	r3, r3, #1
 8002e22:	3b01      	subs	r3, #1
 8002e24:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d001      	beq.n	8002e2e <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e000      	b.n	8002e30 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3720      	adds	r7, #32
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40021000 	.word	0x40021000

08002e3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002e46:	2300      	movs	r3, #0
 8002e48:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d101      	bne.n	8002e54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e11e      	b.n	8003092 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e54:	4b91      	ldr	r3, [pc, #580]	; (800309c <HAL_RCC_ClockConfig+0x260>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 030f 	and.w	r3, r3, #15
 8002e5c:	683a      	ldr	r2, [r7, #0]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d910      	bls.n	8002e84 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e62:	4b8e      	ldr	r3, [pc, #568]	; (800309c <HAL_RCC_ClockConfig+0x260>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f023 020f 	bic.w	r2, r3, #15
 8002e6a:	498c      	ldr	r1, [pc, #560]	; (800309c <HAL_RCC_ClockConfig+0x260>)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e72:	4b8a      	ldr	r3, [pc, #552]	; (800309c <HAL_RCC_ClockConfig+0x260>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 030f 	and.w	r3, r3, #15
 8002e7a:	683a      	ldr	r2, [r7, #0]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d001      	beq.n	8002e84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e106      	b.n	8003092 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0301 	and.w	r3, r3, #1
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d073      	beq.n	8002f78 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	2b03      	cmp	r3, #3
 8002e96:	d129      	bne.n	8002eec <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e98:	4b81      	ldr	r3, [pc, #516]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d101      	bne.n	8002ea8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e0f4      	b.n	8003092 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002ea8:	f000 f966 	bl	8003178 <RCC_GetSysClockFreqFromPLLSource>
 8002eac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	4a7c      	ldr	r2, [pc, #496]	; (80030a4 <HAL_RCC_ClockConfig+0x268>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d93f      	bls.n	8002f36 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002eb6:	4b7a      	ldr	r3, [pc, #488]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d009      	beq.n	8002ed6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d033      	beq.n	8002f36 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d12f      	bne.n	8002f36 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ed6:	4b72      	ldr	r3, [pc, #456]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ede:	4a70      	ldr	r2, [pc, #448]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002ee0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ee4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002ee6:	2380      	movs	r3, #128	; 0x80
 8002ee8:	617b      	str	r3, [r7, #20]
 8002eea:	e024      	b.n	8002f36 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d107      	bne.n	8002f04 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ef4:	4b6a      	ldr	r3, [pc, #424]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d109      	bne.n	8002f14 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e0c6      	b.n	8003092 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f04:	4b66      	ldr	r3, [pc, #408]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d101      	bne.n	8002f14 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	e0be      	b.n	8003092 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002f14:	f000 f8ce 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
 8002f18:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	4a61      	ldr	r2, [pc, #388]	; (80030a4 <HAL_RCC_ClockConfig+0x268>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d909      	bls.n	8002f36 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002f22:	4b5f      	ldr	r3, [pc, #380]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f2a:	4a5d      	ldr	r2, [pc, #372]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002f2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f30:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002f32:	2380      	movs	r3, #128	; 0x80
 8002f34:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f36:	4b5a      	ldr	r3, [pc, #360]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f023 0203 	bic.w	r2, r3, #3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	4957      	ldr	r1, [pc, #348]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002f44:	4313      	orrs	r3, r2
 8002f46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f48:	f7ff f900 	bl	800214c <HAL_GetTick>
 8002f4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f4e:	e00a      	b.n	8002f66 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f50:	f7ff f8fc 	bl	800214c <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e095      	b.n	8003092 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f66:	4b4e      	ldr	r3, [pc, #312]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f003 020c 	and.w	r2, r3, #12
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d1eb      	bne.n	8002f50 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0302 	and.w	r3, r3, #2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d023      	beq.n	8002fcc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0304 	and.w	r3, r3, #4
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d005      	beq.n	8002f9c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f90:	4b43      	ldr	r3, [pc, #268]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	4a42      	ldr	r2, [pc, #264]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002f96:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002f9a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0308 	and.w	r3, r3, #8
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d007      	beq.n	8002fb8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002fa8:	4b3d      	ldr	r3, [pc, #244]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002fb0:	4a3b      	ldr	r2, [pc, #236]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002fb2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002fb6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fb8:	4b39      	ldr	r3, [pc, #228]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	4936      	ldr	r1, [pc, #216]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	608b      	str	r3, [r1, #8]
 8002fca:	e008      	b.n	8002fde <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	2b80      	cmp	r3, #128	; 0x80
 8002fd0:	d105      	bne.n	8002fde <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002fd2:	4b33      	ldr	r3, [pc, #204]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	4a32      	ldr	r2, [pc, #200]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8002fd8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002fdc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fde:	4b2f      	ldr	r3, [pc, #188]	; (800309c <HAL_RCC_ClockConfig+0x260>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	683a      	ldr	r2, [r7, #0]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d21d      	bcs.n	8003028 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fec:	4b2b      	ldr	r3, [pc, #172]	; (800309c <HAL_RCC_ClockConfig+0x260>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f023 020f 	bic.w	r2, r3, #15
 8002ff4:	4929      	ldr	r1, [pc, #164]	; (800309c <HAL_RCC_ClockConfig+0x260>)
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ffc:	f7ff f8a6 	bl	800214c <HAL_GetTick>
 8003000:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003002:	e00a      	b.n	800301a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003004:	f7ff f8a2 	bl	800214c <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003012:	4293      	cmp	r3, r2
 8003014:	d901      	bls.n	800301a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e03b      	b.n	8003092 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800301a:	4b20      	ldr	r3, [pc, #128]	; (800309c <HAL_RCC_ClockConfig+0x260>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 030f 	and.w	r3, r3, #15
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	429a      	cmp	r2, r3
 8003026:	d1ed      	bne.n	8003004 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0304 	and.w	r3, r3, #4
 8003030:	2b00      	cmp	r3, #0
 8003032:	d008      	beq.n	8003046 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003034:	4b1a      	ldr	r3, [pc, #104]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	4917      	ldr	r1, [pc, #92]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8003042:	4313      	orrs	r3, r2
 8003044:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	2b00      	cmp	r3, #0
 8003050:	d009      	beq.n	8003066 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003052:	4b13      	ldr	r3, [pc, #76]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	00db      	lsls	r3, r3, #3
 8003060:	490f      	ldr	r1, [pc, #60]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 8003062:	4313      	orrs	r3, r2
 8003064:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003066:	f000 f825 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
 800306a:	4602      	mov	r2, r0
 800306c:	4b0c      	ldr	r3, [pc, #48]	; (80030a0 <HAL_RCC_ClockConfig+0x264>)
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	091b      	lsrs	r3, r3, #4
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	490c      	ldr	r1, [pc, #48]	; (80030a8 <HAL_RCC_ClockConfig+0x26c>)
 8003078:	5ccb      	ldrb	r3, [r1, r3]
 800307a:	f003 031f 	and.w	r3, r3, #31
 800307e:	fa22 f303 	lsr.w	r3, r2, r3
 8003082:	4a0a      	ldr	r2, [pc, #40]	; (80030ac <HAL_RCC_ClockConfig+0x270>)
 8003084:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003086:	4b0a      	ldr	r3, [pc, #40]	; (80030b0 <HAL_RCC_ClockConfig+0x274>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4618      	mov	r0, r3
 800308c:	f7ff f812 	bl	80020b4 <HAL_InitTick>
 8003090:	4603      	mov	r3, r0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3718      	adds	r7, #24
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40022000 	.word	0x40022000
 80030a0:	40021000 	.word	0x40021000
 80030a4:	04c4b400 	.word	0x04c4b400
 80030a8:	08003b4c 	.word	0x08003b4c
 80030ac:	20000020 	.word	0x20000020
 80030b0:	20000024 	.word	0x20000024

080030b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b087      	sub	sp, #28
 80030b8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80030ba:	4b2c      	ldr	r3, [pc, #176]	; (800316c <HAL_RCC_GetSysClockFreq+0xb8>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f003 030c 	and.w	r3, r3, #12
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	d102      	bne.n	80030cc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80030c6:	4b2a      	ldr	r3, [pc, #168]	; (8003170 <HAL_RCC_GetSysClockFreq+0xbc>)
 80030c8:	613b      	str	r3, [r7, #16]
 80030ca:	e047      	b.n	800315c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80030cc:	4b27      	ldr	r3, [pc, #156]	; (800316c <HAL_RCC_GetSysClockFreq+0xb8>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 030c 	and.w	r3, r3, #12
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d102      	bne.n	80030de <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80030d8:	4b26      	ldr	r3, [pc, #152]	; (8003174 <HAL_RCC_GetSysClockFreq+0xc0>)
 80030da:	613b      	str	r3, [r7, #16]
 80030dc:	e03e      	b.n	800315c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80030de:	4b23      	ldr	r3, [pc, #140]	; (800316c <HAL_RCC_GetSysClockFreq+0xb8>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f003 030c 	and.w	r3, r3, #12
 80030e6:	2b0c      	cmp	r3, #12
 80030e8:	d136      	bne.n	8003158 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030ea:	4b20      	ldr	r3, [pc, #128]	; (800316c <HAL_RCC_GetSysClockFreq+0xb8>)
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	f003 0303 	and.w	r3, r3, #3
 80030f2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030f4:	4b1d      	ldr	r3, [pc, #116]	; (800316c <HAL_RCC_GetSysClockFreq+0xb8>)
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	091b      	lsrs	r3, r3, #4
 80030fa:	f003 030f 	and.w	r3, r3, #15
 80030fe:	3301      	adds	r3, #1
 8003100:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2b03      	cmp	r3, #3
 8003106:	d10c      	bne.n	8003122 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003108:	4a1a      	ldr	r2, [pc, #104]	; (8003174 <HAL_RCC_GetSysClockFreq+0xc0>)
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003110:	4a16      	ldr	r2, [pc, #88]	; (800316c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003112:	68d2      	ldr	r2, [r2, #12]
 8003114:	0a12      	lsrs	r2, r2, #8
 8003116:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800311a:	fb02 f303 	mul.w	r3, r2, r3
 800311e:	617b      	str	r3, [r7, #20]
      break;
 8003120:	e00c      	b.n	800313c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003122:	4a13      	ldr	r2, [pc, #76]	; (8003170 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	fbb2 f3f3 	udiv	r3, r2, r3
 800312a:	4a10      	ldr	r2, [pc, #64]	; (800316c <HAL_RCC_GetSysClockFreq+0xb8>)
 800312c:	68d2      	ldr	r2, [r2, #12]
 800312e:	0a12      	lsrs	r2, r2, #8
 8003130:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003134:	fb02 f303 	mul.w	r3, r2, r3
 8003138:	617b      	str	r3, [r7, #20]
      break;
 800313a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800313c:	4b0b      	ldr	r3, [pc, #44]	; (800316c <HAL_RCC_GetSysClockFreq+0xb8>)
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	0e5b      	lsrs	r3, r3, #25
 8003142:	f003 0303 	and.w	r3, r3, #3
 8003146:	3301      	adds	r3, #1
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	fbb2 f3f3 	udiv	r3, r2, r3
 8003154:	613b      	str	r3, [r7, #16]
 8003156:	e001      	b.n	800315c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003158:	2300      	movs	r3, #0
 800315a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800315c:	693b      	ldr	r3, [r7, #16]
}
 800315e:	4618      	mov	r0, r3
 8003160:	371c      	adds	r7, #28
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	40021000 	.word	0x40021000
 8003170:	00f42400 	.word	0x00f42400
 8003174:	007a1200 	.word	0x007a1200

08003178 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003178:	b480      	push	{r7}
 800317a:	b087      	sub	sp, #28
 800317c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800317e:	4b1e      	ldr	r3, [pc, #120]	; (80031f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	f003 0303 	and.w	r3, r3, #3
 8003186:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003188:	4b1b      	ldr	r3, [pc, #108]	; (80031f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	091b      	lsrs	r3, r3, #4
 800318e:	f003 030f 	and.w	r3, r3, #15
 8003192:	3301      	adds	r3, #1
 8003194:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	2b03      	cmp	r3, #3
 800319a:	d10c      	bne.n	80031b6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800319c:	4a17      	ldr	r2, [pc, #92]	; (80031fc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031a4:	4a14      	ldr	r2, [pc, #80]	; (80031f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031a6:	68d2      	ldr	r2, [r2, #12]
 80031a8:	0a12      	lsrs	r2, r2, #8
 80031aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80031ae:	fb02 f303 	mul.w	r3, r2, r3
 80031b2:	617b      	str	r3, [r7, #20]
    break;
 80031b4:	e00c      	b.n	80031d0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80031b6:	4a12      	ldr	r2, [pc, #72]	; (8003200 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80031be:	4a0e      	ldr	r2, [pc, #56]	; (80031f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031c0:	68d2      	ldr	r2, [r2, #12]
 80031c2:	0a12      	lsrs	r2, r2, #8
 80031c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80031c8:	fb02 f303 	mul.w	r3, r2, r3
 80031cc:	617b      	str	r3, [r7, #20]
    break;
 80031ce:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80031d0:	4b09      	ldr	r3, [pc, #36]	; (80031f8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80031d2:	68db      	ldr	r3, [r3, #12]
 80031d4:	0e5b      	lsrs	r3, r3, #25
 80031d6:	f003 0303 	and.w	r3, r3, #3
 80031da:	3301      	adds	r3, #1
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80031e0:	697a      	ldr	r2, [r7, #20]
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80031ea:	687b      	ldr	r3, [r7, #4]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	371c      	adds	r7, #28
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	40021000 	.word	0x40021000
 80031fc:	007a1200 	.word	0x007a1200
 8003200:	00f42400 	.word	0x00f42400

08003204 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b084      	sub	sp, #16
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e09d      	b.n	8003352 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321a:	2b00      	cmp	r3, #0
 800321c:	d108      	bne.n	8003230 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003226:	d009      	beq.n	800323c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	61da      	str	r2, [r3, #28]
 800322e:	e005      	b.n	800323c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2200      	movs	r2, #0
 800323a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d106      	bne.n	800325c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f7fe fe46 	bl	8001ee8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2202      	movs	r2, #2
 8003260:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003272:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800327c:	d902      	bls.n	8003284 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800327e:	2300      	movs	r3, #0
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	e002      	b.n	800328a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003284:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003288:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003292:	d007      	beq.n	80032a4 <HAL_SPI_Init+0xa0>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800329c:	d002      	beq.n	80032a4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80032b4:	431a      	orrs	r2, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	431a      	orrs	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	695b      	ldr	r3, [r3, #20]
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	431a      	orrs	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032d2:	431a      	orrs	r2, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	69db      	ldr	r3, [r3, #28]
 80032d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80032dc:	431a      	orrs	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6a1b      	ldr	r3, [r3, #32]
 80032e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032e6:	ea42 0103 	orr.w	r1, r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ee:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	0c1b      	lsrs	r3, r3, #16
 8003300:	f003 0204 	and.w	r2, r3, #4
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003308:	f003 0310 	and.w	r3, r3, #16
 800330c:	431a      	orrs	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003312:	f003 0308 	and.w	r3, r3, #8
 8003316:	431a      	orrs	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003320:	ea42 0103 	orr.w	r1, r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	430a      	orrs	r2, r1
 8003330:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	69da      	ldr	r2, [r3, #28]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003340:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b088      	sub	sp, #32
 800335e:	af00      	add	r7, sp, #0
 8003360:	60f8      	str	r0, [r7, #12]
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	603b      	str	r3, [r7, #0]
 8003366:	4613      	mov	r3, r2
 8003368:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800336a:	2300      	movs	r3, #0
 800336c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003374:	2b01      	cmp	r3, #1
 8003376:	d101      	bne.n	800337c <HAL_SPI_Transmit+0x22>
 8003378:	2302      	movs	r3, #2
 800337a:	e158      	b.n	800362e <HAL_SPI_Transmit+0x2d4>
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003384:	f7fe fee2 	bl	800214c <HAL_GetTick>
 8003388:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800338a:	88fb      	ldrh	r3, [r7, #6]
 800338c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b01      	cmp	r3, #1
 8003398:	d002      	beq.n	80033a0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800339a:	2302      	movs	r3, #2
 800339c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800339e:	e13d      	b.n	800361c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d002      	beq.n	80033ac <HAL_SPI_Transmit+0x52>
 80033a6:	88fb      	ldrh	r3, [r7, #6]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d102      	bne.n	80033b2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80033b0:	e134      	b.n	800361c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2203      	movs	r2, #3
 80033b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	88fa      	ldrh	r2, [r7, #6]
 80033ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	88fa      	ldrh	r2, [r7, #6]
 80033d0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2200      	movs	r2, #0
 80033f2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033fc:	d10f      	bne.n	800341e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800340c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800341c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003428:	2b40      	cmp	r3, #64	; 0x40
 800342a:	d007      	beq.n	800343c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800343a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003444:	d94b      	bls.n	80034de <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d002      	beq.n	8003454 <HAL_SPI_Transmit+0xfa>
 800344e:	8afb      	ldrh	r3, [r7, #22]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d13e      	bne.n	80034d2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003458:	881a      	ldrh	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003464:	1c9a      	adds	r2, r3, #2
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800346e:	b29b      	uxth	r3, r3
 8003470:	3b01      	subs	r3, #1
 8003472:	b29a      	uxth	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003478:	e02b      	b.n	80034d2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b02      	cmp	r3, #2
 8003486:	d112      	bne.n	80034ae <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800348c:	881a      	ldrh	r2, [r3, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003498:	1c9a      	adds	r2, r3, #2
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	3b01      	subs	r3, #1
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80034ac:	e011      	b.n	80034d2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034ae:	f7fe fe4d 	bl	800214c <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d803      	bhi.n	80034c6 <HAL_SPI_Transmit+0x16c>
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c4:	d102      	bne.n	80034cc <HAL_SPI_Transmit+0x172>
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d102      	bne.n	80034d2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	77fb      	strb	r3, [r7, #31]
          goto error;
 80034d0:	e0a4      	b.n	800361c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1ce      	bne.n	800347a <HAL_SPI_Transmit+0x120>
 80034dc:	e07c      	b.n	80035d8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d002      	beq.n	80034ec <HAL_SPI_Transmit+0x192>
 80034e6:	8afb      	ldrh	r3, [r7, #22]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d170      	bne.n	80035ce <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d912      	bls.n	800351c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034fa:	881a      	ldrh	r2, [r3, #0]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003506:	1c9a      	adds	r2, r3, #2
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003510:	b29b      	uxth	r3, r3
 8003512:	3b02      	subs	r3, #2
 8003514:	b29a      	uxth	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	87da      	strh	r2, [r3, #62]	; 0x3e
 800351a:	e058      	b.n	80035ce <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	330c      	adds	r3, #12
 8003526:	7812      	ldrb	r2, [r2, #0]
 8003528:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800352e:	1c5a      	adds	r2, r3, #1
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003538:	b29b      	uxth	r3, r3
 800353a:	3b01      	subs	r3, #1
 800353c:	b29a      	uxth	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003542:	e044      	b.n	80035ce <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b02      	cmp	r3, #2
 8003550:	d12b      	bne.n	80035aa <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003556:	b29b      	uxth	r3, r3
 8003558:	2b01      	cmp	r3, #1
 800355a:	d912      	bls.n	8003582 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003560:	881a      	ldrh	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800356c:	1c9a      	adds	r2, r3, #2
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003576:	b29b      	uxth	r3, r3
 8003578:	3b02      	subs	r3, #2
 800357a:	b29a      	uxth	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003580:	e025      	b.n	80035ce <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	330c      	adds	r3, #12
 800358c:	7812      	ldrb	r2, [r2, #0]
 800358e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003594:	1c5a      	adds	r2, r3, #1
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800359e:	b29b      	uxth	r3, r3
 80035a0:	3b01      	subs	r3, #1
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80035a8:	e011      	b.n	80035ce <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035aa:	f7fe fdcf 	bl	800214c <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	683a      	ldr	r2, [r7, #0]
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d803      	bhi.n	80035c2 <HAL_SPI_Transmit+0x268>
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c0:	d102      	bne.n	80035c8 <HAL_SPI_Transmit+0x26e>
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d102      	bne.n	80035ce <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	77fb      	strb	r3, [r7, #31]
          goto error;
 80035cc:	e026      	b.n	800361c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035d2:	b29b      	uxth	r3, r3
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d1b5      	bne.n	8003544 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	6839      	ldr	r1, [r7, #0]
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f000 f945 	bl	800386c <SPI_EndRxTxTransaction>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d002      	beq.n	80035ee <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2220      	movs	r2, #32
 80035ec:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10a      	bne.n	800360c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035f6:	2300      	movs	r3, #0
 80035f8:	613b      	str	r3, [r7, #16]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	613b      	str	r3, [r7, #16]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	613b      	str	r3, [r7, #16]
 800360a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003610:	2b00      	cmp	r3, #0
 8003612:	d002      	beq.n	800361a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	77fb      	strb	r3, [r7, #31]
 8003618:	e000      	b.n	800361c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800361a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800362c:	7ffb      	ldrb	r3, [r7, #31]
}
 800362e:	4618      	mov	r0, r3
 8003630:	3720      	adds	r7, #32
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b088      	sub	sp, #32
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	603b      	str	r3, [r7, #0]
 8003644:	4613      	mov	r3, r2
 8003646:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003648:	f7fe fd80 	bl	800214c <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003650:	1a9b      	subs	r3, r3, r2
 8003652:	683a      	ldr	r2, [r7, #0]
 8003654:	4413      	add	r3, r2
 8003656:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003658:	f7fe fd78 	bl	800214c <HAL_GetTick>
 800365c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800365e:	4b39      	ldr	r3, [pc, #228]	; (8003744 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	015b      	lsls	r3, r3, #5
 8003664:	0d1b      	lsrs	r3, r3, #20
 8003666:	69fa      	ldr	r2, [r7, #28]
 8003668:	fb02 f303 	mul.w	r3, r2, r3
 800366c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800366e:	e054      	b.n	800371a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003676:	d050      	beq.n	800371a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003678:	f7fe fd68 	bl	800214c <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	69bb      	ldr	r3, [r7, #24]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	69fa      	ldr	r2, [r7, #28]
 8003684:	429a      	cmp	r2, r3
 8003686:	d902      	bls.n	800368e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d13d      	bne.n	800370a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800369c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036a6:	d111      	bne.n	80036cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036b0:	d004      	beq.n	80036bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036ba:	d107      	bne.n	80036cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036d4:	d10f      	bne.n	80036f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036e4:	601a      	str	r2, [r3, #0]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80036f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e017      	b.n	800373a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003710:	2300      	movs	r3, #0
 8003712:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	3b01      	subs	r3, #1
 8003718:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689a      	ldr	r2, [r3, #8]
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	4013      	ands	r3, r2
 8003724:	68ba      	ldr	r2, [r7, #8]
 8003726:	429a      	cmp	r2, r3
 8003728:	bf0c      	ite	eq
 800372a:	2301      	moveq	r3, #1
 800372c:	2300      	movne	r3, #0
 800372e:	b2db      	uxtb	r3, r3
 8003730:	461a      	mov	r2, r3
 8003732:	79fb      	ldrb	r3, [r7, #7]
 8003734:	429a      	cmp	r2, r3
 8003736:	d19b      	bne.n	8003670 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3720      	adds	r7, #32
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	20000020 	.word	0x20000020

08003748 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b088      	sub	sp, #32
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
 8003754:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003756:	f7fe fcf9 	bl	800214c <HAL_GetTick>
 800375a:	4602      	mov	r2, r0
 800375c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800375e:	1a9b      	subs	r3, r3, r2
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	4413      	add	r3, r2
 8003764:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003766:	f7fe fcf1 	bl	800214c <HAL_GetTick>
 800376a:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800376c:	4b3e      	ldr	r3, [pc, #248]	; (8003868 <SPI_WaitFifoStateUntilTimeout+0x120>)
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	4613      	mov	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4413      	add	r3, r2
 8003776:	00da      	lsls	r2, r3, #3
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	0d1b      	lsrs	r3, r3, #20
 800377c:	69fa      	ldr	r2, [r7, #28]
 800377e:	fb02 f303 	mul.w	r3, r2, r3
 8003782:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8003784:	e062      	b.n	800384c <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800378c:	d109      	bne.n	80037a2 <SPI_WaitFifoStateUntilTimeout+0x5a>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d106      	bne.n	80037a2 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	330c      	adds	r3, #12
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	b2db      	uxtb	r3, r3
 800379e:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80037a0:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a8:	d050      	beq.n	800384c <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80037aa:	f7fe fccf 	bl	800214c <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	69fa      	ldr	r2, [r7, #28]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d902      	bls.n	80037c0 <SPI_WaitFifoStateUntilTimeout+0x78>
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d13d      	bne.n	800383c <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	685a      	ldr	r2, [r3, #4]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80037ce:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037d8:	d111      	bne.n	80037fe <SPI_WaitFifoStateUntilTimeout+0xb6>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037e2:	d004      	beq.n	80037ee <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ec:	d107      	bne.n	80037fe <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037fc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003802:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003806:	d10f      	bne.n	8003828 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003826:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e010      	b.n	800385e <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8003842:	2300      	movs	r3, #0
 8003844:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	3b01      	subs	r3, #1
 800384a:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	689a      	ldr	r2, [r3, #8]
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	4013      	ands	r3, r2
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	429a      	cmp	r2, r3
 800385a:	d194      	bne.n	8003786 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3720      	adds	r7, #32
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	20000020 	.word	0x20000020

0800386c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b086      	sub	sp, #24
 8003870:	af02      	add	r7, sp, #8
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	2200      	movs	r2, #0
 8003880:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003884:	68f8      	ldr	r0, [r7, #12]
 8003886:	f7ff ff5f 	bl	8003748 <SPI_WaitFifoStateUntilTimeout>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d007      	beq.n	80038a0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003894:	f043 0220 	orr.w	r2, r3, #32
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e027      	b.n	80038f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	2200      	movs	r2, #0
 80038a8:	2180      	movs	r1, #128	; 0x80
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f7ff fec4 	bl	8003638 <SPI_WaitFlagStateUntilTimeout>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d007      	beq.n	80038c6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038ba:	f043 0220 	orr.w	r2, r3, #32
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e014      	b.n	80038f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80038d2:	68f8      	ldr	r0, [r7, #12]
 80038d4:	f7ff ff38 	bl	8003748 <SPI_WaitFifoStateUntilTimeout>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d007      	beq.n	80038ee <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038e2:	f043 0220 	orr.w	r2, r3, #32
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e000      	b.n	80038f0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80038ee:	2300      	movs	r3, #0
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3710      	adds	r7, #16
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <floor>:
 80038f8:	ec51 0b10 	vmov	r0, r1, d0
 80038fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003900:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8003904:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8003908:	2e13      	cmp	r6, #19
 800390a:	ee10 5a10 	vmov	r5, s0
 800390e:	ee10 8a10 	vmov	r8, s0
 8003912:	460c      	mov	r4, r1
 8003914:	dc32      	bgt.n	800397c <floor+0x84>
 8003916:	2e00      	cmp	r6, #0
 8003918:	da14      	bge.n	8003944 <floor+0x4c>
 800391a:	a333      	add	r3, pc, #204	; (adr r3, 80039e8 <floor+0xf0>)
 800391c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003920:	f7fc fc80 	bl	8000224 <__adddf3>
 8003924:	2200      	movs	r2, #0
 8003926:	2300      	movs	r3, #0
 8003928:	f7fd f8c2 	bl	8000ab0 <__aeabi_dcmpgt>
 800392c:	b138      	cbz	r0, 800393e <floor+0x46>
 800392e:	2c00      	cmp	r4, #0
 8003930:	da57      	bge.n	80039e2 <floor+0xea>
 8003932:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8003936:	431d      	orrs	r5, r3
 8003938:	d001      	beq.n	800393e <floor+0x46>
 800393a:	4c2d      	ldr	r4, [pc, #180]	; (80039f0 <floor+0xf8>)
 800393c:	2500      	movs	r5, #0
 800393e:	4621      	mov	r1, r4
 8003940:	4628      	mov	r0, r5
 8003942:	e025      	b.n	8003990 <floor+0x98>
 8003944:	4f2b      	ldr	r7, [pc, #172]	; (80039f4 <floor+0xfc>)
 8003946:	4137      	asrs	r7, r6
 8003948:	ea01 0307 	and.w	r3, r1, r7
 800394c:	4303      	orrs	r3, r0
 800394e:	d01f      	beq.n	8003990 <floor+0x98>
 8003950:	a325      	add	r3, pc, #148	; (adr r3, 80039e8 <floor+0xf0>)
 8003952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003956:	f7fc fc65 	bl	8000224 <__adddf3>
 800395a:	2200      	movs	r2, #0
 800395c:	2300      	movs	r3, #0
 800395e:	f7fd f8a7 	bl	8000ab0 <__aeabi_dcmpgt>
 8003962:	2800      	cmp	r0, #0
 8003964:	d0eb      	beq.n	800393e <floor+0x46>
 8003966:	2c00      	cmp	r4, #0
 8003968:	bfbe      	ittt	lt
 800396a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800396e:	fa43 f606 	asrlt.w	r6, r3, r6
 8003972:	19a4      	addlt	r4, r4, r6
 8003974:	ea24 0407 	bic.w	r4, r4, r7
 8003978:	2500      	movs	r5, #0
 800397a:	e7e0      	b.n	800393e <floor+0x46>
 800397c:	2e33      	cmp	r6, #51	; 0x33
 800397e:	dd0b      	ble.n	8003998 <floor+0xa0>
 8003980:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8003984:	d104      	bne.n	8003990 <floor+0x98>
 8003986:	ee10 2a10 	vmov	r2, s0
 800398a:	460b      	mov	r3, r1
 800398c:	f7fc fc4a 	bl	8000224 <__adddf3>
 8003990:	ec41 0b10 	vmov	d0, r0, r1
 8003994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003998:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800399c:	f04f 33ff 	mov.w	r3, #4294967295
 80039a0:	fa23 f707 	lsr.w	r7, r3, r7
 80039a4:	4207      	tst	r7, r0
 80039a6:	d0f3      	beq.n	8003990 <floor+0x98>
 80039a8:	a30f      	add	r3, pc, #60	; (adr r3, 80039e8 <floor+0xf0>)
 80039aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ae:	f7fc fc39 	bl	8000224 <__adddf3>
 80039b2:	2200      	movs	r2, #0
 80039b4:	2300      	movs	r3, #0
 80039b6:	f7fd f87b 	bl	8000ab0 <__aeabi_dcmpgt>
 80039ba:	2800      	cmp	r0, #0
 80039bc:	d0bf      	beq.n	800393e <floor+0x46>
 80039be:	2c00      	cmp	r4, #0
 80039c0:	da02      	bge.n	80039c8 <floor+0xd0>
 80039c2:	2e14      	cmp	r6, #20
 80039c4:	d103      	bne.n	80039ce <floor+0xd6>
 80039c6:	3401      	adds	r4, #1
 80039c8:	ea25 0507 	bic.w	r5, r5, r7
 80039cc:	e7b7      	b.n	800393e <floor+0x46>
 80039ce:	2301      	movs	r3, #1
 80039d0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80039d4:	fa03 f606 	lsl.w	r6, r3, r6
 80039d8:	4435      	add	r5, r6
 80039da:	4545      	cmp	r5, r8
 80039dc:	bf38      	it	cc
 80039de:	18e4      	addcc	r4, r4, r3
 80039e0:	e7f2      	b.n	80039c8 <floor+0xd0>
 80039e2:	2500      	movs	r5, #0
 80039e4:	462c      	mov	r4, r5
 80039e6:	e7aa      	b.n	800393e <floor+0x46>
 80039e8:	8800759c 	.word	0x8800759c
 80039ec:	7e37e43c 	.word	0x7e37e43c
 80039f0:	bff00000 	.word	0xbff00000
 80039f4:	000fffff 	.word	0x000fffff

080039f8 <llround>:
 80039f8:	ec51 0b10 	vmov	r0, r1, d0
 80039fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039fe:	1e0b      	subs	r3, r1, #0
 8003a00:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8003a04:	f2a2 35ff 	subw	r5, r2, #1023	; 0x3ff
 8003a08:	bfb4      	ite	lt
 8003a0a:	f04f 34ff 	movlt.w	r4, #4294967295
 8003a0e:	2401      	movge	r4, #1
 8003a10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a14:	2d13      	cmp	r5, #19
 8003a16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a1a:	dc18      	bgt.n	8003a4e <llround+0x56>
 8003a1c:	2d00      	cmp	r5, #0
 8003a1e:	da05      	bge.n	8003a2c <llround+0x34>
 8003a20:	3501      	adds	r5, #1
 8003a22:	d144      	bne.n	8003aae <llround+0xb6>
 8003a24:	17e5      	asrs	r5, r4, #31
 8003a26:	4620      	mov	r0, r4
 8003a28:	4629      	mov	r1, r5
 8003a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a2c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003a30:	4128      	asrs	r0, r5
 8003a32:	4418      	add	r0, r3
 8003a34:	f1c5 0314 	rsb	r3, r5, #20
 8003a38:	fa20 f303 	lsr.w	r3, r0, r3
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	17e1      	asrs	r1, r4, #31
 8003a40:	4362      	muls	r2, r4
 8003a42:	fb03 2201 	mla	r2, r3, r1, r2
 8003a46:	fba4 4503 	umull	r4, r5, r4, r3
 8003a4a:	4415      	add	r5, r2
 8003a4c:	e7eb      	b.n	8003a26 <llround+0x2e>
 8003a4e:	2d3e      	cmp	r5, #62	; 0x3e
 8003a50:	d828      	bhi.n	8003aa4 <llround+0xac>
 8003a52:	f2a2 4713 	subw	r7, r2, #1043	; 0x413
 8003a56:	2d33      	cmp	r5, #51	; 0x33
 8003a58:	f1c7 0620 	rsb	r6, r7, #32
 8003a5c:	dd0a      	ble.n	8003a74 <llround+0x7c>
 8003a5e:	f2a2 4233 	subw	r2, r2, #1075	; 0x433
 8003a62:	4090      	lsls	r0, r2
 8003a64:	fa23 f606 	lsr.w	r6, r3, r6
 8003a68:	fa03 f202 	lsl.w	r2, r3, r2
 8003a6c:	40bb      	lsls	r3, r7
 8003a6e:	4303      	orrs	r3, r0
 8003a70:	4332      	orrs	r2, r6
 8003a72:	e7e4      	b.n	8003a3e <llround+0x46>
 8003a74:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003a78:	40f9      	lsrs	r1, r7
 8003a7a:	1808      	adds	r0, r1, r0
 8003a7c:	bf28      	it	cs
 8003a7e:	3301      	addcs	r3, #1
 8003a80:	f1a7 0220 	sub.w	r2, r7, #32
 8003a84:	2d14      	cmp	r5, #20
 8003a86:	f1c5 0134 	rsb	r1, r5, #52	; 0x34
 8003a8a:	fa03 f202 	lsl.w	r2, r3, r2
 8003a8e:	fa23 f606 	lsr.w	r6, r3, r6
 8003a92:	bf18      	it	ne
 8003a94:	40c8      	lsrne	r0, r1
 8003a96:	fa03 f307 	lsl.w	r3, r3, r7
 8003a9a:	bf08      	it	eq
 8003a9c:	2000      	moveq	r0, #0
 8003a9e:	4332      	orrs	r2, r6
 8003aa0:	4303      	orrs	r3, r0
 8003aa2:	e7cc      	b.n	8003a3e <llround+0x46>
 8003aa4:	f7fd f82e 	bl	8000b04 <__aeabi_d2lz>
 8003aa8:	4604      	mov	r4, r0
 8003aaa:	460d      	mov	r5, r1
 8003aac:	e7bb      	b.n	8003a26 <llround+0x2e>
 8003aae:	2400      	movs	r4, #0
 8003ab0:	2500      	movs	r5, #0
 8003ab2:	e7b8      	b.n	8003a26 <llround+0x2e>

08003ab4 <__libc_init_array>:
 8003ab4:	b570      	push	{r4, r5, r6, lr}
 8003ab6:	4d0d      	ldr	r5, [pc, #52]	; (8003aec <__libc_init_array+0x38>)
 8003ab8:	4c0d      	ldr	r4, [pc, #52]	; (8003af0 <__libc_init_array+0x3c>)
 8003aba:	1b64      	subs	r4, r4, r5
 8003abc:	10a4      	asrs	r4, r4, #2
 8003abe:	2600      	movs	r6, #0
 8003ac0:	42a6      	cmp	r6, r4
 8003ac2:	d109      	bne.n	8003ad8 <__libc_init_array+0x24>
 8003ac4:	4d0b      	ldr	r5, [pc, #44]	; (8003af4 <__libc_init_array+0x40>)
 8003ac6:	4c0c      	ldr	r4, [pc, #48]	; (8003af8 <__libc_init_array+0x44>)
 8003ac8:	f000 f820 	bl	8003b0c <_init>
 8003acc:	1b64      	subs	r4, r4, r5
 8003ace:	10a4      	asrs	r4, r4, #2
 8003ad0:	2600      	movs	r6, #0
 8003ad2:	42a6      	cmp	r6, r4
 8003ad4:	d105      	bne.n	8003ae2 <__libc_init_array+0x2e>
 8003ad6:	bd70      	pop	{r4, r5, r6, pc}
 8003ad8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003adc:	4798      	blx	r3
 8003ade:	3601      	adds	r6, #1
 8003ae0:	e7ee      	b.n	8003ac0 <__libc_init_array+0xc>
 8003ae2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ae6:	4798      	blx	r3
 8003ae8:	3601      	adds	r6, #1
 8003aea:	e7f2      	b.n	8003ad2 <__libc_init_array+0x1e>
 8003aec:	08003b5c 	.word	0x08003b5c
 8003af0:	08003b5c 	.word	0x08003b5c
 8003af4:	08003b5c 	.word	0x08003b5c
 8003af8:	08003b64 	.word	0x08003b64

08003afc <memset>:
 8003afc:	4402      	add	r2, r0
 8003afe:	4603      	mov	r3, r0
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d100      	bne.n	8003b06 <memset+0xa>
 8003b04:	4770      	bx	lr
 8003b06:	f803 1b01 	strb.w	r1, [r3], #1
 8003b0a:	e7f9      	b.n	8003b00 <memset+0x4>

08003b0c <_init>:
 8003b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b0e:	bf00      	nop
 8003b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b12:	bc08      	pop	{r3}
 8003b14:	469e      	mov	lr, r3
 8003b16:	4770      	bx	lr

08003b18 <_fini>:
 8003b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1a:	bf00      	nop
 8003b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b1e:	bc08      	pop	{r3}
 8003b20:	469e      	mov	lr, r3
 8003b22:	4770      	bx	lr
