Running: xsim.dir/Single_cycle_core_TB_VHDL_behav/xsimk.exe -simmode gui -wdb Single_cycle_core_TB_VHDL_behav.wdb -simrunnum 0 -socket 59543
Design successfully loaded
Design Loading Memory Usage: 6144 KB (Peak: 6144 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 7432 KB (Peak: 7432 KB)
Simulation CPU Usage: 31 ms
