
Lab_08.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a288  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00025f6c  0800a488  0800a488  0001a488  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080303f4  080303f4  000501ec  2**0
                  CONTENTS
  4 .ARM          00000008  080303f4  080303f4  000403f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080303fc  080303fc  000501ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080303fc  080303fc  000403fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08030400  08030400  00040400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08030404  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  200001ec  080305f0  000501ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  080305f0  0005033c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000501ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013faf  00000000  00000000  0005021a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030f2  00000000  00000000  000641c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001250  00000000  00000000  000672c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010a8  00000000  00000000  00068510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a173  00000000  00000000  000695b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017dd9  00000000  00000000  0009372b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fbe27  00000000  00000000  000ab504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a732b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f04  00000000  00000000  001a737c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001ec 	.word	0x200001ec
 800021c:	00000000 	.word	0x00000000
 8000220:	0800a470 	.word	0x0800a470

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f0 	.word	0x200001f0
 800023c:	0800a470 	.word	0x0800a470

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9ac 	b.w	80009d8 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468e      	mov	lr, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	d14d      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000716:	428a      	cmp	r2, r1
 8000718:	4694      	mov	ip, r2
 800071a:	d969      	bls.n	80007f0 <__udivmoddi4+0xe8>
 800071c:	fab2 f282 	clz	r2, r2
 8000720:	b152      	cbz	r2, 8000738 <__udivmoddi4+0x30>
 8000722:	fa01 f302 	lsl.w	r3, r1, r2
 8000726:	f1c2 0120 	rsb	r1, r2, #32
 800072a:	fa20 f101 	lsr.w	r1, r0, r1
 800072e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000732:	ea41 0e03 	orr.w	lr, r1, r3
 8000736:	4094      	lsls	r4, r2
 8000738:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800073c:	0c21      	lsrs	r1, r4, #16
 800073e:	fbbe f6f8 	udiv	r6, lr, r8
 8000742:	fa1f f78c 	uxth.w	r7, ip
 8000746:	fb08 e316 	mls	r3, r8, r6, lr
 800074a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800074e:	fb06 f107 	mul.w	r1, r6, r7
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f106 30ff 	add.w	r0, r6, #4294967295
 800075e:	f080 811f 	bcs.w	80009a0 <__udivmoddi4+0x298>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 811c 	bls.w	80009a0 <__udivmoddi4+0x298>
 8000768:	3e02      	subs	r6, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a5b      	subs	r3, r3, r1
 800076e:	b2a4      	uxth	r4, r4
 8000770:	fbb3 f0f8 	udiv	r0, r3, r8
 8000774:	fb08 3310 	mls	r3, r8, r0, r3
 8000778:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800077c:	fb00 f707 	mul.w	r7, r0, r7
 8000780:	42a7      	cmp	r7, r4
 8000782:	d90a      	bls.n	800079a <__udivmoddi4+0x92>
 8000784:	eb1c 0404 	adds.w	r4, ip, r4
 8000788:	f100 33ff 	add.w	r3, r0, #4294967295
 800078c:	f080 810a 	bcs.w	80009a4 <__udivmoddi4+0x29c>
 8000790:	42a7      	cmp	r7, r4
 8000792:	f240 8107 	bls.w	80009a4 <__udivmoddi4+0x29c>
 8000796:	4464      	add	r4, ip
 8000798:	3802      	subs	r0, #2
 800079a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800079e:	1be4      	subs	r4, r4, r7
 80007a0:	2600      	movs	r6, #0
 80007a2:	b11d      	cbz	r5, 80007ac <__udivmoddi4+0xa4>
 80007a4:	40d4      	lsrs	r4, r2
 80007a6:	2300      	movs	r3, #0
 80007a8:	e9c5 4300 	strd	r4, r3, [r5]
 80007ac:	4631      	mov	r1, r6
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d909      	bls.n	80007ca <__udivmoddi4+0xc2>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	f000 80ef 	beq.w	800099a <__udivmoddi4+0x292>
 80007bc:	2600      	movs	r6, #0
 80007be:	e9c5 0100 	strd	r0, r1, [r5]
 80007c2:	4630      	mov	r0, r6
 80007c4:	4631      	mov	r1, r6
 80007c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ca:	fab3 f683 	clz	r6, r3
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d14a      	bne.n	8000868 <__udivmoddi4+0x160>
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d302      	bcc.n	80007dc <__udivmoddi4+0xd4>
 80007d6:	4282      	cmp	r2, r0
 80007d8:	f200 80f9 	bhi.w	80009ce <__udivmoddi4+0x2c6>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb61 0303 	sbc.w	r3, r1, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	469e      	mov	lr, r3
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d0e0      	beq.n	80007ac <__udivmoddi4+0xa4>
 80007ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ee:	e7dd      	b.n	80007ac <__udivmoddi4+0xa4>
 80007f0:	b902      	cbnz	r2, 80007f4 <__udivmoddi4+0xec>
 80007f2:	deff      	udf	#255	; 0xff
 80007f4:	fab2 f282 	clz	r2, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	f040 8092 	bne.w	8000922 <__udivmoddi4+0x21a>
 80007fe:	eba1 010c 	sub.w	r1, r1, ip
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	2601      	movs	r6, #1
 800080c:	0c20      	lsrs	r0, r4, #16
 800080e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000812:	fb07 1113 	mls	r1, r7, r3, r1
 8000816:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800081a:	fb0e f003 	mul.w	r0, lr, r3
 800081e:	4288      	cmp	r0, r1
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x12c>
 8000822:	eb1c 0101 	adds.w	r1, ip, r1
 8000826:	f103 38ff 	add.w	r8, r3, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x12a>
 800082c:	4288      	cmp	r0, r1
 800082e:	f200 80cb 	bhi.w	80009c8 <__udivmoddi4+0x2c0>
 8000832:	4643      	mov	r3, r8
 8000834:	1a09      	subs	r1, r1, r0
 8000836:	b2a4      	uxth	r4, r4
 8000838:	fbb1 f0f7 	udiv	r0, r1, r7
 800083c:	fb07 1110 	mls	r1, r7, r0, r1
 8000840:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000844:	fb0e fe00 	mul.w	lr, lr, r0
 8000848:	45a6      	cmp	lr, r4
 800084a:	d908      	bls.n	800085e <__udivmoddi4+0x156>
 800084c:	eb1c 0404 	adds.w	r4, ip, r4
 8000850:	f100 31ff 	add.w	r1, r0, #4294967295
 8000854:	d202      	bcs.n	800085c <__udivmoddi4+0x154>
 8000856:	45a6      	cmp	lr, r4
 8000858:	f200 80bb 	bhi.w	80009d2 <__udivmoddi4+0x2ca>
 800085c:	4608      	mov	r0, r1
 800085e:	eba4 040e 	sub.w	r4, r4, lr
 8000862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000866:	e79c      	b.n	80007a2 <__udivmoddi4+0x9a>
 8000868:	f1c6 0720 	rsb	r7, r6, #32
 800086c:	40b3      	lsls	r3, r6
 800086e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000872:	ea4c 0c03 	orr.w	ip, ip, r3
 8000876:	fa20 f407 	lsr.w	r4, r0, r7
 800087a:	fa01 f306 	lsl.w	r3, r1, r6
 800087e:	431c      	orrs	r4, r3
 8000880:	40f9      	lsrs	r1, r7
 8000882:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000886:	fa00 f306 	lsl.w	r3, r0, r6
 800088a:	fbb1 f8f9 	udiv	r8, r1, r9
 800088e:	0c20      	lsrs	r0, r4, #16
 8000890:	fa1f fe8c 	uxth.w	lr, ip
 8000894:	fb09 1118 	mls	r1, r9, r8, r1
 8000898:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089c:	fb08 f00e 	mul.w	r0, r8, lr
 80008a0:	4288      	cmp	r0, r1
 80008a2:	fa02 f206 	lsl.w	r2, r2, r6
 80008a6:	d90b      	bls.n	80008c0 <__udivmoddi4+0x1b8>
 80008a8:	eb1c 0101 	adds.w	r1, ip, r1
 80008ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80008b0:	f080 8088 	bcs.w	80009c4 <__udivmoddi4+0x2bc>
 80008b4:	4288      	cmp	r0, r1
 80008b6:	f240 8085 	bls.w	80009c4 <__udivmoddi4+0x2bc>
 80008ba:	f1a8 0802 	sub.w	r8, r8, #2
 80008be:	4461      	add	r1, ip
 80008c0:	1a09      	subs	r1, r1, r0
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008c8:	fb09 1110 	mls	r1, r9, r0, r1
 80008cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008d4:	458e      	cmp	lr, r1
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x1e2>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80008e0:	d26c      	bcs.n	80009bc <__udivmoddi4+0x2b4>
 80008e2:	458e      	cmp	lr, r1
 80008e4:	d96a      	bls.n	80009bc <__udivmoddi4+0x2b4>
 80008e6:	3802      	subs	r0, #2
 80008e8:	4461      	add	r1, ip
 80008ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ee:	fba0 9402 	umull	r9, r4, r0, r2
 80008f2:	eba1 010e 	sub.w	r1, r1, lr
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	46c8      	mov	r8, r9
 80008fa:	46a6      	mov	lr, r4
 80008fc:	d356      	bcc.n	80009ac <__udivmoddi4+0x2a4>
 80008fe:	d053      	beq.n	80009a8 <__udivmoddi4+0x2a0>
 8000900:	b15d      	cbz	r5, 800091a <__udivmoddi4+0x212>
 8000902:	ebb3 0208 	subs.w	r2, r3, r8
 8000906:	eb61 010e 	sbc.w	r1, r1, lr
 800090a:	fa01 f707 	lsl.w	r7, r1, r7
 800090e:	fa22 f306 	lsr.w	r3, r2, r6
 8000912:	40f1      	lsrs	r1, r6
 8000914:	431f      	orrs	r7, r3
 8000916:	e9c5 7100 	strd	r7, r1, [r5]
 800091a:	2600      	movs	r6, #0
 800091c:	4631      	mov	r1, r6
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	f1c2 0320 	rsb	r3, r2, #32
 8000926:	40d8      	lsrs	r0, r3
 8000928:	fa0c fc02 	lsl.w	ip, ip, r2
 800092c:	fa21 f303 	lsr.w	r3, r1, r3
 8000930:	4091      	lsls	r1, r2
 8000932:	4301      	orrs	r1, r0
 8000934:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000938:	fa1f fe8c 	uxth.w	lr, ip
 800093c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000940:	fb07 3610 	mls	r6, r7, r0, r3
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800094a:	fb00 f60e 	mul.w	r6, r0, lr
 800094e:	429e      	cmp	r6, r3
 8000950:	fa04 f402 	lsl.w	r4, r4, r2
 8000954:	d908      	bls.n	8000968 <__udivmoddi4+0x260>
 8000956:	eb1c 0303 	adds.w	r3, ip, r3
 800095a:	f100 38ff 	add.w	r8, r0, #4294967295
 800095e:	d22f      	bcs.n	80009c0 <__udivmoddi4+0x2b8>
 8000960:	429e      	cmp	r6, r3
 8000962:	d92d      	bls.n	80009c0 <__udivmoddi4+0x2b8>
 8000964:	3802      	subs	r0, #2
 8000966:	4463      	add	r3, ip
 8000968:	1b9b      	subs	r3, r3, r6
 800096a:	b289      	uxth	r1, r1
 800096c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000970:	fb07 3316 	mls	r3, r7, r6, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb06 f30e 	mul.w	r3, r6, lr
 800097c:	428b      	cmp	r3, r1
 800097e:	d908      	bls.n	8000992 <__udivmoddi4+0x28a>
 8000980:	eb1c 0101 	adds.w	r1, ip, r1
 8000984:	f106 38ff 	add.w	r8, r6, #4294967295
 8000988:	d216      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 800098a:	428b      	cmp	r3, r1
 800098c:	d914      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800098e:	3e02      	subs	r6, #2
 8000990:	4461      	add	r1, ip
 8000992:	1ac9      	subs	r1, r1, r3
 8000994:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000998:	e738      	b.n	800080c <__udivmoddi4+0x104>
 800099a:	462e      	mov	r6, r5
 800099c:	4628      	mov	r0, r5
 800099e:	e705      	b.n	80007ac <__udivmoddi4+0xa4>
 80009a0:	4606      	mov	r6, r0
 80009a2:	e6e3      	b.n	800076c <__udivmoddi4+0x64>
 80009a4:	4618      	mov	r0, r3
 80009a6:	e6f8      	b.n	800079a <__udivmoddi4+0x92>
 80009a8:	454b      	cmp	r3, r9
 80009aa:	d2a9      	bcs.n	8000900 <__udivmoddi4+0x1f8>
 80009ac:	ebb9 0802 	subs.w	r8, r9, r2
 80009b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009b4:	3801      	subs	r0, #1
 80009b6:	e7a3      	b.n	8000900 <__udivmoddi4+0x1f8>
 80009b8:	4646      	mov	r6, r8
 80009ba:	e7ea      	b.n	8000992 <__udivmoddi4+0x28a>
 80009bc:	4620      	mov	r0, r4
 80009be:	e794      	b.n	80008ea <__udivmoddi4+0x1e2>
 80009c0:	4640      	mov	r0, r8
 80009c2:	e7d1      	b.n	8000968 <__udivmoddi4+0x260>
 80009c4:	46d0      	mov	r8, sl
 80009c6:	e77b      	b.n	80008c0 <__udivmoddi4+0x1b8>
 80009c8:	3b02      	subs	r3, #2
 80009ca:	4461      	add	r1, ip
 80009cc:	e732      	b.n	8000834 <__udivmoddi4+0x12c>
 80009ce:	4630      	mov	r0, r6
 80009d0:	e709      	b.n	80007e6 <__udivmoddi4+0xde>
 80009d2:	4464      	add	r4, ip
 80009d4:	3802      	subs	r0, #2
 80009d6:	e742      	b.n	800085e <__udivmoddi4+0x156>

080009d8 <__aeabi_idiv0>:
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <ILI9341_Draw_Filled_Circle>:
    }
}

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 80009dc:	b590      	push	{r4, r7, lr}
 80009de:	b08b      	sub	sp, #44	; 0x2c
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4604      	mov	r4, r0
 80009e4:	4608      	mov	r0, r1
 80009e6:	4611      	mov	r1, r2
 80009e8:	461a      	mov	r2, r3
 80009ea:	4623      	mov	r3, r4
 80009ec:	80fb      	strh	r3, [r7, #6]
 80009ee:	4603      	mov	r3, r0
 80009f0:	80bb      	strh	r3, [r7, #4]
 80009f2:	460b      	mov	r3, r1
 80009f4:	807b      	strh	r3, [r7, #2]
 80009f6:	4613      	mov	r3, r2
 80009f8:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 80009fa:	887b      	ldrh	r3, [r7, #2]
 80009fc:	627b      	str	r3, [r7, #36]	; 0x24
    int y = 0;
 80009fe:	2300      	movs	r3, #0
 8000a00:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 8000a02:	887b      	ldrh	r3, [r7, #2]
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	f1c3 0301 	rsb	r3, r3, #1
 8000a0a:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	617b      	str	r3, [r7, #20]

    while (x >= y)
 8000a14:	e061      	b.n	8000ada <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 8000a16:	88fa      	ldrh	r2, [r7, #6]
 8000a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a1a:	1ad3      	subs	r3, r2, r3
 8000a1c:	613b      	str	r3, [r7, #16]
 8000a1e:	e018      	b.n	8000a52 <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	b298      	uxth	r0, r3
 8000a24:	6a3b      	ldr	r3, [r7, #32]
 8000a26:	b29a      	uxth	r2, r3
 8000a28:	88bb      	ldrh	r3, [r7, #4]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	b29b      	uxth	r3, r3
 8000a2e:	883a      	ldrh	r2, [r7, #0]
 8000a30:	4619      	mov	r1, r3
 8000a32:	f000 fe33 	bl	800169c <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	b298      	uxth	r0, r3
 8000a3a:	6a3b      	ldr	r3, [r7, #32]
 8000a3c:	b29b      	uxth	r3, r3
 8000a3e:	88ba      	ldrh	r2, [r7, #4]
 8000a40:	1ad3      	subs	r3, r2, r3
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	883a      	ldrh	r2, [r7, #0]
 8000a46:	4619      	mov	r1, r3
 8000a48:	f000 fe28 	bl	800169c <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 8000a4c:	693b      	ldr	r3, [r7, #16]
 8000a4e:	3301      	adds	r3, #1
 8000a50:	613b      	str	r3, [r7, #16]
 8000a52:	88fa      	ldrh	r2, [r7, #6]
 8000a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a56:	4413      	add	r3, r2
 8000a58:	693a      	ldr	r2, [r7, #16]
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	dde0      	ble.n	8000a20 <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 8000a5e:	88fa      	ldrh	r2, [r7, #6]
 8000a60:	6a3b      	ldr	r3, [r7, #32]
 8000a62:	1ad3      	subs	r3, r2, r3
 8000a64:	60fb      	str	r3, [r7, #12]
 8000a66:	e018      	b.n	8000a9a <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	b298      	uxth	r0, r3
 8000a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a6e:	b29a      	uxth	r2, r3
 8000a70:	88bb      	ldrh	r3, [r7, #4]
 8000a72:	4413      	add	r3, r2
 8000a74:	b29b      	uxth	r3, r3
 8000a76:	883a      	ldrh	r2, [r7, #0]
 8000a78:	4619      	mov	r1, r3
 8000a7a:	f000 fe0f 	bl	800169c <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	b298      	uxth	r0, r3
 8000a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a84:	b29b      	uxth	r3, r3
 8000a86:	88ba      	ldrh	r2, [r7, #4]
 8000a88:	1ad3      	subs	r3, r2, r3
 8000a8a:	b29b      	uxth	r3, r3
 8000a8c:	883a      	ldrh	r2, [r7, #0]
 8000a8e:	4619      	mov	r1, r3
 8000a90:	f000 fe04 	bl	800169c <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	3301      	adds	r3, #1
 8000a98:	60fb      	str	r3, [r7, #12]
 8000a9a:	88fa      	ldrh	r2, [r7, #6]
 8000a9c:	6a3b      	ldr	r3, [r7, #32]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	68fa      	ldr	r2, [r7, #12]
 8000aa2:	429a      	cmp	r2, r3
 8000aa4:	dde0      	ble.n	8000a68 <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 8000aa6:	6a3b      	ldr	r3, [r7, #32]
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 8000aac:	697a      	ldr	r2, [r7, #20]
 8000aae:	69bb      	ldr	r3, [r7, #24]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	617b      	str	r3, [r7, #20]
        yChange += 2;
 8000ab4:	69bb      	ldr	r3, [r7, #24]
 8000ab6:	3302      	adds	r3, #2
 8000ab8:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	005a      	lsls	r2, r3, #1
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	dd09      	ble.n	8000ada <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 8000ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac8:	3b01      	subs	r3, #1
 8000aca:	627b      	str	r3, [r7, #36]	; 0x24
            radiusError += xChange;
 8000acc:	697a      	ldr	r2, [r7, #20]
 8000ace:	69fb      	ldr	r3, [r7, #28]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	617b      	str	r3, [r7, #20]
            xChange += 2;
 8000ad4:	69fb      	ldr	r3, [r7, #28]
 8000ad6:	3302      	adds	r3, #2
 8000ad8:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 8000ada:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000adc:	6a3b      	ldr	r3, [r7, #32]
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	da99      	bge.n	8000a16 <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 8000ae2:	bf00      	nop
 8000ae4:	bf00      	nop
 8000ae6:	372c      	adds	r7, #44	; 0x2c
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd90      	pop	{r4, r7, pc}

08000aec <ILI9341_Draw_Filled_Rectangle_Coord>:
	
}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8000aec:	b590      	push	{r4, r7, lr}
 8000aee:	b089      	sub	sp, #36	; 0x24
 8000af0:	af02      	add	r7, sp, #8
 8000af2:	4604      	mov	r4, r0
 8000af4:	4608      	mov	r0, r1
 8000af6:	4611      	mov	r1, r2
 8000af8:	461a      	mov	r2, r3
 8000afa:	4623      	mov	r3, r4
 8000afc:	80fb      	strh	r3, [r7, #6]
 8000afe:	4603      	mov	r3, r0
 8000b00:	80bb      	strh	r3, [r7, #4]
 8000b02:	460b      	mov	r3, r1
 8000b04:	807b      	strh	r3, [r7, #2]
 8000b06:	4613      	mov	r3, r2
 8000b08:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 8000b12:	2300      	movs	r3, #0
 8000b14:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8000b16:	2300      	movs	r3, #0
 8000b18:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 8000b22:	2300      	movs	r3, #0
 8000b24:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 8000b26:	887a      	ldrh	r2, [r7, #2]
 8000b28:	88fb      	ldrh	r3, [r7, #6]
 8000b2a:	1ad3      	subs	r3, r2, r3
 8000b2c:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8000b2e:	68bb      	ldr	r3, [r7, #8]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	da01      	bge.n	8000b38 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 8000b34:	2301      	movs	r3, #1
 8000b36:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 8000b3c:	883a      	ldrh	r2, [r7, #0]
 8000b3e:	88bb      	ldrh	r3, [r7, #4]
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	da01      	bge.n	8000b4e <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 8000b4e:	7cfb      	ldrb	r3, [r7, #19]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d106      	bne.n	8000b62 <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 8000b54:	887a      	ldrh	r2, [r7, #2]
 8000b56:	88fb      	ldrh	r3, [r7, #6]
 8000b58:	1ad3      	subs	r3, r2, r3
 8000b5a:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 8000b5c:	88fb      	ldrh	r3, [r7, #6]
 8000b5e:	823b      	strh	r3, [r7, #16]
 8000b60:	e005      	b.n	8000b6e <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 8000b62:	88fa      	ldrh	r2, [r7, #6]
 8000b64:	887b      	ldrh	r3, [r7, #2]
 8000b66:	1ad3      	subs	r3, r2, r3
 8000b68:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 8000b6a:	887b      	ldrh	r3, [r7, #2]
 8000b6c:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 8000b6e:	7cbb      	ldrb	r3, [r7, #18]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d106      	bne.n	8000b82 <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 8000b74:	883a      	ldrh	r2, [r7, #0]
 8000b76:	88bb      	ldrh	r3, [r7, #4]
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 8000b7c:	88bb      	ldrh	r3, [r7, #4]
 8000b7e:	81fb      	strh	r3, [r7, #14]
 8000b80:	e005      	b.n	8000b8e <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 8000b82:	88ba      	ldrh	r2, [r7, #4]
 8000b84:	883b      	ldrh	r3, [r7, #0]
 8000b86:	1ad3      	subs	r3, r2, r3
 8000b88:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 8000b8a:	883b      	ldrh	r3, [r7, #0]
 8000b8c:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 8000b8e:	8abc      	ldrh	r4, [r7, #20]
 8000b90:	8afa      	ldrh	r2, [r7, #22]
 8000b92:	89f9      	ldrh	r1, [r7, #14]
 8000b94:	8a38      	ldrh	r0, [r7, #16]
 8000b96:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000b98:	9300      	str	r3, [sp, #0]
 8000b9a:	4623      	mov	r3, r4
 8000b9c:	f000 fe58 	bl	8001850 <ILI9341_Draw_Rectangle>
}
 8000ba0:	bf00      	nop
 8000ba2:	371c      	adds	r7, #28
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd90      	pop	{r4, r7, pc}

08000ba8 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8000ba8:	b590      	push	{r4, r7, lr}
 8000baa:	b089      	sub	sp, #36	; 0x24
 8000bac:	af02      	add	r7, sp, #8
 8000bae:	4604      	mov	r4, r0
 8000bb0:	4608      	mov	r0, r1
 8000bb2:	4611      	mov	r1, r2
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4623      	mov	r3, r4
 8000bb8:	71fb      	strb	r3, [r7, #7]
 8000bba:	4603      	mov	r3, r0
 8000bbc:	71bb      	strb	r3, [r7, #6]
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	717b      	strb	r3, [r7, #5]
 8000bc2:	4613      	mov	r3, r2
 8000bc4:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8000bc6:	79fb      	ldrb	r3, [r7, #7]
 8000bc8:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 8000bca:	7dfb      	ldrb	r3, [r7, #23]
 8000bcc:	2b1f      	cmp	r3, #31
 8000bce:	d802      	bhi.n	8000bd6 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	71fb      	strb	r3, [r7, #7]
 8000bd4:	e002      	b.n	8000bdc <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8000bd6:	7dfb      	ldrb	r3, [r7, #23]
 8000bd8:	3b20      	subs	r3, #32
 8000bda:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000bdc:	2300      	movs	r3, #0
 8000bde:	753b      	strb	r3, [r7, #20]
 8000be0:	e012      	b.n	8000c08 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8000be2:	7dfa      	ldrb	r2, [r7, #23]
 8000be4:	7d38      	ldrb	r0, [r7, #20]
 8000be6:	7d39      	ldrb	r1, [r7, #20]
 8000be8:	4c3b      	ldr	r4, [pc, #236]	; (8000cd8 <ILI9341_Draw_Char+0x130>)
 8000bea:	4613      	mov	r3, r2
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	4413      	add	r3, r2
 8000bf0:	005b      	lsls	r3, r3, #1
 8000bf2:	4423      	add	r3, r4
 8000bf4:	4403      	add	r3, r0
 8000bf6:	781a      	ldrb	r2, [r3, #0]
 8000bf8:	f101 0318 	add.w	r3, r1, #24
 8000bfc:	443b      	add	r3, r7
 8000bfe:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8000c02:	7d3b      	ldrb	r3, [r7, #20]
 8000c04:	3301      	adds	r3, #1
 8000c06:	753b      	strb	r3, [r7, #20]
 8000c08:	7d3b      	ldrb	r3, [r7, #20]
 8000c0a:	2b05      	cmp	r3, #5
 8000c0c:	d9e9      	bls.n	8000be2 <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8000c0e:	79bb      	ldrb	r3, [r7, #6]
 8000c10:	b298      	uxth	r0, r3
 8000c12:	797b      	ldrb	r3, [r7, #5]
 8000c14:	b299      	uxth	r1, r3
 8000c16:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c18:	461a      	mov	r2, r3
 8000c1a:	0052      	lsls	r2, r2, #1
 8000c1c:	4413      	add	r3, r2
 8000c1e:	005b      	lsls	r3, r3, #1
 8000c20:	b29a      	uxth	r2, r3
 8000c22:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c24:	00db      	lsls	r3, r3, #3
 8000c26:	b29c      	uxth	r4, r3
 8000c28:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000c2a:	9300      	str	r3, [sp, #0]
 8000c2c:	4623      	mov	r3, r4
 8000c2e:	f000 fe0f 	bl	8001850 <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000c32:	2300      	movs	r3, #0
 8000c34:	757b      	strb	r3, [r7, #21]
 8000c36:	e047      	b.n	8000cc8 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8000c38:	2300      	movs	r3, #0
 8000c3a:	75bb      	strb	r3, [r7, #22]
 8000c3c:	e03e      	b.n	8000cbc <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 8000c3e:	7d7b      	ldrb	r3, [r7, #21]
 8000c40:	3318      	adds	r3, #24
 8000c42:	443b      	add	r3, r7
 8000c44:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000c48:	461a      	mov	r2, r3
 8000c4a:	7dbb      	ldrb	r3, [r7, #22]
 8000c4c:	fa42 f303 	asr.w	r3, r2, r3
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d02e      	beq.n	8000cb6 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8000c58:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d110      	bne.n	8000c80 <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8000c5e:	79bb      	ldrb	r3, [r7, #6]
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	7d7b      	ldrb	r3, [r7, #21]
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	4413      	add	r3, r2
 8000c68:	b298      	uxth	r0, r3
 8000c6a:	797b      	ldrb	r3, [r7, #5]
 8000c6c:	b29a      	uxth	r2, r3
 8000c6e:	7dbb      	ldrb	r3, [r7, #22]
 8000c70:	b29b      	uxth	r3, r3
 8000c72:	4413      	add	r3, r2
 8000c74:	b29b      	uxth	r3, r3
 8000c76:	887a      	ldrh	r2, [r7, #2]
 8000c78:	4619      	mov	r1, r3
 8000c7a:	f000 fd0f 	bl	800169c <ILI9341_Draw_Pixel>
 8000c7e:	e01a      	b.n	8000cb6 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8000c80:	79bb      	ldrb	r3, [r7, #6]
 8000c82:	b29a      	uxth	r2, r3
 8000c84:	7d7b      	ldrb	r3, [r7, #21]
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8000c8a:	fb11 f303 	smulbb	r3, r1, r3
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	4413      	add	r3, r2
 8000c92:	b298      	uxth	r0, r3
 8000c94:	797b      	ldrb	r3, [r7, #5]
 8000c96:	b29a      	uxth	r2, r3
 8000c98:	7dbb      	ldrb	r3, [r7, #22]
 8000c9a:	b29b      	uxth	r3, r3
 8000c9c:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8000c9e:	fb11 f303 	smulbb	r3, r1, r3
 8000ca2:	b29b      	uxth	r3, r3
 8000ca4:	4413      	add	r3, r2
 8000ca6:	b299      	uxth	r1, r3
 8000ca8:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8000caa:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000cac:	887b      	ldrh	r3, [r7, #2]
 8000cae:	9300      	str	r3, [sp, #0]
 8000cb0:	4623      	mov	r3, r4
 8000cb2:	f000 fdcd 	bl	8001850 <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8000cb6:	7dbb      	ldrb	r3, [r7, #22]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	75bb      	strb	r3, [r7, #22]
 8000cbc:	7dbb      	ldrb	r3, [r7, #22]
 8000cbe:	2b07      	cmp	r3, #7
 8000cc0:	d9bd      	bls.n	8000c3e <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8000cc2:	7d7b      	ldrb	r3, [r7, #21]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	757b      	strb	r3, [r7, #21]
 8000cc8:	7d7b      	ldrb	r3, [r7, #21]
 8000cca:	2b05      	cmp	r3, #5
 8000ccc:	d9b4      	bls.n	8000c38 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 8000cce:	bf00      	nop
 8000cd0:	bf00      	nop
 8000cd2:	371c      	adds	r7, #28
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd90      	pop	{r4, r7, pc}
 8000cd8:	0800a4fc 	.word	0x0800a4fc

08000cdc <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8000cdc:	b590      	push	{r4, r7, lr}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af02      	add	r7, sp, #8
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	4608      	mov	r0, r1
 8000ce6:	4611      	mov	r1, r2
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4603      	mov	r3, r0
 8000cec:	70fb      	strb	r3, [r7, #3]
 8000cee:	460b      	mov	r3, r1
 8000cf0:	70bb      	strb	r3, [r7, #2]
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8000cf6:	e017      	b.n	8000d28 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	1c5a      	adds	r2, r3, #1
 8000cfc:	607a      	str	r2, [r7, #4]
 8000cfe:	7818      	ldrb	r0, [r3, #0]
 8000d00:	883c      	ldrh	r4, [r7, #0]
 8000d02:	78ba      	ldrb	r2, [r7, #2]
 8000d04:	78f9      	ldrb	r1, [r7, #3]
 8000d06:	8bbb      	ldrh	r3, [r7, #28]
 8000d08:	9301      	str	r3, [sp, #4]
 8000d0a:	8b3b      	ldrh	r3, [r7, #24]
 8000d0c:	9300      	str	r3, [sp, #0]
 8000d0e:	4623      	mov	r3, r4
 8000d10:	f7ff ff4a 	bl	8000ba8 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8000d14:	8b3b      	ldrh	r3, [r7, #24]
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	461a      	mov	r2, r3
 8000d1a:	0052      	lsls	r2, r2, #1
 8000d1c:	4413      	add	r3, r2
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	b2da      	uxtb	r2, r3
 8000d22:	78fb      	ldrb	r3, [r7, #3]
 8000d24:	4413      	add	r3, r2
 8000d26:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d1e3      	bne.n	8000cf8 <ILI9341_Draw_Text+0x1c>
    }
}
 8000d30:	bf00      	nop
 8000d32:	bf00      	nop
 8000d34:	370c      	adds	r7, #12
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd90      	pop	{r4, r7, pc}
	...

08000d3c <ILI9341_Draw_Image>:

/*Draws a full screen picture from flash. Image converted from RGB .jpeg/other to C array using online converter*/
//USING CONVERTER: http://www.digole.com/tools/PicturetoC_Hex_converter.php
//65K colour (2Bytes / Pixel)
void ILI9341_Draw_Image(const char* Image_Array, uint8_t Orientation)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8000d48:	f5a3 730b 	sub.w	r3, r3, #556	; 0x22c
 8000d4c:	6018      	str	r0, [r3, #0]
 8000d4e:	460a      	mov	r2, r1
 8000d50:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8000d54:	f2a3 232d 	subw	r3, r3, #557	; 0x22d
 8000d58:	701a      	strb	r2, [r3, #0]
	if(Orientation == SCREEN_HORIZONTAL_1)
 8000d5a:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8000d5e:	f2a3 232d 	subw	r3, r3, #557	; 0x22d
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d15e      	bne.n	8000e26 <ILI9341_Draw_Image+0xea>
	{
		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_1);
 8000d68:	2001      	movs	r0, #1
 8000d6a:	f000 fa67 	bl	800123c <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_WIDTH,ILI9341_SCREEN_HEIGHT);
 8000d6e:	23f0      	movs	r3, #240	; 0xf0
 8000d70:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000d74:	2100      	movs	r1, #0
 8000d76:	2000      	movs	r0, #0
 8000d78:	f000 f9f6 	bl	8001168 <ILI9341_Set_Address>
			
		HAL_GPIO_WritePin(GPIOC, DC_Pin, GPIO_PIN_SET);	
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d82:	48c4      	ldr	r0, [pc, #784]	; (8001094 <ILI9341_Draw_Image+0x358>)
 8000d84:	f002 fab4 	bl	80032f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_RESET);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d8e:	48c1      	ldr	r0, [pc, #772]	; (8001094 <ILI9341_Draw_Image+0x358>)
 8000d90:	f002 faae 	bl	80032f0 <HAL_GPIO_WritePin>
		
		unsigned char Temp_small_buffer[BURST_MAX_SIZE];
		uint32_t counter = 0;
 8000d94:	2300      	movs	r3, #0
 8000d96:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 8000da0:	e035      	b.n	8000e0e <ILI9341_Draw_Image+0xd2>
		{			
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8000da2:	2300      	movs	r3, #0
 8000da4:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 8000da8:	e019      	b.n	8000dde <ILI9341_Draw_Image+0xa2>
				{
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 8000daa:	f8d7 222c 	ldr.w	r2, [r7, #556]	; 0x22c
 8000dae:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8000db2:	4413      	add	r3, r2
 8000db4:	f507 720c 	add.w	r2, r7, #560	; 0x230
 8000db8:	f5a2 720b 	sub.w	r2, r2, #556	; 0x22c
 8000dbc:	6812      	ldr	r2, [r2, #0]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	7819      	ldrb	r1, [r3, #0]
 8000dc2:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8000dc6:	f5a3 7209 	sub.w	r2, r3, #548	; 0x224
 8000dca:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8000dce:	4413      	add	r3, r2
 8000dd0:	460a      	mov	r2, r1
 8000dd2:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8000dd4:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8000dd8:	3301      	adds	r3, #1
 8000dda:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 8000dde:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
 8000de2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000de6:	d3e0      	bcc.n	8000daa <ILI9341_Draw_Image+0x6e>
				}						
				HAL_SPI_Transmit(&hspi5, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);	
 8000de8:	f107 010c 	add.w	r1, r7, #12
 8000dec:	230a      	movs	r3, #10
 8000dee:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000df2:	48a9      	ldr	r0, [pc, #676]	; (8001098 <ILI9341_Draw_Image+0x35c>)
 8000df4:	f004 f9c1 	bl	800517a <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 8000df8:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8000dfc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000e00:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000e04:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8000e08:	3301      	adds	r3, #1
 8000e0a:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 8000e0e:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8000e12:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8000e16:	d9c4      	bls.n	8000da2 <ILI9341_Draw_Image+0x66>
		}
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e1e:	489d      	ldr	r0, [pc, #628]	; (8001094 <ILI9341_Draw_Image+0x358>)
 8000e20:	f002 fa66 	bl	80032f0 <HAL_GPIO_WritePin>
				HAL_SPI_Transmit(&hspi5, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);	
				counter += BURST_MAX_SIZE;			
		}
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
	}
}
 8000e24:	e130      	b.n	8001088 <ILI9341_Draw_Image+0x34c>
	else if(Orientation == SCREEN_HORIZONTAL_2)
 8000e26:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8000e2a:	f2a3 232d 	subw	r3, r3, #557	; 0x22d
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	2b03      	cmp	r3, #3
 8000e32:	d15e      	bne.n	8000ef2 <ILI9341_Draw_Image+0x1b6>
		ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000e34:	2003      	movs	r0, #3
 8000e36:	f000 fa01 	bl	800123c <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_WIDTH,ILI9341_SCREEN_HEIGHT);
 8000e3a:	23f0      	movs	r3, #240	; 0xf0
 8000e3c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000e40:	2100      	movs	r1, #0
 8000e42:	2000      	movs	r0, #0
 8000e44:	f000 f990 	bl	8001168 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(GPIOC, DC_Pin, GPIO_PIN_SET);	
 8000e48:	2201      	movs	r2, #1
 8000e4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e4e:	4891      	ldr	r0, [pc, #580]	; (8001094 <ILI9341_Draw_Image+0x358>)
 8000e50:	f002 fa4e 	bl	80032f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_RESET);
 8000e54:	2200      	movs	r2, #0
 8000e56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e5a:	488e      	ldr	r0, [pc, #568]	; (8001094 <ILI9341_Draw_Image+0x358>)
 8000e5c:	f002 fa48 	bl	80032f0 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 8000e60:	2300      	movs	r3, #0
 8000e62:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000e66:	2300      	movs	r3, #0
 8000e68:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8000e6c:	e035      	b.n	8000eda <ILI9341_Draw_Image+0x19e>
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8000e6e:	2300      	movs	r3, #0
 8000e70:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8000e74:	e019      	b.n	8000eaa <ILI9341_Draw_Image+0x16e>
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 8000e76:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 8000e7a:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8000e7e:	4413      	add	r3, r2
 8000e80:	f507 720c 	add.w	r2, r7, #560	; 0x230
 8000e84:	f5a2 720b 	sub.w	r2, r2, #556	; 0x22c
 8000e88:	6812      	ldr	r2, [r2, #0]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	7819      	ldrb	r1, [r3, #0]
 8000e8e:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8000e92:	f5a3 7209 	sub.w	r2, r3, #548	; 0x224
 8000e96:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8000e9a:	4413      	add	r3, r2
 8000e9c:	460a      	mov	r2, r1
 8000e9e:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8000ea0:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8000eaa:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8000eae:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000eb2:	d3e0      	bcc.n	8000e76 <ILI9341_Draw_Image+0x13a>
				HAL_SPI_Transmit(&hspi5, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);	
 8000eb4:	f107 010c 	add.w	r1, r7, #12
 8000eb8:	230a      	movs	r3, #10
 8000eba:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000ebe:	4876      	ldr	r0, [pc, #472]	; (8001098 <ILI9341_Draw_Image+0x35c>)
 8000ec0:	f004 f95b 	bl	800517a <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 8000ec4:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8000ec8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000ecc:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000ed0:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 8000eda:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 8000ede:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8000ee2:	d9c4      	bls.n	8000e6e <ILI9341_Draw_Image+0x132>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eea:	486a      	ldr	r0, [pc, #424]	; (8001094 <ILI9341_Draw_Image+0x358>)
 8000eec:	f002 fa00 	bl	80032f0 <HAL_GPIO_WritePin>
}
 8000ef0:	e0ca      	b.n	8001088 <ILI9341_Draw_Image+0x34c>
	else if(Orientation == SCREEN_VERTICAL_2)
 8000ef2:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8000ef6:	f2a3 232d 	subw	r3, r3, #557	; 0x22d
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d15e      	bne.n	8000fbe <ILI9341_Draw_Image+0x282>
		ILI9341_Set_Rotation(SCREEN_VERTICAL_2);
 8000f00:	2002      	movs	r0, #2
 8000f02:	f000 f99b 	bl	800123c <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_HEIGHT,ILI9341_SCREEN_WIDTH);
 8000f06:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000f0a:	22f0      	movs	r2, #240	; 0xf0
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	2000      	movs	r0, #0
 8000f10:	f000 f92a 	bl	8001168 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(GPIOC, DC_Pin, GPIO_PIN_SET);	
 8000f14:	2201      	movs	r2, #1
 8000f16:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f1a:	485e      	ldr	r0, [pc, #376]	; (8001094 <ILI9341_Draw_Image+0x358>)
 8000f1c:	f002 f9e8 	bl	80032f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f26:	485b      	ldr	r0, [pc, #364]	; (8001094 <ILI9341_Draw_Image+0x358>)
 8000f28:	f002 f9e2 	bl	80032f0 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000f32:	2300      	movs	r3, #0
 8000f34:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8000f38:	e035      	b.n	8000fa6 <ILI9341_Draw_Image+0x26a>
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 8000f40:	e019      	b.n	8000f76 <ILI9341_Draw_Image+0x23a>
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 8000f42:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 8000f46:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8000f4a:	4413      	add	r3, r2
 8000f4c:	f507 720c 	add.w	r2, r7, #560	; 0x230
 8000f50:	f5a2 720b 	sub.w	r2, r2, #556	; 0x22c
 8000f54:	6812      	ldr	r2, [r2, #0]
 8000f56:	4413      	add	r3, r2
 8000f58:	7819      	ldrb	r1, [r3, #0]
 8000f5a:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8000f5e:	f5a3 7209 	sub.w	r2, r3, #548	; 0x224
 8000f62:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8000f66:	4413      	add	r3, r2
 8000f68:	460a      	mov	r2, r1
 8000f6a:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8000f6c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8000f70:	3301      	adds	r3, #1
 8000f72:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 8000f76:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8000f7a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000f7e:	d3e0      	bcc.n	8000f42 <ILI9341_Draw_Image+0x206>
				HAL_SPI_Transmit(&hspi5, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);	
 8000f80:	f107 010c 	add.w	r1, r7, #12
 8000f84:	230a      	movs	r3, #10
 8000f86:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f8a:	4843      	ldr	r0, [pc, #268]	; (8001098 <ILI9341_Draw_Image+0x35c>)
 8000f8c:	f004 f8f5 	bl	800517a <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 8000f90:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8000f94:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000f98:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000f9c:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8000fa6:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8000faa:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8000fae:	d9c4      	bls.n	8000f3a <ILI9341_Draw_Image+0x1fe>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fb6:	4837      	ldr	r0, [pc, #220]	; (8001094 <ILI9341_Draw_Image+0x358>)
 8000fb8:	f002 f99a 	bl	80032f0 <HAL_GPIO_WritePin>
}
 8000fbc:	e064      	b.n	8001088 <ILI9341_Draw_Image+0x34c>
	else if(Orientation == SCREEN_VERTICAL_1)
 8000fbe:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8000fc2:	f2a3 232d 	subw	r3, r3, #557	; 0x22d
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d15d      	bne.n	8001088 <ILI9341_Draw_Image+0x34c>
		ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000fcc:	2000      	movs	r0, #0
 8000fce:	f000 f935 	bl	800123c <ILI9341_Set_Rotation>
		ILI9341_Set_Address(0,0,ILI9341_SCREEN_HEIGHT,ILI9341_SCREEN_WIDTH);
 8000fd2:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000fd6:	22f0      	movs	r2, #240	; 0xf0
 8000fd8:	2100      	movs	r1, #0
 8000fda:	2000      	movs	r0, #0
 8000fdc:	f000 f8c4 	bl	8001168 <ILI9341_Set_Address>
		HAL_GPIO_WritePin(GPIOC, DC_Pin, GPIO_PIN_SET);	
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fe6:	482b      	ldr	r0, [pc, #172]	; (8001094 <ILI9341_Draw_Image+0x358>)
 8000fe8:	f002 f982 	bl	80032f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ff2:	4828      	ldr	r0, [pc, #160]	; (8001094 <ILI9341_Draw_Image+0x358>)
 8000ff4:	f002 f97c 	bl	80032f0 <HAL_GPIO_WritePin>
		uint32_t counter = 0;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8000ffe:	2300      	movs	r3, #0
 8001000:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 8001004:	e035      	b.n	8001072 <ILI9341_Draw_Image+0x336>
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8001006:	2300      	movs	r3, #0
 8001008:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
 800100c:	e019      	b.n	8001042 <ILI9341_Draw_Image+0x306>
					Temp_small_buffer[k]	= Image_Array[counter+k];		
 800100e:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
 8001012:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001016:	4413      	add	r3, r2
 8001018:	f507 720c 	add.w	r2, r7, #560	; 0x230
 800101c:	f5a2 720b 	sub.w	r2, r2, #556	; 0x22c
 8001020:	6812      	ldr	r2, [r2, #0]
 8001022:	4413      	add	r3, r2
 8001024:	7819      	ldrb	r1, [r3, #0]
 8001026:	f507 730c 	add.w	r3, r7, #560	; 0x230
 800102a:	f5a3 7209 	sub.w	r2, r3, #548	; 0x224
 800102e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001032:	4413      	add	r3, r2
 8001034:	460a      	mov	r2, r1
 8001036:	701a      	strb	r2, [r3, #0]
				for(uint32_t k = 0; k< BURST_MAX_SIZE; k++)
 8001038:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800103c:	3301      	adds	r3, #1
 800103e:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
 8001042:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001046:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800104a:	d3e0      	bcc.n	800100e <ILI9341_Draw_Image+0x2d2>
				HAL_SPI_Transmit(&hspi5, (unsigned char*)Temp_small_buffer, BURST_MAX_SIZE, 10);	
 800104c:	f107 010c 	add.w	r1, r7, #12
 8001050:	230a      	movs	r3, #10
 8001052:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001056:	4810      	ldr	r0, [pc, #64]	; (8001098 <ILI9341_Draw_Image+0x35c>)
 8001058:	f004 f88f 	bl	800517a <HAL_SPI_Transmit>
				counter += BURST_MAX_SIZE;			
 800105c:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8001060:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001064:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
		for(uint32_t i = 0; i < ILI9341_SCREEN_WIDTH*ILI9341_SCREEN_HEIGHT*2/BURST_MAX_SIZE; i++)
 8001068:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800106c:	3301      	adds	r3, #1
 800106e:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
 8001072:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8001076:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800107a:	d9c4      	bls.n	8001006 <ILI9341_Draw_Image+0x2ca>
		HAL_GPIO_WritePin(GPIOC, CS_Pin, GPIO_PIN_SET);
 800107c:	2201      	movs	r2, #1
 800107e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001082:	4804      	ldr	r0, [pc, #16]	; (8001094 <ILI9341_Draw_Image+0x358>)
 8001084:	f002 f934 	bl	80032f0 <HAL_GPIO_WritePin>
}
 8001088:	bf00      	nop
 800108a:	f507 770c 	add.w	r7, r7, #560	; 0x230
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40020800 	.word	0x40020800
 8001098:	20000274 	.word	0x20000274

0800109c <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 80010a0:	f001 fba6 	bl	80027f0 <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 80010a4:	f000 fd66 	bl	8001b74 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 80010a8:	2200      	movs	r2, #0
 80010aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010ae:	4802      	ldr	r0, [pc, #8]	; (80010b8 <ILI9341_SPI_Init+0x1c>)
 80010b0:	f002 f91e 	bl	80032f0 <HAL_GPIO_WritePin>
}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40020800 	.word	0x40020800

080010bc <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 80010c6:	1df9      	adds	r1, r7, #7
 80010c8:	2301      	movs	r3, #1
 80010ca:	2201      	movs	r2, #1
 80010cc:	4803      	ldr	r0, [pc, #12]	; (80010dc <ILI9341_SPI_Send+0x20>)
 80010ce:	f004 f854 	bl	800517a <HAL_SPI_Transmit>
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000274 	.word	0x20000274

080010e0 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010f0:	480b      	ldr	r0, [pc, #44]	; (8001120 <ILI9341_Write_Command+0x40>)
 80010f2:	f002 f8fd 	bl	80032f0 <HAL_GPIO_WritePin>

HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80010f6:	2200      	movs	r2, #0
 80010f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010fc:	4808      	ldr	r0, [pc, #32]	; (8001120 <ILI9341_Write_Command+0x40>)
 80010fe:	f002 f8f7 	bl	80032f0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff ffd9 	bl	80010bc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800110a:	2201      	movs	r2, #1
 800110c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001110:	4803      	ldr	r0, [pc, #12]	; (8001120 <ILI9341_Write_Command+0x40>)
 8001112:	f002 f8ed 	bl	80032f0 <HAL_GPIO_WritePin>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40020800 	.word	0x40020800

08001124 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800112e:	2201      	movs	r2, #1
 8001130:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001134:	480b      	ldr	r0, [pc, #44]	; (8001164 <ILI9341_Write_Data+0x40>)
 8001136:	f002 f8db 	bl	80032f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800113a:	2200      	movs	r2, #0
 800113c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001140:	4808      	ldr	r0, [pc, #32]	; (8001164 <ILI9341_Write_Data+0x40>)
 8001142:	f002 f8d5 	bl	80032f0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff ffb7 	bl	80010bc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800114e:	2201      	movs	r2, #1
 8001150:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001154:	4803      	ldr	r0, [pc, #12]	; (8001164 <ILI9341_Write_Data+0x40>)
 8001156:	f002 f8cb 	bl	80032f0 <HAL_GPIO_WritePin>
}
 800115a:	bf00      	nop
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40020800 	.word	0x40020800

08001168 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001168:	b590      	push	{r4, r7, lr}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	4604      	mov	r4, r0
 8001170:	4608      	mov	r0, r1
 8001172:	4611      	mov	r1, r2
 8001174:	461a      	mov	r2, r3
 8001176:	4623      	mov	r3, r4
 8001178:	80fb      	strh	r3, [r7, #6]
 800117a:	4603      	mov	r3, r0
 800117c:	80bb      	strh	r3, [r7, #4]
 800117e:	460b      	mov	r3, r1
 8001180:	807b      	strh	r3, [r7, #2]
 8001182:	4613      	mov	r3, r2
 8001184:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8001186:	202a      	movs	r0, #42	; 0x2a
 8001188:	f7ff ffaa 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 800118c:	88fb      	ldrh	r3, [r7, #6]
 800118e:	0a1b      	lsrs	r3, r3, #8
 8001190:	b29b      	uxth	r3, r3
 8001192:	b2db      	uxtb	r3, r3
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff ffc5 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 800119a:	88fb      	ldrh	r3, [r7, #6]
 800119c:	b2db      	uxtb	r3, r3
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff ffc0 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 80011a4:	887b      	ldrh	r3, [r7, #2]
 80011a6:	0a1b      	lsrs	r3, r3, #8
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff ffb9 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 80011b2:	887b      	ldrh	r3, [r7, #2]
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff ffb4 	bl	8001124 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 80011bc:	202b      	movs	r0, #43	; 0x2b
 80011be:	f7ff ff8f 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 80011c2:	88bb      	ldrh	r3, [r7, #4]
 80011c4:	0a1b      	lsrs	r3, r3, #8
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff ffaa 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 80011d0:	88bb      	ldrh	r3, [r7, #4]
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff ffa5 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 80011da:	883b      	ldrh	r3, [r7, #0]
 80011dc:	0a1b      	lsrs	r3, r3, #8
 80011de:	b29b      	uxth	r3, r3
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff ff9e 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80011e8:	883b      	ldrh	r3, [r7, #0]
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff99 	bl	8001124 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80011f2:	202c      	movs	r0, #44	; 0x2c
 80011f4:	f7ff ff74 	bl	80010e0 <ILI9341_Write_Command>
}
 80011f8:	bf00      	nop
 80011fa:	370c      	adds	r7, #12
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd90      	pop	{r4, r7, pc}

08001200 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8001204:	2200      	movs	r2, #0
 8001206:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800120a:	480b      	ldr	r0, [pc, #44]	; (8001238 <ILI9341_Reset+0x38>)
 800120c:	f002 f870 	bl	80032f0 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001210:	20c8      	movs	r0, #200	; 0xc8
 8001212:	f001 fd9f 	bl	8002d54 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001216:	2200      	movs	r2, #0
 8001218:	f44f 7180 	mov.w	r1, #256	; 0x100
 800121c:	4806      	ldr	r0, [pc, #24]	; (8001238 <ILI9341_Reset+0x38>)
 800121e:	f002 f867 	bl	80032f0 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001222:	20c8      	movs	r0, #200	; 0xc8
 8001224:	f001 fd96 	bl	8002d54 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8001228:	2201      	movs	r2, #1
 800122a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800122e:	4802      	ldr	r0, [pc, #8]	; (8001238 <ILI9341_Reset+0x38>)
 8001230:	f002 f85e 	bl	80032f0 <HAL_GPIO_WritePin>
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40020800 	.word	0x40020800

0800123c <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 800124a:	2036      	movs	r0, #54	; 0x36
 800124c:	f7ff ff48 	bl	80010e0 <ILI9341_Write_Command>
HAL_Delay(1);
 8001250:	2001      	movs	r0, #1
 8001252:	f001 fd7f 	bl	8002d54 <HAL_Delay>
	
switch(screen_rotation) 
 8001256:	7bfb      	ldrb	r3, [r7, #15]
 8001258:	2b03      	cmp	r3, #3
 800125a:	d837      	bhi.n	80012cc <ILI9341_Set_Rotation+0x90>
 800125c:	a201      	add	r2, pc, #4	; (adr r2, 8001264 <ILI9341_Set_Rotation+0x28>)
 800125e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001262:	bf00      	nop
 8001264:	08001275 	.word	0x08001275
 8001268:	0800128b 	.word	0x0800128b
 800126c:	080012a1 	.word	0x080012a1
 8001270:	080012b7 	.word	0x080012b7
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8001274:	2048      	movs	r0, #72	; 0x48
 8001276:	f7ff ff55 	bl	8001124 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 800127a:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <ILI9341_Set_Rotation+0x9c>)
 800127c:	22f0      	movs	r2, #240	; 0xf0
 800127e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001280:	4b16      	ldr	r3, [pc, #88]	; (80012dc <ILI9341_Set_Rotation+0xa0>)
 8001282:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001286:	801a      	strh	r2, [r3, #0]
			break;
 8001288:	e021      	b.n	80012ce <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 800128a:	2028      	movs	r0, #40	; 0x28
 800128c:	f7ff ff4a 	bl	8001124 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001290:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <ILI9341_Set_Rotation+0x9c>)
 8001292:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001296:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001298:	4b10      	ldr	r3, [pc, #64]	; (80012dc <ILI9341_Set_Rotation+0xa0>)
 800129a:	22f0      	movs	r2, #240	; 0xf0
 800129c:	801a      	strh	r2, [r3, #0]
			break;
 800129e:	e016      	b.n	80012ce <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 80012a0:	2088      	movs	r0, #136	; 0x88
 80012a2:	f7ff ff3f 	bl	8001124 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80012a6:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <ILI9341_Set_Rotation+0x9c>)
 80012a8:	22f0      	movs	r2, #240	; 0xf0
 80012aa:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80012ac:	4b0b      	ldr	r3, [pc, #44]	; (80012dc <ILI9341_Set_Rotation+0xa0>)
 80012ae:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80012b2:	801a      	strh	r2, [r3, #0]
			break;
 80012b4:	e00b      	b.n	80012ce <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80012b6:	20e8      	movs	r0, #232	; 0xe8
 80012b8:	f7ff ff34 	bl	8001124 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80012bc:	4b06      	ldr	r3, [pc, #24]	; (80012d8 <ILI9341_Set_Rotation+0x9c>)
 80012be:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80012c2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80012c4:	4b05      	ldr	r3, [pc, #20]	; (80012dc <ILI9341_Set_Rotation+0xa0>)
 80012c6:	22f0      	movs	r2, #240	; 0xf0
 80012c8:	801a      	strh	r2, [r3, #0]
			break;
 80012ca:	e000      	b.n	80012ce <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 80012cc:	bf00      	nop
	}
}
 80012ce:	bf00      	nop
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000002 	.word	0x20000002
 80012dc:	20000000 	.word	0x20000000

080012e0 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80012e4:	2201      	movs	r2, #1
 80012e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012ea:	4802      	ldr	r0, [pc, #8]	; (80012f4 <ILI9341_Enable+0x14>)
 80012ec:	f002 f800 	bl	80032f0 <HAL_GPIO_WritePin>
}
 80012f0:	bf00      	nop
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40020800 	.word	0x40020800

080012f8 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0

ILI9341_Enable();
 80012fc:	f7ff fff0 	bl	80012e0 <ILI9341_Enable>
ILI9341_SPI_Init();
 8001300:	f7ff fecc 	bl	800109c <ILI9341_SPI_Init>
ILI9341_Reset();
 8001304:	f7ff ff7c 	bl	8001200 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001308:	2001      	movs	r0, #1
 800130a:	f7ff fee9 	bl	80010e0 <ILI9341_Write_Command>
HAL_Delay(1000);
 800130e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001312:	f001 fd1f 	bl	8002d54 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001316:	20cb      	movs	r0, #203	; 0xcb
 8001318:	f7ff fee2 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 800131c:	2039      	movs	r0, #57	; 0x39
 800131e:	f7ff ff01 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8001322:	202c      	movs	r0, #44	; 0x2c
 8001324:	f7ff fefe 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001328:	2000      	movs	r0, #0
 800132a:	f7ff fefb 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 800132e:	2034      	movs	r0, #52	; 0x34
 8001330:	f7ff fef8 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8001334:	2002      	movs	r0, #2
 8001336:	f7ff fef5 	bl	8001124 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 800133a:	20cf      	movs	r0, #207	; 0xcf
 800133c:	f7ff fed0 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001340:	2000      	movs	r0, #0
 8001342:	f7ff feef 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001346:	20c1      	movs	r0, #193	; 0xc1
 8001348:	f7ff feec 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 800134c:	2030      	movs	r0, #48	; 0x30
 800134e:	f7ff fee9 	bl	8001124 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8001352:	20e8      	movs	r0, #232	; 0xe8
 8001354:	f7ff fec4 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8001358:	2085      	movs	r0, #133	; 0x85
 800135a:	f7ff fee3 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800135e:	2000      	movs	r0, #0
 8001360:	f7ff fee0 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8001364:	2078      	movs	r0, #120	; 0x78
 8001366:	f7ff fedd 	bl	8001124 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 800136a:	20ea      	movs	r0, #234	; 0xea
 800136c:	f7ff feb8 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001370:	2000      	movs	r0, #0
 8001372:	f7ff fed7 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001376:	2000      	movs	r0, #0
 8001378:	f7ff fed4 	bl	8001124 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 800137c:	20ed      	movs	r0, #237	; 0xed
 800137e:	f7ff feaf 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8001382:	2064      	movs	r0, #100	; 0x64
 8001384:	f7ff fece 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001388:	2003      	movs	r0, #3
 800138a:	f7ff fecb 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 800138e:	2012      	movs	r0, #18
 8001390:	f7ff fec8 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8001394:	2081      	movs	r0, #129	; 0x81
 8001396:	f7ff fec5 	bl	8001124 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 800139a:	20f7      	movs	r0, #247	; 0xf7
 800139c:	f7ff fea0 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 80013a0:	2020      	movs	r0, #32
 80013a2:	f7ff febf 	bl	8001124 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 80013a6:	20c0      	movs	r0, #192	; 0xc0
 80013a8:	f7ff fe9a 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 80013ac:	2023      	movs	r0, #35	; 0x23
 80013ae:	f7ff feb9 	bl	8001124 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 80013b2:	20c1      	movs	r0, #193	; 0xc1
 80013b4:	f7ff fe94 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 80013b8:	2010      	movs	r0, #16
 80013ba:	f7ff feb3 	bl	8001124 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 80013be:	20c5      	movs	r0, #197	; 0xc5
 80013c0:	f7ff fe8e 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 80013c4:	203e      	movs	r0, #62	; 0x3e
 80013c6:	f7ff fead 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 80013ca:	2028      	movs	r0, #40	; 0x28
 80013cc:	f7ff feaa 	bl	8001124 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 80013d0:	20c7      	movs	r0, #199	; 0xc7
 80013d2:	f7ff fe85 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 80013d6:	2086      	movs	r0, #134	; 0x86
 80013d8:	f7ff fea4 	bl	8001124 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80013dc:	2036      	movs	r0, #54	; 0x36
 80013de:	f7ff fe7f 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80013e2:	2048      	movs	r0, #72	; 0x48
 80013e4:	f7ff fe9e 	bl	8001124 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80013e8:	203a      	movs	r0, #58	; 0x3a
 80013ea:	f7ff fe79 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80013ee:	2055      	movs	r0, #85	; 0x55
 80013f0:	f7ff fe98 	bl	8001124 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 80013f4:	20b1      	movs	r0, #177	; 0xb1
 80013f6:	f7ff fe73 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80013fa:	2000      	movs	r0, #0
 80013fc:	f7ff fe92 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8001400:	2018      	movs	r0, #24
 8001402:	f7ff fe8f 	bl	8001124 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001406:	20b6      	movs	r0, #182	; 0xb6
 8001408:	f7ff fe6a 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 800140c:	2008      	movs	r0, #8
 800140e:	f7ff fe89 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8001412:	2082      	movs	r0, #130	; 0x82
 8001414:	f7ff fe86 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001418:	2027      	movs	r0, #39	; 0x27
 800141a:	f7ff fe83 	bl	8001124 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 800141e:	20f2      	movs	r0, #242	; 0xf2
 8001420:	f7ff fe5e 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001424:	2000      	movs	r0, #0
 8001426:	f7ff fe7d 	bl	8001124 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 800142a:	2026      	movs	r0, #38	; 0x26
 800142c:	f7ff fe58 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8001430:	2001      	movs	r0, #1
 8001432:	f7ff fe77 	bl	8001124 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001436:	20e0      	movs	r0, #224	; 0xe0
 8001438:	f7ff fe52 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 800143c:	200f      	movs	r0, #15
 800143e:	f7ff fe71 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001442:	2031      	movs	r0, #49	; 0x31
 8001444:	f7ff fe6e 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8001448:	202b      	movs	r0, #43	; 0x2b
 800144a:	f7ff fe6b 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 800144e:	200c      	movs	r0, #12
 8001450:	f7ff fe68 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001454:	200e      	movs	r0, #14
 8001456:	f7ff fe65 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 800145a:	2008      	movs	r0, #8
 800145c:	f7ff fe62 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8001460:	204e      	movs	r0, #78	; 0x4e
 8001462:	f7ff fe5f 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001466:	20f1      	movs	r0, #241	; 0xf1
 8001468:	f7ff fe5c 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 800146c:	2037      	movs	r0, #55	; 0x37
 800146e:	f7ff fe59 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001472:	2007      	movs	r0, #7
 8001474:	f7ff fe56 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001478:	2010      	movs	r0, #16
 800147a:	f7ff fe53 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 800147e:	2003      	movs	r0, #3
 8001480:	f7ff fe50 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001484:	200e      	movs	r0, #14
 8001486:	f7ff fe4d 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 800148a:	2009      	movs	r0, #9
 800148c:	f7ff fe4a 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001490:	2000      	movs	r0, #0
 8001492:	f7ff fe47 	bl	8001124 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001496:	20e1      	movs	r0, #225	; 0xe1
 8001498:	f7ff fe22 	bl	80010e0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 800149c:	2000      	movs	r0, #0
 800149e:	f7ff fe41 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 80014a2:	200e      	movs	r0, #14
 80014a4:	f7ff fe3e 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 80014a8:	2014      	movs	r0, #20
 80014aa:	f7ff fe3b 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 80014ae:	2003      	movs	r0, #3
 80014b0:	f7ff fe38 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 80014b4:	2011      	movs	r0, #17
 80014b6:	f7ff fe35 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 80014ba:	2007      	movs	r0, #7
 80014bc:	f7ff fe32 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80014c0:	2031      	movs	r0, #49	; 0x31
 80014c2:	f7ff fe2f 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 80014c6:	20c1      	movs	r0, #193	; 0xc1
 80014c8:	f7ff fe2c 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 80014cc:	2048      	movs	r0, #72	; 0x48
 80014ce:	f7ff fe29 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 80014d2:	2008      	movs	r0, #8
 80014d4:	f7ff fe26 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80014d8:	200f      	movs	r0, #15
 80014da:	f7ff fe23 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80014de:	200c      	movs	r0, #12
 80014e0:	f7ff fe20 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80014e4:	2031      	movs	r0, #49	; 0x31
 80014e6:	f7ff fe1d 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 80014ea:	2036      	movs	r0, #54	; 0x36
 80014ec:	f7ff fe1a 	bl	8001124 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80014f0:	200f      	movs	r0, #15
 80014f2:	f7ff fe17 	bl	8001124 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 80014f6:	2011      	movs	r0, #17
 80014f8:	f7ff fdf2 	bl	80010e0 <ILI9341_Write_Command>
HAL_Delay(120);
 80014fc:	2078      	movs	r0, #120	; 0x78
 80014fe:	f001 fc29 	bl	8002d54 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8001502:	2029      	movs	r0, #41	; 0x29
 8001504:	f7ff fdec 	bl	80010e0 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8001508:	2000      	movs	r0, #0
 800150a:	f7ff fe97 	bl	800123c <ILI9341_Set_Rotation>
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001514:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001518:	b08d      	sub	sp, #52	; 0x34
 800151a:	af00      	add	r7, sp, #0
 800151c:	4603      	mov	r3, r0
 800151e:	6039      	str	r1, [r7, #0]
 8001520:	80fb      	strh	r3, [r7, #6]
 8001522:	466b      	mov	r3, sp
 8001524:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8001526:	2300      	movs	r3, #0
 8001528:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001532:	d202      	bcs.n	800153a <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	627b      	str	r3, [r7, #36]	; 0x24
 8001538:	e002      	b.n	8001540 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 800153a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800153e:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001540:	2201      	movs	r2, #1
 8001542:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001546:	4840      	ldr	r0, [pc, #256]	; (8001648 <ILI9341_Draw_Colour_Burst+0x134>)
 8001548:	f001 fed2 	bl	80032f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800154c:	2200      	movs	r2, #0
 800154e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001552:	483d      	ldr	r0, [pc, #244]	; (8001648 <ILI9341_Draw_Colour_Burst+0x134>)
 8001554:	f001 fecc 	bl	80032f0 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8001558:	88fb      	ldrh	r3, [r7, #6]
 800155a:	0a1b      	lsrs	r3, r3, #8
 800155c:	b29b      	uxth	r3, r3
 800155e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8001562:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001564:	460b      	mov	r3, r1
 8001566:	3b01      	subs	r3, #1
 8001568:	61fb      	str	r3, [r7, #28]
 800156a:	2300      	movs	r3, #0
 800156c:	4688      	mov	r8, r1
 800156e:	4699      	mov	r9, r3
 8001570:	f04f 0200 	mov.w	r2, #0
 8001574:	f04f 0300 	mov.w	r3, #0
 8001578:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800157c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001580:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001584:	2300      	movs	r3, #0
 8001586:	460c      	mov	r4, r1
 8001588:	461d      	mov	r5, r3
 800158a:	f04f 0200 	mov.w	r2, #0
 800158e:	f04f 0300 	mov.w	r3, #0
 8001592:	00eb      	lsls	r3, r5, #3
 8001594:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001598:	00e2      	lsls	r2, r4, #3
 800159a:	1dcb      	adds	r3, r1, #7
 800159c:	08db      	lsrs	r3, r3, #3
 800159e:	00db      	lsls	r3, r3, #3
 80015a0:	ebad 0d03 	sub.w	sp, sp, r3
 80015a4:	466b      	mov	r3, sp
 80015a6:	3300      	adds	r3, #0
 80015a8:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80015aa:	2300      	movs	r3, #0
 80015ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80015ae:	e00e      	b.n	80015ce <ILI9341_Draw_Colour_Burst+0xba>
	{
		burst_buffer[j] = 	chifted;
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015b4:	4413      	add	r3, r2
 80015b6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80015ba:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 80015bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015be:	3301      	adds	r3, #1
 80015c0:	88fa      	ldrh	r2, [r7, #6]
 80015c2:	b2d1      	uxtb	r1, r2
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80015c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015ca:	3302      	adds	r3, #2
 80015cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80015ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80015d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d3ec      	bcc.n	80015b0 <ILI9341_Draw_Colour_Burst+0x9c>
	}

uint32_t Sending_Size = Size*2;
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 80015dc:	697a      	ldr	r2, [r7, #20]
 80015de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e4:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80015ee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80015f0:	fb01 f202 	mul.w	r2, r1, r2
 80015f4:	1a9b      	subs	r3, r3, r2
 80015f6:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d010      	beq.n	8001620 <ILI9341_Draw_Colour_Burst+0x10c>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80015fe:	2300      	movs	r3, #0
 8001600:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001602:	e009      	b.n	8001618 <ILI9341_Draw_Colour_Burst+0x104>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8001604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001606:	b29a      	uxth	r2, r3
 8001608:	230a      	movs	r3, #10
 800160a:	69b9      	ldr	r1, [r7, #24]
 800160c:	480f      	ldr	r0, [pc, #60]	; (800164c <ILI9341_Draw_Colour_Burst+0x138>)
 800160e:	f003 fdb4 	bl	800517a <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8001612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001614:	3301      	adds	r3, #1
 8001616:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001618:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	429a      	cmp	r2, r3
 800161e:	d3f1      	bcc.n	8001604 <ILI9341_Draw_Colour_Burst+0xf0>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	b29a      	uxth	r2, r3
 8001624:	230a      	movs	r3, #10
 8001626:	69b9      	ldr	r1, [r7, #24]
 8001628:	4808      	ldr	r0, [pc, #32]	; (800164c <ILI9341_Draw_Colour_Burst+0x138>)
 800162a:	f003 fda6 	bl	800517a <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800162e:	2201      	movs	r2, #1
 8001630:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001634:	4804      	ldr	r0, [pc, #16]	; (8001648 <ILI9341_Draw_Colour_Burst+0x134>)
 8001636:	f001 fe5b 	bl	80032f0 <HAL_GPIO_WritePin>
 800163a:	46b5      	mov	sp, r6
}
 800163c:	bf00      	nop
 800163e:	3734      	adds	r7, #52	; 0x34
 8001640:	46bd      	mov	sp, r7
 8001642:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001646:	bf00      	nop
 8001648:	40020800 	.word	0x40020800
 800164c:	20000274 	.word	0x20000274

08001650 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	4603      	mov	r3, r0
 8001658:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 800165a:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <ILI9341_Fill_Screen+0x44>)
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	b29a      	uxth	r2, r3
 8001660:	4b0d      	ldr	r3, [pc, #52]	; (8001698 <ILI9341_Fill_Screen+0x48>)
 8001662:	881b      	ldrh	r3, [r3, #0]
 8001664:	b29b      	uxth	r3, r3
 8001666:	2100      	movs	r1, #0
 8001668:	2000      	movs	r0, #0
 800166a:	f7ff fd7d 	bl	8001168 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 800166e:	4b09      	ldr	r3, [pc, #36]	; (8001694 <ILI9341_Fill_Screen+0x44>)
 8001670:	881b      	ldrh	r3, [r3, #0]
 8001672:	b29b      	uxth	r3, r3
 8001674:	461a      	mov	r2, r3
 8001676:	4b08      	ldr	r3, [pc, #32]	; (8001698 <ILI9341_Fill_Screen+0x48>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	b29b      	uxth	r3, r3
 800167c:	fb02 f303 	mul.w	r3, r2, r3
 8001680:	461a      	mov	r2, r3
 8001682:	88fb      	ldrh	r3, [r7, #6]
 8001684:	4611      	mov	r1, r2
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff ff44 	bl	8001514 <ILI9341_Draw_Colour_Burst>
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20000002 	.word	0x20000002
 8001698:	20000000 	.word	0x20000000

0800169c <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b086      	sub	sp, #24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	80fb      	strh	r3, [r7, #6]
 80016a6:	460b      	mov	r3, r1
 80016a8:	80bb      	strh	r3, [r7, #4]
 80016aa:	4613      	mov	r3, r2
 80016ac:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80016ae:	4b64      	ldr	r3, [pc, #400]	; (8001840 <ILI9341_Draw_Pixel+0x1a4>)
 80016b0:	881b      	ldrh	r3, [r3, #0]
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	88fa      	ldrh	r2, [r7, #6]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	f080 80be 	bcs.w	8001838 <ILI9341_Draw_Pixel+0x19c>
 80016bc:	4b61      	ldr	r3, [pc, #388]	; (8001844 <ILI9341_Draw_Pixel+0x1a8>)
 80016be:	881b      	ldrh	r3, [r3, #0]
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	88ba      	ldrh	r2, [r7, #4]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	f080 80b7 	bcs.w	8001838 <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80016ca:	2200      	movs	r2, #0
 80016cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016d0:	485d      	ldr	r0, [pc, #372]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 80016d2:	f001 fe0d 	bl	80032f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016dc:	485a      	ldr	r0, [pc, #360]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 80016de:	f001 fe07 	bl	80032f0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 80016e2:	202a      	movs	r0, #42	; 0x2a
 80016e4:	f7ff fcea 	bl	80010bc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80016e8:	2201      	movs	r2, #1
 80016ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016ee:	4856      	ldr	r0, [pc, #344]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 80016f0:	f001 fdfe 	bl	80032f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80016f4:	2201      	movs	r2, #1
 80016f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016fa:	4853      	ldr	r0, [pc, #332]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 80016fc:	f001 fdf8 	bl	80032f0 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001700:	2200      	movs	r2, #0
 8001702:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001706:	4850      	ldr	r0, [pc, #320]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 8001708:	f001 fdf2 	bl	80032f0 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 800170c:	88fb      	ldrh	r3, [r7, #6]
 800170e:	0a1b      	lsrs	r3, r3, #8
 8001710:	b29b      	uxth	r3, r3
 8001712:	b2db      	uxtb	r3, r3
 8001714:	753b      	strb	r3, [r7, #20]
 8001716:	88fb      	ldrh	r3, [r7, #6]
 8001718:	b2db      	uxtb	r3, r3
 800171a:	757b      	strb	r3, [r7, #21]
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	3301      	adds	r3, #1
 8001720:	121b      	asrs	r3, r3, #8
 8001722:	b2db      	uxtb	r3, r3
 8001724:	75bb      	strb	r3, [r7, #22]
 8001726:	88fb      	ldrh	r3, [r7, #6]
 8001728:	b2db      	uxtb	r3, r3
 800172a:	3301      	adds	r3, #1
 800172c:	b2db      	uxtb	r3, r3
 800172e:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 8001730:	f107 0114 	add.w	r1, r7, #20
 8001734:	2301      	movs	r3, #1
 8001736:	2204      	movs	r2, #4
 8001738:	4844      	ldr	r0, [pc, #272]	; (800184c <ILI9341_Draw_Pixel+0x1b0>)
 800173a:	f003 fd1e 	bl	800517a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800173e:	2201      	movs	r2, #1
 8001740:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001744:	4840      	ldr	r0, [pc, #256]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 8001746:	f001 fdd3 	bl	80032f0 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800174a:	2200      	movs	r2, #0
 800174c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001750:	483d      	ldr	r0, [pc, #244]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 8001752:	f001 fdcd 	bl	80032f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8001756:	2200      	movs	r2, #0
 8001758:	f44f 7180 	mov.w	r1, #256	; 0x100
 800175c:	483a      	ldr	r0, [pc, #232]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 800175e:	f001 fdc7 	bl	80032f0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 8001762:	202b      	movs	r0, #43	; 0x2b
 8001764:	f7ff fcaa 	bl	80010bc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8001768:	2201      	movs	r2, #1
 800176a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800176e:	4836      	ldr	r0, [pc, #216]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 8001770:	f001 fdbe 	bl	80032f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8001774:	2201      	movs	r2, #1
 8001776:	f44f 7180 	mov.w	r1, #256	; 0x100
 800177a:	4833      	ldr	r0, [pc, #204]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 800177c:	f001 fdb8 	bl	80032f0 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001780:	2200      	movs	r2, #0
 8001782:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001786:	4830      	ldr	r0, [pc, #192]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 8001788:	f001 fdb2 	bl	80032f0 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 800178c:	88bb      	ldrh	r3, [r7, #4]
 800178e:	0a1b      	lsrs	r3, r3, #8
 8001790:	b29b      	uxth	r3, r3
 8001792:	b2db      	uxtb	r3, r3
 8001794:	743b      	strb	r3, [r7, #16]
 8001796:	88bb      	ldrh	r3, [r7, #4]
 8001798:	b2db      	uxtb	r3, r3
 800179a:	747b      	strb	r3, [r7, #17]
 800179c:	88bb      	ldrh	r3, [r7, #4]
 800179e:	3301      	adds	r3, #1
 80017a0:	121b      	asrs	r3, r3, #8
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	74bb      	strb	r3, [r7, #18]
 80017a6:	88bb      	ldrh	r3, [r7, #4]
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	3301      	adds	r3, #1
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 80017b0:	f107 0110 	add.w	r1, r7, #16
 80017b4:	2301      	movs	r3, #1
 80017b6:	2204      	movs	r2, #4
 80017b8:	4824      	ldr	r0, [pc, #144]	; (800184c <ILI9341_Draw_Pixel+0x1b0>)
 80017ba:	f003 fcde 	bl	800517a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80017be:	2201      	movs	r2, #1
 80017c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017c4:	4820      	ldr	r0, [pc, #128]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 80017c6:	f001 fd93 	bl	80032f0 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80017ca:	2200      	movs	r2, #0
 80017cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017d0:	481d      	ldr	r0, [pc, #116]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 80017d2:	f001 fd8d 	bl	80032f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80017d6:	2200      	movs	r2, #0
 80017d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017dc:	481a      	ldr	r0, [pc, #104]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 80017de:	f001 fd87 	bl	80032f0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 80017e2:	202c      	movs	r0, #44	; 0x2c
 80017e4:	f7ff fc6a 	bl	80010bc <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 80017e8:	2201      	movs	r2, #1
 80017ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017ee:	4816      	ldr	r0, [pc, #88]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 80017f0:	f001 fd7e 	bl	80032f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 80017f4:	2201      	movs	r2, #1
 80017f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017fa:	4813      	ldr	r0, [pc, #76]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 80017fc:	f001 fd78 	bl	80032f0 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001800:	2200      	movs	r2, #0
 8001802:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001806:	4810      	ldr	r0, [pc, #64]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 8001808:	f001 fd72 	bl	80032f0 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 800180c:	887b      	ldrh	r3, [r7, #2]
 800180e:	0a1b      	lsrs	r3, r3, #8
 8001810:	b29b      	uxth	r3, r3
 8001812:	b2db      	uxtb	r3, r3
 8001814:	733b      	strb	r3, [r7, #12]
 8001816:	887b      	ldrh	r3, [r7, #2]
 8001818:	b2db      	uxtb	r3, r3
 800181a:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 800181c:	f107 010c 	add.w	r1, r7, #12
 8001820:	2301      	movs	r3, #1
 8001822:	2202      	movs	r2, #2
 8001824:	4809      	ldr	r0, [pc, #36]	; (800184c <ILI9341_Draw_Pixel+0x1b0>)
 8001826:	f003 fca8 	bl	800517a <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800182a:	2201      	movs	r2, #1
 800182c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001830:	4805      	ldr	r0, [pc, #20]	; (8001848 <ILI9341_Draw_Pixel+0x1ac>)
 8001832:	f001 fd5d 	bl	80032f0 <HAL_GPIO_WritePin>
 8001836:	e000      	b.n	800183a <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8001838:	bf00      	nop
	
}
 800183a:	3718      	adds	r7, #24
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	20000002 	.word	0x20000002
 8001844:	20000000 	.word	0x20000000
 8001848:	40020800 	.word	0x40020800
 800184c:	20000274 	.word	0x20000274

08001850 <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 8001850:	b590      	push	{r4, r7, lr}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	4604      	mov	r4, r0
 8001858:	4608      	mov	r0, r1
 800185a:	4611      	mov	r1, r2
 800185c:	461a      	mov	r2, r3
 800185e:	4623      	mov	r3, r4
 8001860:	80fb      	strh	r3, [r7, #6]
 8001862:	4603      	mov	r3, r0
 8001864:	80bb      	strh	r3, [r7, #4]
 8001866:	460b      	mov	r3, r1
 8001868:	807b      	strh	r3, [r7, #2]
 800186a:	4613      	mov	r3, r2
 800186c:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 800186e:	4b24      	ldr	r3, [pc, #144]	; (8001900 <ILI9341_Draw_Rectangle+0xb0>)
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	b29b      	uxth	r3, r3
 8001874:	88fa      	ldrh	r2, [r7, #6]
 8001876:	429a      	cmp	r2, r3
 8001878:	d23d      	bcs.n	80018f6 <ILI9341_Draw_Rectangle+0xa6>
 800187a:	4b22      	ldr	r3, [pc, #136]	; (8001904 <ILI9341_Draw_Rectangle+0xb4>)
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	b29b      	uxth	r3, r3
 8001880:	88ba      	ldrh	r2, [r7, #4]
 8001882:	429a      	cmp	r2, r3
 8001884:	d237      	bcs.n	80018f6 <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8001886:	88fa      	ldrh	r2, [r7, #6]
 8001888:	887b      	ldrh	r3, [r7, #2]
 800188a:	4413      	add	r3, r2
 800188c:	4a1c      	ldr	r2, [pc, #112]	; (8001900 <ILI9341_Draw_Rectangle+0xb0>)
 800188e:	8812      	ldrh	r2, [r2, #0]
 8001890:	b292      	uxth	r2, r2
 8001892:	4293      	cmp	r3, r2
 8001894:	dd05      	ble.n	80018a2 <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8001896:	4b1a      	ldr	r3, [pc, #104]	; (8001900 <ILI9341_Draw_Rectangle+0xb0>)
 8001898:	881b      	ldrh	r3, [r3, #0]
 800189a:	b29a      	uxth	r2, r3
 800189c:	88fb      	ldrh	r3, [r7, #6]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 80018a2:	88ba      	ldrh	r2, [r7, #4]
 80018a4:	883b      	ldrh	r3, [r7, #0]
 80018a6:	4413      	add	r3, r2
 80018a8:	4a16      	ldr	r2, [pc, #88]	; (8001904 <ILI9341_Draw_Rectangle+0xb4>)
 80018aa:	8812      	ldrh	r2, [r2, #0]
 80018ac:	b292      	uxth	r2, r2
 80018ae:	4293      	cmp	r3, r2
 80018b0:	dd05      	ble.n	80018be <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 80018b2:	4b14      	ldr	r3, [pc, #80]	; (8001904 <ILI9341_Draw_Rectangle+0xb4>)
 80018b4:	881b      	ldrh	r3, [r3, #0]
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	88bb      	ldrh	r3, [r7, #4]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 80018be:	88fa      	ldrh	r2, [r7, #6]
 80018c0:	887b      	ldrh	r3, [r7, #2]
 80018c2:	4413      	add	r3, r2
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	3b01      	subs	r3, #1
 80018c8:	b29c      	uxth	r4, r3
 80018ca:	88ba      	ldrh	r2, [r7, #4]
 80018cc:	883b      	ldrh	r3, [r7, #0]
 80018ce:	4413      	add	r3, r2
 80018d0:	b29b      	uxth	r3, r3
 80018d2:	3b01      	subs	r3, #1
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	88b9      	ldrh	r1, [r7, #4]
 80018d8:	88f8      	ldrh	r0, [r7, #6]
 80018da:	4622      	mov	r2, r4
 80018dc:	f7ff fc44 	bl	8001168 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 80018e0:	883b      	ldrh	r3, [r7, #0]
 80018e2:	887a      	ldrh	r2, [r7, #2]
 80018e4:	fb02 f303 	mul.w	r3, r2, r3
 80018e8:	461a      	mov	r2, r3
 80018ea:	8b3b      	ldrh	r3, [r7, #24]
 80018ec:	4611      	mov	r1, r2
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7ff fe10 	bl	8001514 <ILI9341_Draw_Colour_Burst>
 80018f4:	e000      	b.n	80018f8 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80018f6:	bf00      	nop
}
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd90      	pop	{r4, r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000002 	.word	0x20000002
 8001904:	20000000 	.word	0x20000000

08001908 <TP_Read>:
#include "ILI9341_Touchscreen.h"
#include "stm32f7xx_hal.h"

//Internal Touchpad command, do not call directly
uint16_t TP_Read(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
    uint8_t i = 16;
 800190e:	2310      	movs	r3, #16
 8001910:	71fb      	strb	r3, [r7, #7]
    uint16_t value = 0;
 8001912:	2300      	movs	r3, #0
 8001914:	80bb      	strh	r3, [r7, #4]

    while(i > 0x00)
 8001916:	e019      	b.n	800194c <TP_Read+0x44>
    {
        value <<= 1;
 8001918:	88bb      	ldrh	r3, [r7, #4]
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	80bb      	strh	r3, [r7, #4]

				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 800191e:	2201      	movs	r2, #1
 8001920:	2108      	movs	r1, #8
 8001922:	480e      	ldr	r0, [pc, #56]	; (800195c <TP_Read+0x54>)
 8001924:	f001 fce4 	bl	80032f0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);
 8001928:	2200      	movs	r2, #0
 800192a:	2108      	movs	r1, #8
 800192c:	480b      	ldr	r0, [pc, #44]	; (800195c <TP_Read+0x54>)
 800192e:	f001 fcdf 	bl	80032f0 <HAL_GPIO_WritePin>
			
        if(HAL_GPIO_ReadPin(TP_MISO_PORT, TP_MISO_PIN) != 0)
 8001932:	2110      	movs	r1, #16
 8001934:	4809      	ldr	r0, [pc, #36]	; (800195c <TP_Read+0x54>)
 8001936:	f001 fcc3 	bl	80032c0 <HAL_GPIO_ReadPin>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d002      	beq.n	8001946 <TP_Read+0x3e>
        {
            value++;
 8001940:	88bb      	ldrh	r3, [r7, #4]
 8001942:	3301      	adds	r3, #1
 8001944:	80bb      	strh	r3, [r7, #4]
        }

        i--;
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	3b01      	subs	r3, #1
 800194a:	71fb      	strb	r3, [r7, #7]
    while(i > 0x00)
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d1e2      	bne.n	8001918 <TP_Read+0x10>
    };

    return value;
 8001952:	88bb      	ldrh	r3, [r7, #4]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40021000 	.word	0x40021000

08001960 <TP_Write>:

//Internal Touchpad command, do not call directly
void TP_Write(uint8_t value)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0x08;
 800196a:	2308      	movs	r3, #8
 800196c:	73fb      	strb	r3, [r7, #15]

		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);	
 800196e:	2200      	movs	r2, #0
 8001970:	2108      	movs	r1, #8
 8001972:	4815      	ldr	r0, [pc, #84]	; (80019c8 <TP_Write+0x68>)
 8001974:	f001 fcbc 	bl	80032f0 <HAL_GPIO_WritePin>
	
    while(i > 0)
 8001978:	e01e      	b.n	80019b8 <TP_Write+0x58>
    {
        if((value & 0x80) != 0x00)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	2b00      	cmp	r3, #0
 8001980:	da05      	bge.n	800198e <TP_Write+0x2e>
        {
						HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);
 8001982:	2201      	movs	r2, #1
 8001984:	2120      	movs	r1, #32
 8001986:	4810      	ldr	r0, [pc, #64]	; (80019c8 <TP_Write+0x68>)
 8001988:	f001 fcb2 	bl	80032f0 <HAL_GPIO_WritePin>
 800198c:	e004      	b.n	8001998 <TP_Write+0x38>
        }
        else
        {
						HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_RESET);
 800198e:	2200      	movs	r2, #0
 8001990:	2120      	movs	r1, #32
 8001992:	480d      	ldr	r0, [pc, #52]	; (80019c8 <TP_Write+0x68>)
 8001994:	f001 fcac 	bl	80032f0 <HAL_GPIO_WritePin>
        }

        value <<= 1;
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	71fb      	strb	r3, [r7, #7]
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);
 800199e:	2201      	movs	r2, #1
 80019a0:	2108      	movs	r1, #8
 80019a2:	4809      	ldr	r0, [pc, #36]	; (80019c8 <TP_Write+0x68>)
 80019a4:	f001 fca4 	bl	80032f0 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_RESET);        
 80019a8:	2200      	movs	r2, #0
 80019aa:	2108      	movs	r1, #8
 80019ac:	4806      	ldr	r0, [pc, #24]	; (80019c8 <TP_Write+0x68>)
 80019ae:	f001 fc9f 	bl	80032f0 <HAL_GPIO_WritePin>
        i--;
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	73fb      	strb	r3, [r7, #15]
    while(i > 0)
 80019b8:	7bfb      	ldrb	r3, [r7, #15]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d1dd      	bne.n	800197a <TP_Write+0x1a>
    };
}
 80019be:	bf00      	nop
 80019c0:	bf00      	nop
 80019c2:	3710      	adds	r7, #16
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40021000 	.word	0x40021000
 80019cc:	00000000 	.word	0x00000000

080019d0 <TP_Read_Coordinates>:



//Read coordinates of touchscreen press. Position[0] = X, Position[1] = Y
uint8_t TP_Read_Coordinates(uint16_t Coordinates[2])
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b08a      	sub	sp, #40	; 0x28
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(TP_CLK_PORT, TP_CLK_PIN, GPIO_PIN_SET);		
 80019d8:	2201      	movs	r2, #1
 80019da:	2108      	movs	r1, #8
 80019dc:	485a      	ldr	r0, [pc, #360]	; (8001b48 <TP_Read_Coordinates+0x178>)
 80019de:	f001 fc87 	bl	80032f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_MOSI_PORT, TP_MOSI_PIN, GPIO_PIN_SET);		
 80019e2:	2201      	movs	r2, #1
 80019e4:	2120      	movs	r1, #32
 80019e6:	4858      	ldr	r0, [pc, #352]	; (8001b48 <TP_Read_Coordinates+0x178>)
 80019e8:	f001 fc82 	bl	80032f0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);		
 80019ec:	2201      	movs	r2, #1
 80019ee:	2140      	movs	r1, #64	; 0x40
 80019f0:	4855      	ldr	r0, [pc, #340]	; (8001b48 <TP_Read_Coordinates+0x178>)
 80019f2:	f001 fc7d 	bl	80032f0 <HAL_GPIO_WritePin>

	
	
    uint32_t avg_x, avg_y = 0;
 80019f6:	2300      	movs	r3, #0
 80019f8:	623b      	str	r3, [r7, #32]
		uint16_t rawx, rawy = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	81fb      	strh	r3, [r7, #14]
		uint32_t calculating_x, calculating_y = 0;
 80019fe:	2300      	movs	r3, #0
 8001a00:	61bb      	str	r3, [r7, #24]
	
    uint32_t samples = NO_OF_POSITION_SAMPLES;
 8001a02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a06:	617b      	str	r3, [r7, #20]
    uint32_t counted_samples = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	613b      	str	r3, [r7, #16]

		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_RESET);
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2140      	movs	r1, #64	; 0x40
 8001a10:	484d      	ldr	r0, [pc, #308]	; (8001b48 <TP_Read_Coordinates+0x178>)
 8001a12:	f001 fc6d 	bl	80032f0 <HAL_GPIO_WritePin>

	
    while((samples > 0)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 8001a16:	e023      	b.n	8001a60 <TP_Read_Coordinates+0x90>
    {			
        TP_Write(CMD_RDY);
 8001a18:	2090      	movs	r0, #144	; 0x90
 8001a1a:	f7ff ffa1 	bl	8001960 <TP_Write>

				rawy = TP_Read();	
 8001a1e:	f7ff ff73 	bl	8001908 <TP_Read>
 8001a22:	4603      	mov	r3, r0
 8001a24:	81fb      	strh	r3, [r7, #14]
				avg_y += rawy;
 8001a26:	89fb      	ldrh	r3, [r7, #14]
 8001a28:	6a3a      	ldr	r2, [r7, #32]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	623b      	str	r3, [r7, #32]
				calculating_y += rawy;
 8001a2e:	89fb      	ldrh	r3, [r7, #14]
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	4413      	add	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]

				
        TP_Write(CMD_RDX);
 8001a36:	20d0      	movs	r0, #208	; 0xd0
 8001a38:	f7ff ff92 	bl	8001960 <TP_Write>
        rawx = TP_Read();
 8001a3c:	f7ff ff64 	bl	8001908 <TP_Read>
 8001a40:	4603      	mov	r3, r0
 8001a42:	81bb      	strh	r3, [r7, #12]
				avg_x += rawx;
 8001a44:	89bb      	ldrh	r3, [r7, #12]
 8001a46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a48:	4413      	add	r3, r2
 8001a4a:	627b      	str	r3, [r7, #36]	; 0x24
				calculating_x += rawx;
 8001a4c:	89bb      	ldrh	r3, [r7, #12]
 8001a4e:	69fa      	ldr	r2, [r7, #28]
 8001a50:	4413      	add	r3, r2
 8001a52:	61fb      	str	r3, [r7, #28]
        samples--;
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	617b      	str	r3, [r7, #20]
				counted_samples++;
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	613b      	str	r3, [r7, #16]
    while((samples > 0)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d006      	beq.n	8001a74 <TP_Read_Coordinates+0xa4>
 8001a66:	2104      	movs	r1, #4
 8001a68:	4837      	ldr	r0, [pc, #220]	; (8001b48 <TP_Read_Coordinates+0x178>)
 8001a6a:	f001 fc29 	bl	80032c0 <HAL_GPIO_ReadPin>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0d1      	beq.n	8001a18 <TP_Read_Coordinates+0x48>
    };
		
		HAL_GPIO_WritePin(TP_CS_PORT, TP_CS_PIN, GPIO_PIN_SET);
 8001a74:	2201      	movs	r2, #1
 8001a76:	2140      	movs	r1, #64	; 0x40
 8001a78:	4833      	ldr	r0, [pc, #204]	; (8001b48 <TP_Read_Coordinates+0x178>)
 8001a7a:	f001 fc39 	bl	80032f0 <HAL_GPIO_WritePin>

		
		if((counted_samples == NO_OF_POSITION_SAMPLES)&&(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0))
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a84:	d14d      	bne.n	8001b22 <TP_Read_Coordinates+0x152>
 8001a86:	2104      	movs	r1, #4
 8001a88:	482f      	ldr	r0, [pc, #188]	; (8001b48 <TP_Read_Coordinates+0x178>)
 8001a8a:	f001 fc19 	bl	80032c0 <HAL_GPIO_ReadPin>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d146      	bne.n	8001b22 <TP_Read_Coordinates+0x152>
		{
		
		calculating_x /= counted_samples;
 8001a94:	69fa      	ldr	r2, [r7, #28]
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9c:	61fb      	str	r3, [r7, #28]
		calculating_y /= counted_samples;
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aa6:	61bb      	str	r3, [r7, #24]
		
		rawx = calculating_x;
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	81bb      	strh	r3, [r7, #12]
		rawy = calculating_y;		
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	81fb      	strh	r3, [r7, #14]
		
		rawx *= -1;
 8001ab0:	89bb      	ldrh	r3, [r7, #12]
 8001ab2:	425b      	negs	r3, r3
 8001ab4:	81bb      	strh	r3, [r7, #12]
		rawy *= -1;
 8001ab6:	89fb      	ldrh	r3, [r7, #14]
 8001ab8:	425b      	negs	r3, r3
 8001aba:	81fb      	strh	r3, [r7, #14]
		
		//CONVERTING 16bit Value to Screen coordinates
    // 65535/273 = 240!
		// 65535/204 = 320!
    Coordinates[0] = ((240 - (rawx/X_TRANSLATION)) - X_OFFSET)*X_MAGNITUDE;
 8001abc:	89ba      	ldrh	r2, [r7, #12]
 8001abe:	4b23      	ldr	r3, [pc, #140]	; (8001b4c <TP_Read_Coordinates+0x17c>)
 8001ac0:	fba3 1302 	umull	r1, r3, r3, r2
 8001ac4:	1ad2      	subs	r2, r2, r3
 8001ac6:	0852      	lsrs	r2, r2, #1
 8001ac8:	4413      	add	r3, r2
 8001aca:	0a1b      	lsrs	r3, r3, #8
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	f1c3 03e3 	rsb	r3, r3, #227	; 0xe3
 8001ad2:	ee07 3a90 	vmov	s15, r3
 8001ad6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001ada:	ed9f 6b19 	vldr	d6, [pc, #100]	; 8001b40 <TP_Read_Coordinates+0x170>
 8001ade:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001ae2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001ae6:	ee17 3a90 	vmov	r3, s15
 8001aea:	b29a      	uxth	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	801a      	strh	r2, [r3, #0]
		Coordinates[1] = ((rawy/Y_TRANSLATION)- Y_OFFSET)*Y_MAGNITUDE;
 8001af0:	89fb      	ldrh	r3, [r7, #14]
 8001af2:	4a17      	ldr	r2, [pc, #92]	; (8001b50 <TP_Read_Coordinates+0x180>)
 8001af4:	fba2 2303 	umull	r2, r3, r2, r3
 8001af8:	09db      	lsrs	r3, r3, #7
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	3b0f      	subs	r3, #15
 8001afe:	ee07 3a90 	vmov	s15, r3
 8001b02:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001b06:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 8001b40 <TP_Read_Coordinates+0x170>
 8001b0a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	3302      	adds	r3, #2
 8001b12:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001b16:	ee17 2a90 	vmov	r2, s15
 8001b1a:	b292      	uxth	r2, r2
 8001b1c:	801a      	strh	r2, [r3, #0]
		
		return TOUCHPAD_DATA_OK;			
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e007      	b.n	8001b32 <TP_Read_Coordinates+0x162>
		}
		else
		{
			Coordinates[0] = 0;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2200      	movs	r2, #0
 8001b26:	801a      	strh	r2, [r3, #0]
			Coordinates[1] = 0;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3302      	adds	r3, #2
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	801a      	strh	r2, [r3, #0]
			return TOUCHPAD_DATA_NOISY;
 8001b30:	2300      	movs	r3, #0
		}
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3728      	adds	r7, #40	; 0x28
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	f3af 8000 	nop.w
 8001b40:	28f5c28f 	.word	0x28f5c28f
 8001b44:	3ff28f5c 	.word	0x3ff28f5c
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	e01e01e1 	.word	0xe01e01e1
 8001b50:	a0a0a0a1 	.word	0xa0a0a0a1

08001b54 <TP_Touchpad_Pressed>:

//Check if Touchpad was pressed. Returns TOUCHPAD_PRESSED (1) or TOUCHPAD_NOT_PRESSED (0)
uint8_t TP_Touchpad_Pressed(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(TP_IRQ_PORT, TP_IRQ_PIN) == 0)
 8001b58:	2104      	movs	r1, #4
 8001b5a:	4805      	ldr	r0, [pc, #20]	; (8001b70 <TP_Touchpad_Pressed+0x1c>)
 8001b5c:	f001 fbb0 	bl	80032c0 <HAL_GPIO_ReadPin>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d101      	bne.n	8001b6a <TP_Touchpad_Pressed+0x16>
	{
		return TOUCHPAD_PRESSED;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e000      	b.n	8001b6c <TP_Touchpad_Pressed+0x18>
	}
	else
	{
		return TOUCHPAD_NOT_PRESSED;
 8001b6a:	2300      	movs	r3, #0
	}
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40021000 	.word	0x40021000

08001b74 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b08a      	sub	sp, #40	; 0x28
 8001b78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7a:	f107 0314 	add.w	r3, r7, #20
 8001b7e:	2200      	movs	r2, #0
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	605a      	str	r2, [r3, #4]
 8001b84:	609a      	str	r2, [r3, #8]
 8001b86:	60da      	str	r2, [r3, #12]
 8001b88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b8a:	4b5a      	ldr	r3, [pc, #360]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8e:	4a59      	ldr	r2, [pc, #356]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001b90:	f043 0310 	orr.w	r3, r3, #16
 8001b94:	6313      	str	r3, [r2, #48]	; 0x30
 8001b96:	4b57      	ldr	r3, [pc, #348]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	f003 0310 	and.w	r3, r3, #16
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba2:	4b54      	ldr	r3, [pc, #336]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba6:	4a53      	ldr	r2, [pc, #332]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001ba8:	f043 0304 	orr.w	r3, r3, #4
 8001bac:	6313      	str	r3, [r2, #48]	; 0x30
 8001bae:	4b51      	ldr	r3, [pc, #324]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb2:	f003 0304 	and.w	r3, r3, #4
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bba:	4b4e      	ldr	r3, [pc, #312]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	4a4d      	ldr	r2, [pc, #308]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001bc0:	f043 0320 	orr.w	r3, r3, #32
 8001bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc6:	4b4b      	ldr	r3, [pc, #300]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	f003 0320 	and.w	r3, r3, #32
 8001bce:	60bb      	str	r3, [r7, #8]
 8001bd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd2:	4b48      	ldr	r3, [pc, #288]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	4a47      	ldr	r2, [pc, #284]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001bd8:	f043 0302 	orr.w	r3, r3, #2
 8001bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bde:	4b45      	ldr	r3, [pc, #276]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	607b      	str	r3, [r7, #4]
 8001be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001bea:	4b42      	ldr	r3, [pc, #264]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	4a41      	ldr	r2, [pc, #260]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001bf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf6:	4b3f      	ldr	r3, [pc, #252]	; (8001cf4 <MX_GPIO_Init+0x180>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 8001c02:	2200      	movs	r2, #0
 8001c04:	2168      	movs	r1, #104	; 0x68
 8001c06:	483c      	ldr	r0, [pc, #240]	; (8001cf8 <MX_GPIO_Init+0x184>)
 8001c08:	f001 fb72 	bl	80032f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8001c12:	483a      	ldr	r0, [pc, #232]	; (8001cfc <MX_GPIO_Init+0x188>)
 8001c14:	f001 fb6c 	bl	80032f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_Power_GPIO_Port, USB_Power_Pin, GPIO_PIN_RESET);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2140      	movs	r1, #64	; 0x40
 8001c1c:	4838      	ldr	r0, [pc, #224]	; (8001d00 <MX_GPIO_Init+0x18c>)
 8001c1e:	f001 fb67 	bl	80032f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 8001c22:	2200      	movs	r2, #0
 8001c24:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8001c28:	4836      	ldr	r0, [pc, #216]	; (8001d04 <MX_GPIO_Init+0x190>)
 8001c2a:	f001 fb61 	bl	80032f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 8001c2e:	2314      	movs	r3, #20
 8001c30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c36:	2300      	movs	r3, #0
 8001c38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c3a:	f107 0314 	add.w	r3, r7, #20
 8001c3e:	4619      	mov	r1, r3
 8001c40:	482d      	ldr	r0, [pc, #180]	; (8001cf8 <MX_GPIO_Init+0x184>)
 8001c42:	f001 f991 	bl	8002f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 8001c46:	2368      	movs	r3, #104	; 0x68
 8001c48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c52:	2303      	movs	r3, #3
 8001c54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4826      	ldr	r0, [pc, #152]	; (8001cf8 <MX_GPIO_Init+0x184>)
 8001c5e:	f001 f983 	bl	8002f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = User_Blue_Pin;
 8001c62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(User_Blue_GPIO_Port, &GPIO_InitStruct);
 8001c70:	f107 0314 	add.w	r3, r7, #20
 8001c74:	4619      	mov	r1, r3
 8001c76:	4823      	ldr	r0, [pc, #140]	; (8001d04 <MX_GPIO_Init+0x190>)
 8001c78:	f001 f976 	bl	8002f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001c7c:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8001c80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c82:	2301      	movs	r3, #1
 8001c84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c86:	2300      	movs	r3, #0
 8001c88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c8e:	f107 0314 	add.w	r3, r7, #20
 8001c92:	4619      	mov	r1, r3
 8001c94:	4819      	ldr	r0, [pc, #100]	; (8001cfc <MX_GPIO_Init+0x188>)
 8001c96:	f001 f967 	bl	8002f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_Power_Pin;
 8001c9a:	2340      	movs	r3, #64	; 0x40
 8001c9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_Power_GPIO_Port, &GPIO_InitStruct);
 8001caa:	f107 0314 	add.w	r3, r7, #20
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4813      	ldr	r0, [pc, #76]	; (8001d00 <MX_GPIO_Init+0x18c>)
 8001cb2:	f001 f959 	bl	8002f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_Over_Pin;
 8001cb6:	2380      	movs	r3, #128	; 0x80
 8001cb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_Over_GPIO_Port, &GPIO_InitStruct);
 8001cc2:	f107 0314 	add.w	r3, r7, #20
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	480d      	ldr	r0, [pc, #52]	; (8001d00 <MX_GPIO_Init+0x18c>)
 8001cca:	f001 f94d 	bl	8002f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 8001cce:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001cd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ce0:	f107 0314 	add.w	r3, r7, #20
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4807      	ldr	r0, [pc, #28]	; (8001d04 <MX_GPIO_Init+0x190>)
 8001ce8:	f001 f93e 	bl	8002f68 <HAL_GPIO_Init>

}
 8001cec:	bf00      	nop
 8001cee:	3728      	adds	r7, #40	; 0x28
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	40020400 	.word	0x40020400
 8001d00:	40021800 	.word	0x40021800
 8001d04:	40020800 	.word	0x40020800

08001d08 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d0c:	4b1b      	ldr	r3, [pc, #108]	; (8001d7c <MX_I2C1_Init+0x74>)
 8001d0e:	4a1c      	ldr	r2, [pc, #112]	; (8001d80 <MX_I2C1_Init+0x78>)
 8001d10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8001d12:	4b1a      	ldr	r3, [pc, #104]	; (8001d7c <MX_I2C1_Init+0x74>)
 8001d14:	4a1b      	ldr	r2, [pc, #108]	; (8001d84 <MX_I2C1_Init+0x7c>)
 8001d16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001d18:	4b18      	ldr	r3, [pc, #96]	; (8001d7c <MX_I2C1_Init+0x74>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d1e:	4b17      	ldr	r3, [pc, #92]	; (8001d7c <MX_I2C1_Init+0x74>)
 8001d20:	2201      	movs	r2, #1
 8001d22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d24:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <MX_I2C1_Init+0x74>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001d2a:	4b14      	ldr	r3, [pc, #80]	; (8001d7c <MX_I2C1_Init+0x74>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d30:	4b12      	ldr	r3, [pc, #72]	; (8001d7c <MX_I2C1_Init+0x74>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d36:	4b11      	ldr	r3, [pc, #68]	; (8001d7c <MX_I2C1_Init+0x74>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d3c:	4b0f      	ldr	r3, [pc, #60]	; (8001d7c <MX_I2C1_Init+0x74>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d42:	480e      	ldr	r0, [pc, #56]	; (8001d7c <MX_I2C1_Init+0x74>)
 8001d44:	f001 faee 	bl	8003324 <HAL_I2C_Init>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001d4e:	f000 fd01 	bl	8002754 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d52:	2100      	movs	r1, #0
 8001d54:	4809      	ldr	r0, [pc, #36]	; (8001d7c <MX_I2C1_Init+0x74>)
 8001d56:	f001 ffcb 	bl	8003cf0 <HAL_I2CEx_ConfigAnalogFilter>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001d60:	f000 fcf8 	bl	8002754 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001d64:	2100      	movs	r1, #0
 8001d66:	4805      	ldr	r0, [pc, #20]	; (8001d7c <MX_I2C1_Init+0x74>)
 8001d68:	f002 f80d 	bl	8003d86 <HAL_I2CEx_ConfigDigitalFilter>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001d72:	f000 fcef 	bl	8002754 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000208 	.word	0x20000208
 8001d80:	40005400 	.word	0x40005400
 8001d84:	20404768 	.word	0x20404768

08001d88 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b0ae      	sub	sp, #184	; 0xb8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001da0:	f107 0314 	add.w	r3, r7, #20
 8001da4:	2290      	movs	r2, #144	; 0x90
 8001da6:	2100      	movs	r1, #0
 8001da8:	4618      	mov	r0, r3
 8001daa:	f003 fff1 	bl	8005d90 <memset>
  if(i2cHandle->Instance==I2C1)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a22      	ldr	r2, [pc, #136]	; (8001e3c <HAL_I2C_MspInit+0xb4>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d13c      	bne.n	8001e32 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001db8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001dbc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	67bb      	str	r3, [r7, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dc2:	f107 0314 	add.w	r3, r7, #20
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f002 fcda 	bl	8004780 <HAL_RCCEx_PeriphCLKConfig>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001dd2:	f000 fcbf 	bl	8002754 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd6:	4b1a      	ldr	r3, [pc, #104]	; (8001e40 <HAL_I2C_MspInit+0xb8>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dda:	4a19      	ldr	r2, [pc, #100]	; (8001e40 <HAL_I2C_MspInit+0xb8>)
 8001ddc:	f043 0302 	orr.w	r3, r3, #2
 8001de0:	6313      	str	r3, [r2, #48]	; 0x30
 8001de2:	4b17      	ldr	r3, [pc, #92]	; (8001e40 <HAL_I2C_MspInit+0xb8>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	613b      	str	r3, [r7, #16]
 8001dec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dee:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001df2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001df6:	2312      	movs	r3, #18
 8001df8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e02:	2303      	movs	r3, #3
 8001e04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e08:	2304      	movs	r3, #4
 8001e0a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e0e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001e12:	4619      	mov	r1, r3
 8001e14:	480b      	ldr	r0, [pc, #44]	; (8001e44 <HAL_I2C_MspInit+0xbc>)
 8001e16:	f001 f8a7 	bl	8002f68 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e1a:	4b09      	ldr	r3, [pc, #36]	; (8001e40 <HAL_I2C_MspInit+0xb8>)
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1e:	4a08      	ldr	r2, [pc, #32]	; (8001e40 <HAL_I2C_MspInit+0xb8>)
 8001e20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e24:	6413      	str	r3, [r2, #64]	; 0x40
 8001e26:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <HAL_I2C_MspInit+0xb8>)
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e2e:	60fb      	str	r3, [r7, #12]
 8001e30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001e32:	bf00      	nop
 8001e34:	37b8      	adds	r7, #184	; 0xb8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40005400 	.word	0x40005400
 8001e40:	40023800 	.word	0x40023800
 8001e44:	40020400 	.word	0x40020400

08001e48 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001e4c:	f3bf 8f4f 	dsb	sy
}
 8001e50:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e52:	f3bf 8f6f 	isb	sy
}
 8001e56:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001e58:	4b0d      	ldr	r3, [pc, #52]	; (8001e90 <SCB_EnableICache+0x48>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001e60:	f3bf 8f4f 	dsb	sy
}
 8001e64:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e66:	f3bf 8f6f 	isb	sy
}
 8001e6a:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001e6c:	4b08      	ldr	r3, [pc, #32]	; (8001e90 <SCB_EnableICache+0x48>)
 8001e6e:	695b      	ldr	r3, [r3, #20]
 8001e70:	4a07      	ldr	r2, [pc, #28]	; (8001e90 <SCB_EnableICache+0x48>)
 8001e72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e76:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e78:	f3bf 8f4f 	dsb	sy
}
 8001e7c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e7e:	f3bf 8f6f 	isb	sy
}
 8001e82:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001e84:	bf00      	nop
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001e9a:	4b1f      	ldr	r3, [pc, #124]	; (8001f18 <SCB_EnableDCache+0x84>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001ea2:	f3bf 8f4f 	dsb	sy
}
 8001ea6:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001ea8:	4b1b      	ldr	r3, [pc, #108]	; (8001f18 <SCB_EnableDCache+0x84>)
 8001eaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001eae:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	0b5b      	lsrs	r3, r3, #13
 8001eb4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001eb8:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	08db      	lsrs	r3, r3, #3
 8001ebe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ec2:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	015a      	lsls	r2, r3, #5
 8001ec8:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8001ecc:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001ece:	68ba      	ldr	r2, [r7, #8]
 8001ed0:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001ed2:	4911      	ldr	r1, [pc, #68]	; (8001f18 <SCB_EnableDCache+0x84>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	1e5a      	subs	r2, r3, #1
 8001ede:	60ba      	str	r2, [r7, #8]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1ef      	bne.n	8001ec4 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	1e5a      	subs	r2, r3, #1
 8001ee8:	60fa      	str	r2, [r7, #12]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1e5      	bne.n	8001eba <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8001eee:	f3bf 8f4f 	dsb	sy
}
 8001ef2:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001ef4:	4b08      	ldr	r3, [pc, #32]	; (8001f18 <SCB_EnableDCache+0x84>)
 8001ef6:	695b      	ldr	r3, [r3, #20]
 8001ef8:	4a07      	ldr	r2, [pc, #28]	; (8001f18 <SCB_EnableDCache+0x84>)
 8001efa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001efe:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001f00:	f3bf 8f4f 	dsb	sy
}
 8001f04:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f06:	f3bf 8f6f 	isb	sy
}
 8001f0a:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8001f0c:	bf00      	nop
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	e000ed00 	.word	0xe000ed00

08001f1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b0a4      	sub	sp, #144	; 0x90
 8001f20:	af02      	add	r7, sp, #8
  uint8_t cmdBuffer[3];
  uint8_t dataBuffer[8];
  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8001f22:	f7ff ff91 	bl	8001e48 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8001f26:	f7ff ffb5 	bl	8001e94 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f2a:	f000 fea7 	bl	8002c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f2e:	f000 fb67 	bl	8002600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f32:	f7ff fe1f 	bl	8001b74 <MX_GPIO_Init>
  MX_RNG_Init();
 8001f36:	f000 fc13 	bl	8002760 <MX_RNG_Init>
  MX_SPI5_Init();
 8001f3a:	f000 fc59 	bl	80027f0 <MX_SPI5_Init>
  MX_TIM1_Init();
 8001f3e:	f000 fdff 	bl	8002b40 <MX_TIM1_Init>
  MX_I2C1_Init();
 8001f42:	f7ff fee1 	bl	8001d08 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();
 8001f46:	f7ff f9d7 	bl	80012f8 <ILI9341_Init>

  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8001f4a:	2003      	movs	r0, #3
 8001f4c:	f7ff f976 	bl	800123c <ILI9341_Set_Rotation>

  ILI9341_Fill_Screen(WHITE);
 8001f50:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001f54:	f7ff fb7c 	bl	8001650 <ILI9341_Fill_Screen>
  uint16_t red=0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
  uint16_t green=0;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
  uint16_t blue=0;
 8001f64:	2300      	movs	r3, #0
 8001f66:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
  uint16_t timeout=0;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
  cmdBuffer[0]=0x03;
 8001f70:	2303      	movs	r3, #3
 8001f72:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
  cmdBuffer[1]=0x00;
 8001f76:	2300      	movs	r3, #0
 8001f78:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
  cmdBuffer[2]=0x04;
 8001f7c:	2304      	movs	r3, #4
 8001f7e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
		#define ILI9341_SCREEN_WIDTH 	320
     *  */



	  HAL_Delay(50);
 8001f82:	2032      	movs	r0, #50	; 0x32
 8001f84:	f000 fee6 	bl	8002d54 <HAL_Delay>

	  HAL_I2C_Master_Transmit(&hi2c1, 0x5c<<1, cmdBuffer, 3, 200);
 8001f88:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001f8c:	23c8      	movs	r3, #200	; 0xc8
 8001f8e:	9300      	str	r3, [sp, #0]
 8001f90:	2303      	movs	r3, #3
 8001f92:	21b8      	movs	r1, #184	; 0xb8
 8001f94:	4831      	ldr	r0, [pc, #196]	; (800205c <main+0x140>)
 8001f96:	f001 fa55 	bl	8003444 <HAL_I2C_Master_Transmit>
	  HAL_I2C_Master_Transmit(&hi2c1, 0x5c<<1, cmdBuffer, 3, 200);
 8001f9a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001f9e:	23c8      	movs	r3, #200	; 0xc8
 8001fa0:	9300      	str	r3, [sp, #0]
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	21b8      	movs	r1, #184	; 0xb8
 8001fa6:	482d      	ldr	r0, [pc, #180]	; (800205c <main+0x140>)
 8001fa8:	f001 fa4c 	bl	8003444 <HAL_I2C_Master_Transmit>
	  HAL_Delay(1);
 8001fac:	2001      	movs	r0, #1
 8001fae:	f000 fed1 	bl	8002d54 <HAL_Delay>
	  HAL_I2C_Master_Receive(&hi2c1, 0x5c<<1, dataBuffer, 8, 200);
 8001fb2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001fb6:	23c8      	movs	r3, #200	; 0xc8
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	2308      	movs	r3, #8
 8001fbc:	21b8      	movs	r1, #184	; 0xb8
 8001fbe:	4827      	ldr	r0, [pc, #156]	; (800205c <main+0x140>)
 8001fc0:	f001 fb34 	bl	800362c <HAL_I2C_Master_Receive>
	  uint16_t Rcrc = dataBuffer[7]<<8;
 8001fc4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001fc8:	b29b      	uxth	r3, r3
 8001fca:	021b      	lsls	r3, r3, #8
 8001fcc:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	  Rcrc +=dataBuffer[6];
 8001fd0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001fd4:	b29a      	uxth	r2, r3
 8001fd6:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8001fda:	4413      	add	r3, r2
 8001fdc:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
	  if (Rcrc == CRC16_2(dataBuffer,6))
 8001fe0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001fe4:	2106      	movs	r1, #6
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f000 fb78 	bl	80026dc <CRC16_2>
 8001fec:	4603      	mov	r3, r0
 8001fee:	461a      	mov	r2, r3
 8001ff0:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d157      	bne.n	80020a8 <main+0x18c>
	  {
		  uint16_t temperature = ((dataBuffer[4]%0x7F)<<8)+dataBuffer[5];
 8001ff8:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8001ffc:	4b18      	ldr	r3, [pc, #96]	; (8002060 <main+0x144>)
 8001ffe:	fba3 1302 	umull	r1, r3, r3, r2
 8002002:	1ad1      	subs	r1, r2, r3
 8002004:	0849      	lsrs	r1, r1, #1
 8002006:	440b      	add	r3, r1
 8002008:	0999      	lsrs	r1, r3, #6
 800200a:	460b      	mov	r3, r1
 800200c:	01db      	lsls	r3, r3, #7
 800200e:	1a5b      	subs	r3, r3, r1
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	b2db      	uxtb	r3, r3
 8002014:	b29b      	uxth	r3, r3
 8002016:	021b      	lsls	r3, r3, #8
 8002018:	b29a      	uxth	r2, r3
 800201a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800201e:	b29b      	uxth	r3, r3
 8002020:	4413      	add	r3, r2
 8002022:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
		  t = temperature/10.0;
 8002026:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800202a:	ee07 3a90 	vmov	s15, r3
 800202e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8002032:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8002036:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800203a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800203e:	4b09      	ldr	r3, [pc, #36]	; (8002064 <main+0x148>)
 8002040:	edc3 7a00 	vstr	s15, [r3]
		  t=(((dataBuffer[4]&0x80)>>7)==1)?(t*(-1)):t;
 8002044:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002048:	09db      	lsrs	r3, r3, #7
 800204a:	b2db      	uxtb	r3, r3
 800204c:	2b01      	cmp	r3, #1
 800204e:	d10b      	bne.n	8002068 <main+0x14c>
 8002050:	4b04      	ldr	r3, [pc, #16]	; (8002064 <main+0x148>)
 8002052:	edd3 7a00 	vldr	s15, [r3]
 8002056:	eef1 7a67 	vneg.f32	s15, s15
 800205a:	e008      	b.n	800206e <main+0x152>
 800205c:	20000208 	.word	0x20000208
 8002060:	02040811 	.word	0x02040811
 8002064:	20000008 	.word	0x20000008
 8002068:	4bb7      	ldr	r3, [pc, #732]	; (8002348 <main+0x42c>)
 800206a:	edd3 7a00 	vldr	s15, [r3]
 800206e:	4bb6      	ldr	r3, [pc, #728]	; (8002348 <main+0x42c>)
 8002070:	edc3 7a00 	vstr	s15, [r3]
		  uint16_t humidity=(dataBuffer[2]<<8)+dataBuffer[3];
 8002074:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8002078:	b29b      	uxth	r3, r3
 800207a:	021b      	lsls	r3, r3, #8
 800207c:	b29a      	uxth	r2, r3
 800207e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002082:	b29b      	uxth	r3, r3
 8002084:	4413      	add	r3, r2
 8002086:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
		  h= humidity/10.0;
 800208a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800208e:	ee07 3a90 	vmov	s15, r3
 8002092:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8002096:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 800209a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800209e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80020a2:	4baa      	ldr	r3, [pc, #680]	; (800234c <main+0x430>)
 80020a4:	edc3 7a00 	vstr	s15, [r3]

	  }
	  char temperature[4];
	  char Humudity[10];

	  sprintf(temperature,"%4.1fC",t);
 80020a8:	4ba7      	ldr	r3, [pc, #668]	; (8002348 <main+0x42c>)
 80020aa:	edd3 7a00 	vldr	s15, [r3]
 80020ae:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80020b2:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80020b6:	ec53 2b17 	vmov	r2, r3, d7
 80020ba:	49a5      	ldr	r1, [pc, #660]	; (8002350 <main+0x434>)
 80020bc:	f004 fcbe 	bl	8006a3c <siprintf>
	  ILI9341_Draw_Text(temperature, 20, 25, BLACK, 2, WHITE);
 80020c0:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80020c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020c8:	9301      	str	r3, [sp, #4]
 80020ca:	2302      	movs	r3, #2
 80020cc:	9300      	str	r3, [sp, #0]
 80020ce:	2300      	movs	r3, #0
 80020d0:	2219      	movs	r2, #25
 80020d2:	2114      	movs	r1, #20
 80020d4:	f7fe fe02 	bl	8000cdc <ILI9341_Draw_Text>


	  sprintf(Humudity,"%4.1f%%RH",h);
 80020d8:	4b9c      	ldr	r3, [pc, #624]	; (800234c <main+0x430>)
 80020da:	edd3 7a00 	vldr	s15, [r3]
 80020de:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80020e2:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80020e6:	ec53 2b17 	vmov	r2, r3, d7
 80020ea:	499a      	ldr	r1, [pc, #616]	; (8002354 <main+0x438>)
 80020ec:	f004 fca6 	bl	8006a3c <siprintf>
	  ILI9341_Draw_Text(Humudity, 180, 25, BLACK, 2, WHITE);
 80020f0:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80020f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80020f8:	9301      	str	r3, [sp, #4]
 80020fa:	2302      	movs	r3, #2
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	2300      	movs	r3, #0
 8002100:	2219      	movs	r2, #25
 8002102:	21b4      	movs	r1, #180	; 0xb4
 8002104:	f7fe fdea 	bl	8000cdc <ILI9341_Draw_Text>





	  rcolor=((red*25+5)>>3)<<11;
 8002108:	f8b7 2086 	ldrh.w	r2, [r7, #134]	; 0x86
 800210c:	4613      	mov	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4413      	add	r3, r2
 8002112:	009a      	lsls	r2, r3, #2
 8002114:	4413      	add	r3, r2
 8002116:	3305      	adds	r3, #5
 8002118:	10db      	asrs	r3, r3, #3
 800211a:	b29b      	uxth	r3, r3
 800211c:	02db      	lsls	r3, r3, #11
 800211e:	b29a      	uxth	r2, r3
 8002120:	4b8d      	ldr	r3, [pc, #564]	; (8002358 <main+0x43c>)
 8002122:	801a      	strh	r2, [r3, #0]
	  gcolor=((green*25+5)>>2)<<5;
 8002124:	f8b7 2084 	ldrh.w	r2, [r7, #132]	; 0x84
 8002128:	4613      	mov	r3, r2
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	4413      	add	r3, r2
 800212e:	009a      	lsls	r2, r3, #2
 8002130:	4413      	add	r3, r2
 8002132:	3305      	adds	r3, #5
 8002134:	109b      	asrs	r3, r3, #2
 8002136:	b29b      	uxth	r3, r3
 8002138:	015b      	lsls	r3, r3, #5
 800213a:	b29a      	uxth	r2, r3
 800213c:	4b87      	ldr	r3, [pc, #540]	; (800235c <main+0x440>)
 800213e:	801a      	strh	r2, [r3, #0]
	  bcolor=(blue*25+5)>>3;
 8002140:	f8b7 2082 	ldrh.w	r2, [r7, #130]	; 0x82
 8002144:	4613      	mov	r3, r2
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	4413      	add	r3, r2
 800214a:	009a      	lsls	r2, r3, #2
 800214c:	4413      	add	r3, r2
 800214e:	3305      	adds	r3, #5
 8002150:	10db      	asrs	r3, r3, #3
 8002152:	b29a      	uxth	r2, r3
 8002154:	4b82      	ldr	r3, [pc, #520]	; (8002360 <main+0x444>)
 8002156:	801a      	strh	r2, [r3, #0]
	  rgbcolor=rcolor|gcolor|bcolor;
 8002158:	4b7f      	ldr	r3, [pc, #508]	; (8002358 <main+0x43c>)
 800215a:	881a      	ldrh	r2, [r3, #0]
 800215c:	4b7f      	ldr	r3, [pc, #508]	; (800235c <main+0x440>)
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	4313      	orrs	r3, r2
 8002162:	b29a      	uxth	r2, r3
 8002164:	4b7e      	ldr	r3, [pc, #504]	; (8002360 <main+0x444>)
 8002166:	881b      	ldrh	r3, [r3, #0]
 8002168:	4313      	orrs	r3, r2
 800216a:	b29a      	uxth	r2, r3
 800216c:	4b7d      	ldr	r3, [pc, #500]	; (8002364 <main+0x448>)
 800216e:	801a      	strh	r2, [r3, #0]

	  if(TP_Touchpad_Pressed())
 8002170:	f7ff fcf0 	bl	8001b54 <TP_Touchpad_Pressed>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	f000 8146 	beq.w	8002408 <main+0x4ec>
	  {
		  uint16_t x_pos=0;
 800217c:	2300      	movs	r3, #0
 800217e:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
		  uint16_t y_pos=0;
 8002182:	2300      	movs	r3, #0
 8002184:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
		  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_SET);
 8002188:	2201      	movs	r2, #1
 800218a:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 800218e:	4876      	ldr	r0, [pc, #472]	; (8002368 <main+0x44c>)
 8002190:	f001 f8ae 	bl	80032f0 <HAL_GPIO_WritePin>
		  uint16_t position_array[2];
		  if(TP_Read_Coordinates(position_array)==TOUCHPAD_DATA_OK)
 8002194:	f107 0320 	add.w	r3, r7, #32
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff fc19 	bl	80019d0 <TP_Read_Coordinates>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	f040 8137 	bne.w	8002414 <main+0x4f8>
		  {
			  x_pos= position_array[0];
 80021a6:	8c3b      	ldrh	r3, [r7, #32]
 80021a8:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
			  y_pos=position_array[1];
 80021ac:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80021ae:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
			  if(x_pos>100 && x_pos<125&&y_pos>285&&y_pos<305)
 80021b2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80021b6:	2b64      	cmp	r3, #100	; 0x64
 80021b8:	d919      	bls.n	80021ee <main+0x2d2>
 80021ba:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80021be:	2b7c      	cmp	r3, #124	; 0x7c
 80021c0:	d815      	bhi.n	80021ee <main+0x2d2>
 80021c2:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80021c6:	f5b3 7f8f 	cmp.w	r3, #286	; 0x11e
 80021ca:	d310      	bcc.n	80021ee <main+0x2d2>
 80021cc:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80021d0:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80021d4:	d80b      	bhi.n	80021ee <main+0x2d2>
			  {
				  red++;
 80021d6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80021da:	3301      	adds	r3, #1
 80021dc:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
			  	  if (red>10)
 80021e0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80021e4:	2b0a      	cmp	r3, #10
 80021e6:	d902      	bls.n	80021ee <main+0x2d2>
			  	  {

			  		  red=0;
 80021e8:	2300      	movs	r3, #0
 80021ea:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
			  	  }
			  }
			  if(x_pos>150 && x_pos<180&&y_pos>285&&y_pos<305)
 80021ee:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80021f2:	2b96      	cmp	r3, #150	; 0x96
 80021f4:	d919      	bls.n	800222a <main+0x30e>
 80021f6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80021fa:	2bb3      	cmp	r3, #179	; 0xb3
 80021fc:	d815      	bhi.n	800222a <main+0x30e>
 80021fe:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002202:	f5b3 7f8f 	cmp.w	r3, #286	; 0x11e
 8002206:	d310      	bcc.n	800222a <main+0x30e>
 8002208:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800220c:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8002210:	d80b      	bhi.n	800222a <main+0x30e>
			  {

				  green++;
 8002212:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8002216:	3301      	adds	r3, #1
 8002218:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
			  	  if (green>10)
 800221c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8002220:	2b0a      	cmp	r3, #10
 8002222:	d902      	bls.n	800222a <main+0x30e>
			  	  {
			  		green=0;
 8002224:	2300      	movs	r3, #0
 8002226:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
			  	  }
			  }
			  if(x_pos>200 && x_pos<230&&y_pos>285&&y_pos<305)
 800222a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800222e:	2bc8      	cmp	r3, #200	; 0xc8
 8002230:	d919      	bls.n	8002266 <main+0x34a>
 8002232:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002236:	2be5      	cmp	r3, #229	; 0xe5
 8002238:	d815      	bhi.n	8002266 <main+0x34a>
 800223a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800223e:	f5b3 7f8f 	cmp.w	r3, #286	; 0x11e
 8002242:	d310      	bcc.n	8002266 <main+0x34a>
 8002244:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002248:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 800224c:	d80b      	bhi.n	8002266 <main+0x34a>
			  {

				  blue++;
 800224e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8002252:	3301      	adds	r3, #1
 8002254:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
				  if (blue>10)
 8002258:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 800225c:	2b0a      	cmp	r3, #10
 800225e:	d902      	bls.n	8002266 <main+0x34a>
				  {
					  blue=0;
 8002260:	2300      	movs	r3, #0
 8002262:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
				  }
			  }
			  if(x_pos>30 && x_pos<50&&y_pos>180&&y_pos<220)
 8002266:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800226a:	2b1e      	cmp	r3, #30
 800226c:	f240 80d2 	bls.w	8002414 <main+0x4f8>
 8002270:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002274:	2b31      	cmp	r3, #49	; 0x31
 8002276:	f200 80cd 	bhi.w	8002414 <main+0x4f8>
 800227a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 800227e:	2bb4      	cmp	r3, #180	; 0xb4
 8002280:	f240 80c8 	bls.w	8002414 <main+0x4f8>
 8002284:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002288:	2bdb      	cmp	r3, #219	; 0xdb
 800228a:	f200 80c3 	bhi.w	8002414 <main+0x4f8>
			  {

			  	  ILI9341_Fill_Screen(WHITE);
 800228e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002292:	f7ff f9dd 	bl	8001650 <ILI9341_Fill_Screen>
			  	  ILI9341_Draw_Image((const char*)picture, SCREEN_HORIZONTAL_2);
 8002296:	2103      	movs	r1, #3
 8002298:	4834      	ldr	r0, [pc, #208]	; (800236c <main+0x450>)
 800229a:	f7fe fd4f 	bl	8000d3c <ILI9341_Draw_Image>
			  	  ILI9341_Draw_Text("Group No18", 145, 45, rgbcolor, 2, WHITE);
 800229e:	4b31      	ldr	r3, [pc, #196]	; (8002364 <main+0x448>)
 80022a0:	881b      	ldrh	r3, [r3, #0]
 80022a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022a6:	9201      	str	r2, [sp, #4]
 80022a8:	2202      	movs	r2, #2
 80022aa:	9200      	str	r2, [sp, #0]
 80022ac:	222d      	movs	r2, #45	; 0x2d
 80022ae:	2191      	movs	r1, #145	; 0x91
 80022b0:	482f      	ldr	r0, [pc, #188]	; (8002370 <main+0x454>)
 80022b2:	f7fe fd13 	bl	8000cdc <ILI9341_Draw_Text>
			  	  ILI9341_Draw_Text("Jaruphat", 145, 65, rgbcolor, 2, WHITE);
 80022b6:	4b2b      	ldr	r3, [pc, #172]	; (8002364 <main+0x448>)
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022be:	9201      	str	r2, [sp, #4]
 80022c0:	2202      	movs	r2, #2
 80022c2:	9200      	str	r2, [sp, #0]
 80022c4:	2241      	movs	r2, #65	; 0x41
 80022c6:	2191      	movs	r1, #145	; 0x91
 80022c8:	482a      	ldr	r0, [pc, #168]	; (8002374 <main+0x458>)
 80022ca:	f7fe fd07 	bl	8000cdc <ILI9341_Draw_Text>
			  	  ILI9341_Draw_Text("Khenprom", 145, 85, rgbcolor, 2, WHITE);
 80022ce:	4b25      	ldr	r3, [pc, #148]	; (8002364 <main+0x448>)
 80022d0:	881b      	ldrh	r3, [r3, #0]
 80022d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022d6:	9201      	str	r2, [sp, #4]
 80022d8:	2202      	movs	r2, #2
 80022da:	9200      	str	r2, [sp, #0]
 80022dc:	2255      	movs	r2, #85	; 0x55
 80022de:	2191      	movs	r1, #145	; 0x91
 80022e0:	4825      	ldr	r0, [pc, #148]	; (8002378 <main+0x45c>)
 80022e2:	f7fe fcfb 	bl	8000cdc <ILI9341_Draw_Text>
			  	  ILI9341_Draw_Text("64015019", 145, 105, rgbcolor, 2, WHITE);
 80022e6:	4b1f      	ldr	r3, [pc, #124]	; (8002364 <main+0x448>)
 80022e8:	881b      	ldrh	r3, [r3, #0]
 80022ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022ee:	9201      	str	r2, [sp, #4]
 80022f0:	2202      	movs	r2, #2
 80022f2:	9200      	str	r2, [sp, #0]
 80022f4:	2269      	movs	r2, #105	; 0x69
 80022f6:	2191      	movs	r1, #145	; 0x91
 80022f8:	4820      	ldr	r0, [pc, #128]	; (800237c <main+0x460>)
 80022fa:	f7fe fcef 	bl	8000cdc <ILI9341_Draw_Text>
			  	  ILI9341_Draw_Text("Pongphiphat", 135, 125, rgbcolor, 2, WHITE);
 80022fe:	4b19      	ldr	r3, [pc, #100]	; (8002364 <main+0x448>)
 8002300:	881b      	ldrh	r3, [r3, #0]
 8002302:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002306:	9201      	str	r2, [sp, #4]
 8002308:	2202      	movs	r2, #2
 800230a:	9200      	str	r2, [sp, #0]
 800230c:	227d      	movs	r2, #125	; 0x7d
 800230e:	2187      	movs	r1, #135	; 0x87
 8002310:	481b      	ldr	r0, [pc, #108]	; (8002380 <main+0x464>)
 8002312:	f7fe fce3 	bl	8000cdc <ILI9341_Draw_Text>
			  	  ILI9341_Draw_Text("Senta", 145, 145, rgbcolor, 2, WHITE);
 8002316:	4b13      	ldr	r3, [pc, #76]	; (8002364 <main+0x448>)
 8002318:	881b      	ldrh	r3, [r3, #0]
 800231a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800231e:	9201      	str	r2, [sp, #4]
 8002320:	2202      	movs	r2, #2
 8002322:	9200      	str	r2, [sp, #0]
 8002324:	2291      	movs	r2, #145	; 0x91
 8002326:	2191      	movs	r1, #145	; 0x91
 8002328:	4816      	ldr	r0, [pc, #88]	; (8002384 <main+0x468>)
 800232a:	f7fe fcd7 	bl	8000cdc <ILI9341_Draw_Text>
			  	  ILI9341_Draw_Text("64015094", 145, 165, rgbcolor, 2, WHITE);
 800232e:	4b0d      	ldr	r3, [pc, #52]	; (8002364 <main+0x448>)
 8002330:	881b      	ldrh	r3, [r3, #0]
 8002332:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002336:	9201      	str	r2, [sp, #4]
 8002338:	2202      	movs	r2, #2
 800233a:	9200      	str	r2, [sp, #0]
 800233c:	22a5      	movs	r2, #165	; 0xa5
 800233e:	2191      	movs	r1, #145	; 0x91
 8002340:	4811      	ldr	r0, [pc, #68]	; (8002388 <main+0x46c>)
 8002342:	f7fe fccb 	bl	8000cdc <ILI9341_Draw_Text>
			  	  while(timeout<5000)
 8002346:	e051      	b.n	80023ec <main+0x4d0>
 8002348:	20000008 	.word	0x20000008
 800234c:	20000004 	.word	0x20000004
 8002350:	0800a488 	.word	0x0800a488
 8002354:	0800a490 	.word	0x0800a490
 8002358:	2000025c 	.word	0x2000025c
 800235c:	2000025e 	.word	0x2000025e
 8002360:	20000260 	.word	0x20000260
 8002364:	20000262 	.word	0x20000262
 8002368:	40020400 	.word	0x40020400
 800236c:	0800a73c 	.word	0x0800a73c
 8002370:	0800a49c 	.word	0x0800a49c
 8002374:	0800a4a8 	.word	0x0800a4a8
 8002378:	0800a4b4 	.word	0x0800a4b4
 800237c:	0800a4c0 	.word	0x0800a4c0
 8002380:	0800a4cc 	.word	0x0800a4cc
 8002384:	0800a4d8 	.word	0x0800a4d8
 8002388:	0800a4e0 	.word	0x0800a4e0
				  	  {
				  	  HAL_Delay(100);
 800238c:	2064      	movs	r0, #100	; 0x64
 800238e:	f000 fce1 	bl	8002d54 <HAL_Delay>
				  	  timeout+=100;
 8002392:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8002396:	3364      	adds	r3, #100	; 0x64
 8002398:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
				  	  if(TP_Touchpad_Pressed())
 800239c:	f7ff fbda 	bl	8001b54 <TP_Touchpad_Pressed>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d022      	beq.n	80023ec <main+0x4d0>
				  	  {
				  		 if(TP_Read_Coordinates(position_array)==TOUCHPAD_DATA_OK)
 80023a6:	f107 0320 	add.w	r3, r7, #32
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff fb10 	bl	80019d0 <TP_Read_Coordinates>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d11a      	bne.n	80023ec <main+0x4d0>
				  				  {
				  					  x_pos= position_array[0];
 80023b6:	8c3b      	ldrh	r3, [r7, #32]
 80023b8:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
				  					  y_pos=position_array[1];
 80023bc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80023be:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
				  					  if(x_pos>70 && x_pos<190&&y_pos>180&&y_pos<300)
 80023c2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80023c6:	2b46      	cmp	r3, #70	; 0x46
 80023c8:	d910      	bls.n	80023ec <main+0x4d0>
 80023ca:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80023ce:	2bbd      	cmp	r3, #189	; 0xbd
 80023d0:	d80c      	bhi.n	80023ec <main+0x4d0>
 80023d2:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80023d6:	2bb4      	cmp	r3, #180	; 0xb4
 80023d8:	d908      	bls.n	80023ec <main+0x4d0>
 80023da:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80023de:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80023e2:	d203      	bcs.n	80023ec <main+0x4d0>
				  					  {
				  						  timeout=5000;
 80023e4:	f241 3388 	movw	r3, #5000	; 0x1388
 80023e8:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
			  	  while(timeout<5000)
 80023ec:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 80023f0:	f241 3287 	movw	r2, #4999	; 0x1387
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d9c9      	bls.n	800238c <main+0x470>
				  				  }

				  	  }

				  	  }
					timeout=0;
 80023f8:	2300      	movs	r3, #0
 80023fa:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
				  	ILI9341_Fill_Screen(WHITE);
 80023fe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002402:	f7ff f925 	bl	8001650 <ILI9341_Fill_Screen>
 8002406:	e005      	b.n	8002414 <main+0x4f8>
//		  		ILI9341_Draw_Text(counter_buff, 10, 120, BLACK, 2, WHITE);

	  }
	  else
	  {
		  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002408:	2200      	movs	r2, #0
 800240a:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 800240e:	4878      	ldr	r0, [pc, #480]	; (80025f0 <main+0x6d4>)
 8002410:	f000 ff6e 	bl	80032f0 <HAL_GPIO_WritePin>

	  }
	  ILI9341_Draw_Filled_Circle(130,40, 30,rgbcolor);
 8002414:	4b77      	ldr	r3, [pc, #476]	; (80025f4 <main+0x6d8>)
 8002416:	881b      	ldrh	r3, [r3, #0]
 8002418:	221e      	movs	r2, #30
 800241a:	2128      	movs	r1, #40	; 0x28
 800241c:	2082      	movs	r0, #130	; 0x82
 800241e:	f7fe fadd 	bl	80009dc <ILI9341_Draw_Filled_Circle>

	  char counter_buff[4];
	  ILI9341_Draw_Filled_Circle(30,110, 20, RED);
 8002422:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002426:	2214      	movs	r2, #20
 8002428:	216e      	movs	r1, #110	; 0x6e
 800242a:	201e      	movs	r0, #30
 800242c:	f7fe fad6 	bl	80009dc <ILI9341_Draw_Filled_Circle>
	  ILI9341_Draw_Filled_Rectangle_Coord(60, 95, 190, 125, 0xF5F5);
 8002430:	f24f 53f5 	movw	r3, #62965	; 0xf5f5
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	237d      	movs	r3, #125	; 0x7d
 8002438:	22be      	movs	r2, #190	; 0xbe
 800243a:	215f      	movs	r1, #95	; 0x5f
 800243c:	203c      	movs	r0, #60	; 0x3c
 800243e:	f7fe fb55 	bl	8000aec <ILI9341_Draw_Filled_Rectangle_Coord>
	  ILI9341_Draw_Filled_Rectangle_Coord(60, 95, (60+(red*13)), 125, RED);
 8002442:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8002446:	461a      	mov	r2, r3
 8002448:	0052      	lsls	r2, r2, #1
 800244a:	441a      	add	r2, r3
 800244c:	0092      	lsls	r2, r2, #2
 800244e:	4413      	add	r3, r2
 8002450:	b29b      	uxth	r3, r3
 8002452:	333c      	adds	r3, #60	; 0x3c
 8002454:	b29a      	uxth	r2, r3
 8002456:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800245a:	9300      	str	r3, [sp, #0]
 800245c:	237d      	movs	r3, #125	; 0x7d
 800245e:	215f      	movs	r1, #95	; 0x5f
 8002460:	203c      	movs	r0, #60	; 0x3c
 8002462:	f7fe fb43 	bl	8000aec <ILI9341_Draw_Filled_Rectangle_Coord>
	  sprintf(counter_buff, "    ");
 8002466:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800246a:	4963      	ldr	r1, [pc, #396]	; (80025f8 <main+0x6dc>)
 800246c:	4618      	mov	r0, r3
 800246e:	f004 fae5 	bl	8006a3c <siprintf>
	  ILI9341_Draw_Text(counter_buff, 200, 100, BLACK, 3, WHITE);
 8002472:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8002476:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800247a:	9301      	str	r3, [sp, #4]
 800247c:	2303      	movs	r3, #3
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	2300      	movs	r3, #0
 8002482:	2264      	movs	r2, #100	; 0x64
 8002484:	21c8      	movs	r1, #200	; 0xc8
 8002486:	f7fe fc29 	bl	8000cdc <ILI9341_Draw_Text>

	  sprintf(counter_buff, "%d%%", red*10);
 800248a:	f8b7 2086 	ldrh.w	r2, [r7, #134]	; 0x86
 800248e:	4613      	mov	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	461a      	mov	r2, r3
 8002498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800249c:	4957      	ldr	r1, [pc, #348]	; (80025fc <main+0x6e0>)
 800249e:	4618      	mov	r0, r3
 80024a0:	f004 facc 	bl	8006a3c <siprintf>
	  ILI9341_Draw_Text(counter_buff, 200, 100, BLACK, 3, WHITE);
 80024a4:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80024a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80024ac:	9301      	str	r3, [sp, #4]
 80024ae:	2303      	movs	r3, #3
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	2300      	movs	r3, #0
 80024b4:	2264      	movs	r2, #100	; 0x64
 80024b6:	21c8      	movs	r1, #200	; 0xc8
 80024b8:	f7fe fc10 	bl	8000cdc <ILI9341_Draw_Text>

	  ILI9341_Draw_Filled_Circle(30,160, 20, GREEN);
 80024bc:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80024c0:	2214      	movs	r2, #20
 80024c2:	21a0      	movs	r1, #160	; 0xa0
 80024c4:	201e      	movs	r0, #30
 80024c6:	f7fe fa89 	bl	80009dc <ILI9341_Draw_Filled_Circle>
	  ILI9341_Draw_Filled_Rectangle_Coord(60, 145, 190, 175,0xB7B7);
 80024ca:	f24b 73b7 	movw	r3, #47031	; 0xb7b7
 80024ce:	9300      	str	r3, [sp, #0]
 80024d0:	23af      	movs	r3, #175	; 0xaf
 80024d2:	22be      	movs	r2, #190	; 0xbe
 80024d4:	2191      	movs	r1, #145	; 0x91
 80024d6:	203c      	movs	r0, #60	; 0x3c
 80024d8:	f7fe fb08 	bl	8000aec <ILI9341_Draw_Filled_Rectangle_Coord>
	  ILI9341_Draw_Filled_Rectangle_Coord(60, 145, (60+(green*13)), 175,GREEN);
 80024dc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80024e0:	461a      	mov	r2, r3
 80024e2:	0052      	lsls	r2, r2, #1
 80024e4:	441a      	add	r2, r3
 80024e6:	0092      	lsls	r2, r2, #2
 80024e8:	4413      	add	r3, r2
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	333c      	adds	r3, #60	; 0x3c
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80024f4:	9300      	str	r3, [sp, #0]
 80024f6:	23af      	movs	r3, #175	; 0xaf
 80024f8:	2191      	movs	r1, #145	; 0x91
 80024fa:	203c      	movs	r0, #60	; 0x3c
 80024fc:	f7fe faf6 	bl	8000aec <ILI9341_Draw_Filled_Rectangle_Coord>
	  sprintf(counter_buff, "    ");
 8002500:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002504:	493c      	ldr	r1, [pc, #240]	; (80025f8 <main+0x6dc>)
 8002506:	4618      	mov	r0, r3
 8002508:	f004 fa98 	bl	8006a3c <siprintf>
	  ILI9341_Draw_Text(counter_buff, 200, 150, BLACK, 3, WHITE);
 800250c:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8002510:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002514:	9301      	str	r3, [sp, #4]
 8002516:	2303      	movs	r3, #3
 8002518:	9300      	str	r3, [sp, #0]
 800251a:	2300      	movs	r3, #0
 800251c:	2296      	movs	r2, #150	; 0x96
 800251e:	21c8      	movs	r1, #200	; 0xc8
 8002520:	f7fe fbdc 	bl	8000cdc <ILI9341_Draw_Text>
	  sprintf(counter_buff, "%d%%", green*10);
 8002524:	f8b7 2084 	ldrh.w	r2, [r7, #132]	; 0x84
 8002528:	4613      	mov	r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	461a      	mov	r2, r3
 8002532:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002536:	4931      	ldr	r1, [pc, #196]	; (80025fc <main+0x6e0>)
 8002538:	4618      	mov	r0, r3
 800253a:	f004 fa7f 	bl	8006a3c <siprintf>
	  ILI9341_Draw_Text(counter_buff, 200, 150, BLACK, 3, WHITE);
 800253e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8002542:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002546:	9301      	str	r3, [sp, #4]
 8002548:	2303      	movs	r3, #3
 800254a:	9300      	str	r3, [sp, #0]
 800254c:	2300      	movs	r3, #0
 800254e:	2296      	movs	r2, #150	; 0x96
 8002550:	21c8      	movs	r1, #200	; 0xc8
 8002552:	f7fe fbc3 	bl	8000cdc <ILI9341_Draw_Text>



	  ILI9341_Draw_Filled_Circle(30,210, 20, BLUE);
 8002556:	231f      	movs	r3, #31
 8002558:	2214      	movs	r2, #20
 800255a:	21d2      	movs	r1, #210	; 0xd2
 800255c:	201e      	movs	r0, #30
 800255e:	f7fe fa3d 	bl	80009dc <ILI9341_Draw_Filled_Circle>
	  ILI9341_Draw_Filled_Rectangle_Coord(60, 195, 190, 225,0x7E7E);
 8002562:	f647 637e 	movw	r3, #32382	; 0x7e7e
 8002566:	9300      	str	r3, [sp, #0]
 8002568:	23e1      	movs	r3, #225	; 0xe1
 800256a:	22be      	movs	r2, #190	; 0xbe
 800256c:	21c3      	movs	r1, #195	; 0xc3
 800256e:	203c      	movs	r0, #60	; 0x3c
 8002570:	f7fe fabc 	bl	8000aec <ILI9341_Draw_Filled_Rectangle_Coord>
	  ILI9341_Draw_Filled_Rectangle_Coord(60, 195, (60+(blue*13)), 225,BLUE);
 8002574:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 8002578:	461a      	mov	r2, r3
 800257a:	0052      	lsls	r2, r2, #1
 800257c:	441a      	add	r2, r3
 800257e:	0092      	lsls	r2, r2, #2
 8002580:	4413      	add	r3, r2
 8002582:	b29b      	uxth	r3, r3
 8002584:	333c      	adds	r3, #60	; 0x3c
 8002586:	b29a      	uxth	r2, r3
 8002588:	231f      	movs	r3, #31
 800258a:	9300      	str	r3, [sp, #0]
 800258c:	23e1      	movs	r3, #225	; 0xe1
 800258e:	21c3      	movs	r1, #195	; 0xc3
 8002590:	203c      	movs	r0, #60	; 0x3c
 8002592:	f7fe faab 	bl	8000aec <ILI9341_Draw_Filled_Rectangle_Coord>
	  sprintf(counter_buff, "    ");
 8002596:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800259a:	4917      	ldr	r1, [pc, #92]	; (80025f8 <main+0x6dc>)
 800259c:	4618      	mov	r0, r3
 800259e:	f004 fa4d 	bl	8006a3c <siprintf>
	  ILI9341_Draw_Text(counter_buff, 200, 200, BLACK, 3, WHITE);
 80025a2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80025a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025aa:	9301      	str	r3, [sp, #4]
 80025ac:	2303      	movs	r3, #3
 80025ae:	9300      	str	r3, [sp, #0]
 80025b0:	2300      	movs	r3, #0
 80025b2:	22c8      	movs	r2, #200	; 0xc8
 80025b4:	21c8      	movs	r1, #200	; 0xc8
 80025b6:	f7fe fb91 	bl	8000cdc <ILI9341_Draw_Text>
	  sprintf(counter_buff, "%d%%", blue*10);
 80025ba:	f8b7 2082 	ldrh.w	r2, [r7, #130]	; 0x82
 80025be:	4613      	mov	r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	461a      	mov	r2, r3
 80025c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025cc:	490b      	ldr	r1, [pc, #44]	; (80025fc <main+0x6e0>)
 80025ce:	4618      	mov	r0, r3
 80025d0:	f004 fa34 	bl	8006a3c <siprintf>
	  ILI9341_Draw_Text(counter_buff, 200, 200, BLACK, 3, WHITE);
 80025d4:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80025d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025dc:	9301      	str	r3, [sp, #4]
 80025de:	2303      	movs	r3, #3
 80025e0:	9300      	str	r3, [sp, #0]
 80025e2:	2300      	movs	r3, #0
 80025e4:	22c8      	movs	r2, #200	; 0xc8
 80025e6:	21c8      	movs	r1, #200	; 0xc8
 80025e8:	f7fe fb78 	bl	8000cdc <ILI9341_Draw_Text>
  {
 80025ec:	e4c9      	b.n	8001f82 <main+0x66>
 80025ee:	bf00      	nop
 80025f0:	40020400 	.word	0x40020400
 80025f4:	20000262 	.word	0x20000262
 80025f8:	0800a4ec 	.word	0x0800a4ec
 80025fc:	0800a4f4 	.word	0x0800a4f4

08002600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b094      	sub	sp, #80	; 0x50
 8002604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002606:	f107 031c 	add.w	r3, r7, #28
 800260a:	2234      	movs	r2, #52	; 0x34
 800260c:	2100      	movs	r1, #0
 800260e:	4618      	mov	r0, r3
 8002610:	f003 fbbe 	bl	8005d90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002614:	f107 0308 	add.w	r3, r7, #8
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	605a      	str	r2, [r3, #4]
 800261e:	609a      	str	r2, [r3, #8]
 8002620:	60da      	str	r2, [r3, #12]
 8002622:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002624:	4b2b      	ldr	r3, [pc, #172]	; (80026d4 <SystemClock_Config+0xd4>)
 8002626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002628:	4a2a      	ldr	r2, [pc, #168]	; (80026d4 <SystemClock_Config+0xd4>)
 800262a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800262e:	6413      	str	r3, [r2, #64]	; 0x40
 8002630:	4b28      	ldr	r3, [pc, #160]	; (80026d4 <SystemClock_Config+0xd4>)
 8002632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002638:	607b      	str	r3, [r7, #4]
 800263a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800263c:	4b26      	ldr	r3, [pc, #152]	; (80026d8 <SystemClock_Config+0xd8>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a25      	ldr	r2, [pc, #148]	; (80026d8 <SystemClock_Config+0xd8>)
 8002642:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002646:	6013      	str	r3, [r2, #0]
 8002648:	4b23      	ldr	r3, [pc, #140]	; (80026d8 <SystemClock_Config+0xd8>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002650:	603b      	str	r3, [r7, #0]
 8002652:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002654:	2302      	movs	r3, #2
 8002656:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002658:	2301      	movs	r3, #1
 800265a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800265c:	2310      	movs	r3, #16
 800265e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002660:	2302      	movs	r3, #2
 8002662:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002664:	2300      	movs	r3, #0
 8002666:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002668:	2308      	movs	r3, #8
 800266a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 200;
 800266c:	23c8      	movs	r3, #200	; 0xc8
 800266e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002670:	2302      	movs	r3, #2
 8002672:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002674:	2309      	movs	r3, #9
 8002676:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002678:	2302      	movs	r3, #2
 800267a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800267c:	f107 031c 	add.w	r3, r7, #28
 8002680:	4618      	mov	r0, r3
 8002682:	f001 fc1d 	bl	8003ec0 <HAL_RCC_OscConfig>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800268c:	f000 f862 	bl	8002754 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002690:	f001 fbc6 	bl	8003e20 <HAL_PWREx_EnableOverDrive>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800269a:	f000 f85b 	bl	8002754 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800269e:	230f      	movs	r3, #15
 80026a0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026a2:	2302      	movs	r3, #2
 80026a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026a6:	2300      	movs	r3, #0
 80026a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80026aa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80026ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80026b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026b4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80026b6:	f107 0308 	add.w	r3, r7, #8
 80026ba:	2106      	movs	r1, #6
 80026bc:	4618      	mov	r0, r3
 80026be:	f001 fead 	bl	800441c <HAL_RCC_ClockConfig>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80026c8:	f000 f844 	bl	8002754 <Error_Handler>
  }
}
 80026cc:	bf00      	nop
 80026ce:	3750      	adds	r7, #80	; 0x50
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40023800 	.word	0x40023800
 80026d8:	40007000 	.word	0x40007000

080026dc <CRC16_2>:

/* USER CODE BEGIN 4 */
uint16_t CRC16_2 (uint8_t *ptr, uint8_t length)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	460b      	mov	r3, r1
 80026e6:	70fb      	strb	r3, [r7, #3]
       uint16_t crc = 0xFFFF;
 80026e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026ec:	81fb      	strh	r3, [r7, #14]
       uint8_t s = 0x00;
 80026ee:	2300      	movs	r3, #0
 80026f0:	737b      	strb	r3, [r7, #13]
       while (length--)
 80026f2:	e023      	b.n	800273c <CRC16_2+0x60>
       {
         crc ^= *ptr++;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	1c5a      	adds	r2, r3, #1
 80026f8:	607a      	str	r2, [r7, #4]
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	b29a      	uxth	r2, r3
 80026fe:	89fb      	ldrh	r3, [r7, #14]
 8002700:	4053      	eors	r3, r2
 8002702:	81fb      	strh	r3, [r7, #14]
         for (s =0 ;s< 8; s++)
 8002704:	2300      	movs	r3, #0
 8002706:	737b      	strb	r3, [r7, #13]
 8002708:	e015      	b.n	8002736 <CRC16_2+0x5a>
         {
           if ((crc & 0x01) != 0)
 800270a:	89fb      	ldrh	r3, [r7, #14]
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00a      	beq.n	800272a <CRC16_2+0x4e>
           {
             crc >>= 1;
 8002714:	89fb      	ldrh	r3, [r7, #14]
 8002716:	085b      	lsrs	r3, r3, #1
 8002718:	81fb      	strh	r3, [r7, #14]
             crc ^= 0xA001;
 800271a:	89fb      	ldrh	r3, [r7, #14]
 800271c:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 8002720:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 8002724:	43db      	mvns	r3, r3
 8002726:	81fb      	strh	r3, [r7, #14]
 8002728:	e002      	b.n	8002730 <CRC16_2+0x54>
           }
           else crc >>= 1;
 800272a:	89fb      	ldrh	r3, [r7, #14]
 800272c:	085b      	lsrs	r3, r3, #1
 800272e:	81fb      	strh	r3, [r7, #14]
         for (s =0 ;s< 8; s++)
 8002730:	7b7b      	ldrb	r3, [r7, #13]
 8002732:	3301      	adds	r3, #1
 8002734:	737b      	strb	r3, [r7, #13]
 8002736:	7b7b      	ldrb	r3, [r7, #13]
 8002738:	2b07      	cmp	r3, #7
 800273a:	d9e6      	bls.n	800270a <CRC16_2+0x2e>
       while (length--)
 800273c:	78fb      	ldrb	r3, [r7, #3]
 800273e:	1e5a      	subs	r2, r3, #1
 8002740:	70fa      	strb	r2, [r7, #3]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1d6      	bne.n	80026f4 <CRC16_2+0x18>
         }

       }
       return crc;
 8002746:	89fb      	ldrh	r3, [r7, #14]
}
 8002748:	4618      	mov	r0, r3
 800274a:	3714      	adds	r7, #20
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002758:	b672      	cpsid	i
}
 800275a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800275c:	e7fe      	b.n	800275c <Error_Handler+0x8>
	...

08002760 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8002764:	4b06      	ldr	r3, [pc, #24]	; (8002780 <MX_RNG_Init+0x20>)
 8002766:	4a07      	ldr	r2, [pc, #28]	; (8002784 <MX_RNG_Init+0x24>)
 8002768:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800276a:	4805      	ldr	r0, [pc, #20]	; (8002780 <MX_RNG_Init+0x20>)
 800276c:	f002 fc30 	bl	8004fd0 <HAL_RNG_Init>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8002776:	f7ff ffed 	bl	8002754 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800277a:	bf00      	nop
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	20000264 	.word	0x20000264
 8002784:	50060800 	.word	0x50060800

08002788 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b0a8      	sub	sp, #160	; 0xa0
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002790:	f107 0310 	add.w	r3, r7, #16
 8002794:	2290      	movs	r2, #144	; 0x90
 8002796:	2100      	movs	r1, #0
 8002798:	4618      	mov	r0, r3
 800279a:	f003 faf9 	bl	8005d90 <memset>
  if(rngHandle->Instance==RNG)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a11      	ldr	r2, [pc, #68]	; (80027e8 <HAL_RNG_MspInit+0x60>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d11b      	bne.n	80027e0 <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80027a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80027ac:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027b4:	f107 0310 	add.w	r3, r7, #16
 80027b8:	4618      	mov	r0, r3
 80027ba:	f001 ffe1 	bl	8004780 <HAL_RCCEx_PeriphCLKConfig>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 80027c4:	f7ff ffc6 	bl	8002754 <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80027c8:	4b08      	ldr	r3, [pc, #32]	; (80027ec <HAL_RNG_MspInit+0x64>)
 80027ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027cc:	4a07      	ldr	r2, [pc, #28]	; (80027ec <HAL_RNG_MspInit+0x64>)
 80027ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027d2:	6353      	str	r3, [r2, #52]	; 0x34
 80027d4:	4b05      	ldr	r3, [pc, #20]	; (80027ec <HAL_RNG_MspInit+0x64>)
 80027d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027dc:	60fb      	str	r3, [r7, #12]
 80027de:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 80027e0:	bf00      	nop
 80027e2:	37a0      	adds	r7, #160	; 0xa0
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	50060800 	.word	0x50060800
 80027ec:	40023800 	.word	0x40023800

080027f0 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 80027f4:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <MX_SPI5_Init+0x74>)
 80027f6:	4a1c      	ldr	r2, [pc, #112]	; (8002868 <MX_SPI5_Init+0x78>)
 80027f8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80027fa:	4b1a      	ldr	r3, [pc, #104]	; (8002864 <MX_SPI5_Init+0x74>)
 80027fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002800:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002802:	4b18      	ldr	r3, [pc, #96]	; (8002864 <MX_SPI5_Init+0x74>)
 8002804:	2200      	movs	r2, #0
 8002806:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002808:	4b16      	ldr	r3, [pc, #88]	; (8002864 <MX_SPI5_Init+0x74>)
 800280a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800280e:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002810:	4b14      	ldr	r3, [pc, #80]	; (8002864 <MX_SPI5_Init+0x74>)
 8002812:	2200      	movs	r2, #0
 8002814:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002816:	4b13      	ldr	r3, [pc, #76]	; (8002864 <MX_SPI5_Init+0x74>)
 8002818:	2200      	movs	r2, #0
 800281a:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800281c:	4b11      	ldr	r3, [pc, #68]	; (8002864 <MX_SPI5_Init+0x74>)
 800281e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002822:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002824:	4b0f      	ldr	r3, [pc, #60]	; (8002864 <MX_SPI5_Init+0x74>)
 8002826:	2200      	movs	r2, #0
 8002828:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800282a:	4b0e      	ldr	r3, [pc, #56]	; (8002864 <MX_SPI5_Init+0x74>)
 800282c:	2200      	movs	r2, #0
 800282e:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002830:	4b0c      	ldr	r3, [pc, #48]	; (8002864 <MX_SPI5_Init+0x74>)
 8002832:	2200      	movs	r2, #0
 8002834:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002836:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <MX_SPI5_Init+0x74>)
 8002838:	2200      	movs	r2, #0
 800283a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 800283c:	4b09      	ldr	r3, [pc, #36]	; (8002864 <MX_SPI5_Init+0x74>)
 800283e:	2207      	movs	r2, #7
 8002840:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002842:	4b08      	ldr	r3, [pc, #32]	; (8002864 <MX_SPI5_Init+0x74>)
 8002844:	2200      	movs	r2, #0
 8002846:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002848:	4b06      	ldr	r3, [pc, #24]	; (8002864 <MX_SPI5_Init+0x74>)
 800284a:	2200      	movs	r2, #0
 800284c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800284e:	4805      	ldr	r0, [pc, #20]	; (8002864 <MX_SPI5_Init+0x74>)
 8002850:	f002 fbe8 	bl	8005024 <HAL_SPI_Init>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 800285a:	f7ff ff7b 	bl	8002754 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800285e:	bf00      	nop
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	20000274 	.word	0x20000274
 8002868:	40015000 	.word	0x40015000

0800286c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b08a      	sub	sp, #40	; 0x28
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
 8002882:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a17      	ldr	r2, [pc, #92]	; (80028e8 <HAL_SPI_MspInit+0x7c>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d128      	bne.n	80028e0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800288e:	4b17      	ldr	r3, [pc, #92]	; (80028ec <HAL_SPI_MspInit+0x80>)
 8002890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002892:	4a16      	ldr	r2, [pc, #88]	; (80028ec <HAL_SPI_MspInit+0x80>)
 8002894:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002898:	6453      	str	r3, [r2, #68]	; 0x44
 800289a:	4b14      	ldr	r3, [pc, #80]	; (80028ec <HAL_SPI_MspInit+0x80>)
 800289c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800289e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028a2:	613b      	str	r3, [r7, #16]
 80028a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80028a6:	4b11      	ldr	r3, [pc, #68]	; (80028ec <HAL_SPI_MspInit+0x80>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	4a10      	ldr	r2, [pc, #64]	; (80028ec <HAL_SPI_MspInit+0x80>)
 80028ac:	f043 0320 	orr.w	r3, r3, #32
 80028b0:	6313      	str	r3, [r2, #48]	; 0x30
 80028b2:	4b0e      	ldr	r3, [pc, #56]	; (80028ec <HAL_SPI_MspInit+0x80>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	f003 0320 	and.w	r3, r3, #32
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80028be:	f44f 7360 	mov.w	r3, #896	; 0x380
 80028c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c4:	2302      	movs	r3, #2
 80028c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028cc:	2303      	movs	r3, #3
 80028ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80028d0:	2305      	movs	r3, #5
 80028d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80028d4:	f107 0314 	add.w	r3, r7, #20
 80028d8:	4619      	mov	r1, r3
 80028da:	4805      	ldr	r0, [pc, #20]	; (80028f0 <HAL_SPI_MspInit+0x84>)
 80028dc:	f000 fb44 	bl	8002f68 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 80028e0:	bf00      	nop
 80028e2:	3728      	adds	r7, #40	; 0x28
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40015000 	.word	0x40015000
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40021400 	.word	0x40021400

080028f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80028fa:	4b0f      	ldr	r3, [pc, #60]	; (8002938 <HAL_MspInit+0x44>)
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	4a0e      	ldr	r2, [pc, #56]	; (8002938 <HAL_MspInit+0x44>)
 8002900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002904:	6413      	str	r3, [r2, #64]	; 0x40
 8002906:	4b0c      	ldr	r3, [pc, #48]	; (8002938 <HAL_MspInit+0x44>)
 8002908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002912:	4b09      	ldr	r3, [pc, #36]	; (8002938 <HAL_MspInit+0x44>)
 8002914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002916:	4a08      	ldr	r2, [pc, #32]	; (8002938 <HAL_MspInit+0x44>)
 8002918:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800291c:	6453      	str	r3, [r2, #68]	; 0x44
 800291e:	4b06      	ldr	r3, [pc, #24]	; (8002938 <HAL_MspInit+0x44>)
 8002920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002922:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002926:	603b      	str	r3, [r7, #0]
 8002928:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800292a:	bf00      	nop
 800292c:	370c      	adds	r7, #12
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	40023800 	.word	0x40023800

0800293c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002940:	e7fe      	b.n	8002940 <NMI_Handler+0x4>

08002942 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002942:	b480      	push	{r7}
 8002944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002946:	e7fe      	b.n	8002946 <HardFault_Handler+0x4>

08002948 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800294c:	e7fe      	b.n	800294c <MemManage_Handler+0x4>

0800294e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002952:	e7fe      	b.n	8002952 <BusFault_Handler+0x4>

08002954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002958:	e7fe      	b.n	8002958 <UsageFault_Handler+0x4>

0800295a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800295a:	b480      	push	{r7}
 800295c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr

08002968 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002976:	b480      	push	{r7}
 8002978:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800297a:	bf00      	nop
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002988:	f000 f9c4 	bl	8002d14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800298c:	bf00      	nop
 800298e:	bd80      	pop	{r7, pc}

08002990 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  return 1;
 8002994:	2301      	movs	r3, #1
}
 8002996:	4618      	mov	r0, r3
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <_kill>:

int _kill(int pid, int sig)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029aa:	f003 f9c7 	bl	8005d3c <__errno>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2216      	movs	r2, #22
 80029b2:	601a      	str	r2, [r3, #0]
  return -1;
 80029b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3708      	adds	r7, #8
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <_exit>:

void _exit (int status)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80029c8:	f04f 31ff 	mov.w	r1, #4294967295
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f7ff ffe7 	bl	80029a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80029d2:	e7fe      	b.n	80029d2 <_exit+0x12>

080029d4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]
 80029e4:	e00a      	b.n	80029fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80029e6:	f3af 8000 	nop.w
 80029ea:	4601      	mov	r1, r0
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	1c5a      	adds	r2, r3, #1
 80029f0:	60ba      	str	r2, [r7, #8]
 80029f2:	b2ca      	uxtb	r2, r1
 80029f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	3301      	adds	r3, #1
 80029fa:	617b      	str	r3, [r7, #20]
 80029fc:	697a      	ldr	r2, [r7, #20]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	dbf0      	blt.n	80029e6 <_read+0x12>
  }

  return len;
 8002a04:	687b      	ldr	r3, [r7, #4]
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3718      	adds	r7, #24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b086      	sub	sp, #24
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	60f8      	str	r0, [r7, #12]
 8002a16:	60b9      	str	r1, [r7, #8]
 8002a18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	617b      	str	r3, [r7, #20]
 8002a1e:	e009      	b.n	8002a34 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	1c5a      	adds	r2, r3, #1
 8002a24:	60ba      	str	r2, [r7, #8]
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	3301      	adds	r3, #1
 8002a32:	617b      	str	r3, [r7, #20]
 8002a34:	697a      	ldr	r2, [r7, #20]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	dbf1      	blt.n	8002a20 <_write+0x12>
  }
  return len;
 8002a3c:	687b      	ldr	r3, [r7, #4]
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3718      	adds	r7, #24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <_close>:

int _close(int file)
{
 8002a46:	b480      	push	{r7}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr

08002a5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	b083      	sub	sp, #12
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
 8002a66:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a6e:	605a      	str	r2, [r3, #4]
  return 0;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <_isatty>:

int _isatty(int file)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b083      	sub	sp, #12
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a86:	2301      	movs	r3, #1
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3714      	adds	r7, #20
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
	...

08002ab0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b086      	sub	sp, #24
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ab8:	4a14      	ldr	r2, [pc, #80]	; (8002b0c <_sbrk+0x5c>)
 8002aba:	4b15      	ldr	r3, [pc, #84]	; (8002b10 <_sbrk+0x60>)
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ac4:	4b13      	ldr	r3, [pc, #76]	; (8002b14 <_sbrk+0x64>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d102      	bne.n	8002ad2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002acc:	4b11      	ldr	r3, [pc, #68]	; (8002b14 <_sbrk+0x64>)
 8002ace:	4a12      	ldr	r2, [pc, #72]	; (8002b18 <_sbrk+0x68>)
 8002ad0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ad2:	4b10      	ldr	r3, [pc, #64]	; (8002b14 <_sbrk+0x64>)
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4413      	add	r3, r2
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d207      	bcs.n	8002af0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ae0:	f003 f92c 	bl	8005d3c <__errno>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	220c      	movs	r2, #12
 8002ae8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002aea:	f04f 33ff 	mov.w	r3, #4294967295
 8002aee:	e009      	b.n	8002b04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002af0:	4b08      	ldr	r3, [pc, #32]	; (8002b14 <_sbrk+0x64>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002af6:	4b07      	ldr	r3, [pc, #28]	; (8002b14 <_sbrk+0x64>)
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4413      	add	r3, r2
 8002afe:	4a05      	ldr	r2, [pc, #20]	; (8002b14 <_sbrk+0x64>)
 8002b00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b02:	68fb      	ldr	r3, [r7, #12]
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3718      	adds	r7, #24
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	20080000 	.word	0x20080000
 8002b10:	00000400 	.word	0x00000400
 8002b14:	200002d8 	.word	0x200002d8
 8002b18:	20000340 	.word	0x20000340

08002b1c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b20:	4b06      	ldr	r3, [pc, #24]	; (8002b3c <SystemInit+0x20>)
 8002b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b26:	4a05      	ldr	r2, [pc, #20]	; (8002b3c <SystemInit+0x20>)
 8002b28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b30:	bf00      	nop
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	e000ed00 	.word	0xe000ed00

08002b40 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b088      	sub	sp, #32
 8002b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b46:	f107 0310 	add.w	r3, r7, #16
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	605a      	str	r2, [r3, #4]
 8002b50:	609a      	str	r2, [r3, #8]
 8002b52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b54:	1d3b      	adds	r3, r7, #4
 8002b56:	2200      	movs	r2, #0
 8002b58:	601a      	str	r2, [r3, #0]
 8002b5a:	605a      	str	r2, [r3, #4]
 8002b5c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002b5e:	4b20      	ldr	r3, [pc, #128]	; (8002be0 <MX_TIM1_Init+0xa0>)
 8002b60:	4a20      	ldr	r2, [pc, #128]	; (8002be4 <MX_TIM1_Init+0xa4>)
 8002b62:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 10000;
 8002b64:	4b1e      	ldr	r3, [pc, #120]	; (8002be0 <MX_TIM1_Init+0xa0>)
 8002b66:	f242 7210 	movw	r2, #10000	; 0x2710
 8002b6a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b6c:	4b1c      	ldr	r3, [pc, #112]	; (8002be0 <MX_TIM1_Init+0xa0>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8002b72:	4b1b      	ldr	r3, [pc, #108]	; (8002be0 <MX_TIM1_Init+0xa0>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8002b78:	4b19      	ldr	r3, [pc, #100]	; (8002be0 <MX_TIM1_Init+0xa0>)
 8002b7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b7e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002b80:	4b17      	ldr	r3, [pc, #92]	; (8002be0 <MX_TIM1_Init+0xa0>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b86:	4b16      	ldr	r3, [pc, #88]	; (8002be0 <MX_TIM1_Init+0xa0>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002b8c:	4814      	ldr	r0, [pc, #80]	; (8002be0 <MX_TIM1_Init+0xa0>)
 8002b8e:	f002 fdeb 	bl	8005768 <HAL_TIM_Base_Init>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8002b98:	f7ff fddc 	bl	8002754 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ba0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002ba2:	f107 0310 	add.w	r3, r7, #16
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	480d      	ldr	r0, [pc, #52]	; (8002be0 <MX_TIM1_Init+0xa0>)
 8002baa:	f002 fe35 	bl	8005818 <HAL_TIM_ConfigClockSource>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002bb4:	f7ff fdce 	bl	8002754 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002bc4:	1d3b      	adds	r3, r7, #4
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	4805      	ldr	r0, [pc, #20]	; (8002be0 <MX_TIM1_Init+0xa0>)
 8002bca:	f003 f829 	bl	8005c20 <HAL_TIMEx_MasterConfigSynchronization>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8002bd4:	f7ff fdbe 	bl	8002754 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002bd8:	bf00      	nop
 8002bda:	3720      	adds	r7, #32
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	200002dc 	.word	0x200002dc
 8002be4:	40010000 	.word	0x40010000

08002be8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b085      	sub	sp, #20
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a0a      	ldr	r2, [pc, #40]	; (8002c20 <HAL_TIM_Base_MspInit+0x38>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d10b      	bne.n	8002c12 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002bfa:	4b0a      	ldr	r3, [pc, #40]	; (8002c24 <HAL_TIM_Base_MspInit+0x3c>)
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfe:	4a09      	ldr	r2, [pc, #36]	; (8002c24 <HAL_TIM_Base_MspInit+0x3c>)
 8002c00:	f043 0301 	orr.w	r3, r3, #1
 8002c04:	6453      	str	r3, [r2, #68]	; 0x44
 8002c06:	4b07      	ldr	r3, [pc, #28]	; (8002c24 <HAL_TIM_Base_MspInit+0x3c>)
 8002c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0a:	f003 0301 	and.w	r3, r3, #1
 8002c0e:	60fb      	str	r3, [r7, #12]
 8002c10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002c12:	bf00      	nop
 8002c14:	3714      	adds	r7, #20
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	40010000 	.word	0x40010000
 8002c24:	40023800 	.word	0x40023800

08002c28 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack      /* set stack pointer */
 8002c28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c60 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c2c:	480d      	ldr	r0, [pc, #52]	; (8002c64 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002c2e:	490e      	ldr	r1, [pc, #56]	; (8002c68 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002c30:	4a0e      	ldr	r2, [pc, #56]	; (8002c6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002c32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c34:	e002      	b.n	8002c3c <LoopCopyDataInit>

08002c36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c3a:	3304      	adds	r3, #4

08002c3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c40:	d3f9      	bcc.n	8002c36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c42:	4a0b      	ldr	r2, [pc, #44]	; (8002c70 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002c44:	4c0b      	ldr	r4, [pc, #44]	; (8002c74 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002c46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c48:	e001      	b.n	8002c4e <LoopFillZerobss>

08002c4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c4c:	3204      	adds	r2, #4

08002c4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c50:	d3fb      	bcc.n	8002c4a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c52:	f7ff ff63 	bl	8002b1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c56:	f003 f877 	bl	8005d48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c5a:	f7ff f95f 	bl	8001f1c <main>
  bx  lr    
 8002c5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c60:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002c64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c68:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002c6c:	08030404 	.word	0x08030404
  ldr r2, =_sbss
 8002c70:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002c74:	2000033c 	.word	0x2000033c

08002c78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c78:	e7fe      	b.n	8002c78 <ADC_IRQHandler>
	...

08002c7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* Configure Instruction cache through ART accelerator */ 
#if (ART_ACCELERATOR_ENABLE != 0)
  __HAL_FLASH_ART_ENABLE();
 8002c80:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <HAL_Init+0x34>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a0a      	ldr	r2, [pc, #40]	; (8002cb0 <HAL_Init+0x34>)
 8002c86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c8a:	6013      	str	r3, [r2, #0]
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c8c:	4b08      	ldr	r3, [pc, #32]	; (8002cb0 <HAL_Init+0x34>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a07      	ldr	r2, [pc, #28]	; (8002cb0 <HAL_Init+0x34>)
 8002c92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c98:	2003      	movs	r0, #3
 8002c9a:	f000 f931 	bl	8002f00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c9e:	200f      	movs	r0, #15
 8002ca0:	f000 f808 	bl	8002cb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ca4:	f7ff fe26 	bl	80028f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40023c00 	.word	0x40023c00

08002cb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cbc:	4b12      	ldr	r3, [pc, #72]	; (8002d08 <HAL_InitTick+0x54>)
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	4b12      	ldr	r3, [pc, #72]	; (8002d0c <HAL_InitTick+0x58>)
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f000 f93b 	bl	8002f4e <HAL_SYSTICK_Config>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e00e      	b.n	8002d00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b0f      	cmp	r3, #15
 8002ce6:	d80a      	bhi.n	8002cfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ce8:	2200      	movs	r2, #0
 8002cea:	6879      	ldr	r1, [r7, #4]
 8002cec:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf0:	f000 f911 	bl	8002f16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cf4:	4a06      	ldr	r2, [pc, #24]	; (8002d10 <HAL_InitTick+0x5c>)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	e000      	b.n	8002d00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	2000000c 	.word	0x2000000c
 8002d0c:	20000014 	.word	0x20000014
 8002d10:	20000010 	.word	0x20000010

08002d14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d18:	4b06      	ldr	r3, [pc, #24]	; (8002d34 <HAL_IncTick+0x20>)
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	4b06      	ldr	r3, [pc, #24]	; (8002d38 <HAL_IncTick+0x24>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4413      	add	r3, r2
 8002d24:	4a04      	ldr	r2, [pc, #16]	; (8002d38 <HAL_IncTick+0x24>)
 8002d26:	6013      	str	r3, [r2, #0]
}
 8002d28:	bf00      	nop
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	20000014 	.word	0x20000014
 8002d38:	20000328 	.word	0x20000328

08002d3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d40:	4b03      	ldr	r3, [pc, #12]	; (8002d50 <HAL_GetTick+0x14>)
 8002d42:	681b      	ldr	r3, [r3, #0]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	20000328 	.word	0x20000328

08002d54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d5c:	f7ff ffee 	bl	8002d3c <HAL_GetTick>
 8002d60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6c:	d005      	beq.n	8002d7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d6e:	4b0a      	ldr	r3, [pc, #40]	; (8002d98 <HAL_Delay+0x44>)
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	461a      	mov	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	4413      	add	r3, r2
 8002d78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d7a:	bf00      	nop
 8002d7c:	f7ff ffde 	bl	8002d3c <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	68fa      	ldr	r2, [r7, #12]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d8f7      	bhi.n	8002d7c <HAL_Delay+0x28>
  {
  }
}
 8002d8c:	bf00      	nop
 8002d8e:	bf00      	nop
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	20000014 	.word	0x20000014

08002d9c <__NVIC_SetPriorityGrouping>:
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dac:	4b0b      	ldr	r3, [pc, #44]	; (8002ddc <__NVIC_SetPriorityGrouping+0x40>)
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002db2:	68ba      	ldr	r2, [r7, #8]
 8002db4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002db8:	4013      	ands	r3, r2
 8002dba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002dc4:	4b06      	ldr	r3, [pc, #24]	; (8002de0 <__NVIC_SetPriorityGrouping+0x44>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dca:	4a04      	ldr	r2, [pc, #16]	; (8002ddc <__NVIC_SetPriorityGrouping+0x40>)
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	60d3      	str	r3, [r2, #12]
}
 8002dd0:	bf00      	nop
 8002dd2:	3714      	adds	r7, #20
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr
 8002ddc:	e000ed00 	.word	0xe000ed00
 8002de0:	05fa0000 	.word	0x05fa0000

08002de4 <__NVIC_GetPriorityGrouping>:
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002de8:	4b04      	ldr	r3, [pc, #16]	; (8002dfc <__NVIC_GetPriorityGrouping+0x18>)
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	0a1b      	lsrs	r3, r3, #8
 8002dee:	f003 0307 	and.w	r3, r3, #7
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr
 8002dfc:	e000ed00 	.word	0xe000ed00

08002e00 <__NVIC_SetPriority>:
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	4603      	mov	r3, r0
 8002e08:	6039      	str	r1, [r7, #0]
 8002e0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	db0a      	blt.n	8002e2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	b2da      	uxtb	r2, r3
 8002e18:	490c      	ldr	r1, [pc, #48]	; (8002e4c <__NVIC_SetPriority+0x4c>)
 8002e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e1e:	0112      	lsls	r2, r2, #4
 8002e20:	b2d2      	uxtb	r2, r2
 8002e22:	440b      	add	r3, r1
 8002e24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002e28:	e00a      	b.n	8002e40 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	b2da      	uxtb	r2, r3
 8002e2e:	4908      	ldr	r1, [pc, #32]	; (8002e50 <__NVIC_SetPriority+0x50>)
 8002e30:	79fb      	ldrb	r3, [r7, #7]
 8002e32:	f003 030f 	and.w	r3, r3, #15
 8002e36:	3b04      	subs	r3, #4
 8002e38:	0112      	lsls	r2, r2, #4
 8002e3a:	b2d2      	uxtb	r2, r2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	761a      	strb	r2, [r3, #24]
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr
 8002e4c:	e000e100 	.word	0xe000e100
 8002e50:	e000ed00 	.word	0xe000ed00

08002e54 <NVIC_EncodePriority>:
{
 8002e54:	b480      	push	{r7}
 8002e56:	b089      	sub	sp, #36	; 0x24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	60b9      	str	r1, [r7, #8]
 8002e5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f003 0307 	and.w	r3, r3, #7
 8002e66:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e68:	69fb      	ldr	r3, [r7, #28]
 8002e6a:	f1c3 0307 	rsb	r3, r3, #7
 8002e6e:	2b04      	cmp	r3, #4
 8002e70:	bf28      	it	cs
 8002e72:	2304      	movcs	r3, #4
 8002e74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	3304      	adds	r3, #4
 8002e7a:	2b06      	cmp	r3, #6
 8002e7c:	d902      	bls.n	8002e84 <NVIC_EncodePriority+0x30>
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	3b03      	subs	r3, #3
 8002e82:	e000      	b.n	8002e86 <NVIC_EncodePriority+0x32>
 8002e84:	2300      	movs	r3, #0
 8002e86:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e88:	f04f 32ff 	mov.w	r2, #4294967295
 8002e8c:	69bb      	ldr	r3, [r7, #24]
 8002e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e92:	43da      	mvns	r2, r3
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	401a      	ands	r2, r3
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e9c:	f04f 31ff 	mov.w	r1, #4294967295
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea6:	43d9      	mvns	r1, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eac:	4313      	orrs	r3, r2
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3724      	adds	r7, #36	; 0x24
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
	...

08002ebc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ecc:	d301      	bcc.n	8002ed2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e00f      	b.n	8002ef2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ed2:	4a0a      	ldr	r2, [pc, #40]	; (8002efc <SysTick_Config+0x40>)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002eda:	210f      	movs	r1, #15
 8002edc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ee0:	f7ff ff8e 	bl	8002e00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ee4:	4b05      	ldr	r3, [pc, #20]	; (8002efc <SysTick_Config+0x40>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eea:	4b04      	ldr	r3, [pc, #16]	; (8002efc <SysTick_Config+0x40>)
 8002eec:	2207      	movs	r2, #7
 8002eee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3708      	adds	r7, #8
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	e000e010 	.word	0xe000e010

08002f00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	f7ff ff47 	bl	8002d9c <__NVIC_SetPriorityGrouping>
}
 8002f0e:	bf00      	nop
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}

08002f16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b086      	sub	sp, #24
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	60b9      	str	r1, [r7, #8]
 8002f20:	607a      	str	r2, [r7, #4]
 8002f22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002f24:	2300      	movs	r3, #0
 8002f26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f28:	f7ff ff5c 	bl	8002de4 <__NVIC_GetPriorityGrouping>
 8002f2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	68b9      	ldr	r1, [r7, #8]
 8002f32:	6978      	ldr	r0, [r7, #20]
 8002f34:	f7ff ff8e 	bl	8002e54 <NVIC_EncodePriority>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f3e:	4611      	mov	r1, r2
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff ff5d 	bl	8002e00 <__NVIC_SetPriority>
}
 8002f46:	bf00      	nop
 8002f48:	3718      	adds	r7, #24
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b082      	sub	sp, #8
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f7ff ffb0 	bl	8002ebc <SysTick_Config>
 8002f5c:	4603      	mov	r3, r0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3708      	adds	r7, #8
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
	...

08002f68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b089      	sub	sp, #36	; 0x24
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002f72:	2300      	movs	r3, #0
 8002f74:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002f76:	2300      	movs	r3, #0
 8002f78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002f82:	2300      	movs	r3, #0
 8002f84:	61fb      	str	r3, [r7, #28]
 8002f86:	e175      	b.n	8003274 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002f88:	2201      	movs	r2, #1
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	f040 8164 	bne.w	800326e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d005      	beq.n	8002fbe <HAL_GPIO_Init+0x56>
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f003 0303 	and.w	r3, r3, #3
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d130      	bne.n	8003020 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	2203      	movs	r2, #3
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	68da      	ldr	r2, [r3, #12]
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	4013      	ands	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	091b      	lsrs	r3, r3, #4
 800300a:	f003 0201 	and.w	r2, r3, #1
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	fa02 f303 	lsl.w	r3, r2, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4313      	orrs	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f003 0303 	and.w	r3, r3, #3
 8003028:	2b03      	cmp	r3, #3
 800302a:	d017      	beq.n	800305c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	2203      	movs	r2, #3
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	43db      	mvns	r3, r3
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4013      	ands	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	689a      	ldr	r2, [r3, #8]
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	005b      	lsls	r3, r3, #1
 800304c:	fa02 f303 	lsl.w	r3, r2, r3
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	4313      	orrs	r3, r2
 8003054:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f003 0303 	and.w	r3, r3, #3
 8003064:	2b02      	cmp	r3, #2
 8003066:	d123      	bne.n	80030b0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	08da      	lsrs	r2, r3, #3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	3208      	adds	r2, #8
 8003070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003074:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	f003 0307 	and.w	r3, r3, #7
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	220f      	movs	r2, #15
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	43db      	mvns	r3, r3
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	4013      	ands	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	691a      	ldr	r2, [r3, #16]
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	f003 0307 	and.w	r3, r3, #7
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	4313      	orrs	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	08da      	lsrs	r2, r3, #3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	3208      	adds	r2, #8
 80030aa:	69b9      	ldr	r1, [r7, #24]
 80030ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	2203      	movs	r2, #3
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	43db      	mvns	r3, r3
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	4013      	ands	r3, r2
 80030c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f003 0203 	and.w	r2, r3, #3
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	fa02 f303 	lsl.w	r3, r2, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4313      	orrs	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	69ba      	ldr	r2, [r7, #24]
 80030e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f000 80be 	beq.w	800326e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030f2:	4b66      	ldr	r3, [pc, #408]	; (800328c <HAL_GPIO_Init+0x324>)
 80030f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030f6:	4a65      	ldr	r2, [pc, #404]	; (800328c <HAL_GPIO_Init+0x324>)
 80030f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030fc:	6453      	str	r3, [r2, #68]	; 0x44
 80030fe:	4b63      	ldr	r3, [pc, #396]	; (800328c <HAL_GPIO_Init+0x324>)
 8003100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003102:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003106:	60fb      	str	r3, [r7, #12]
 8003108:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800310a:	4a61      	ldr	r2, [pc, #388]	; (8003290 <HAL_GPIO_Init+0x328>)
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	089b      	lsrs	r3, r3, #2
 8003110:	3302      	adds	r3, #2
 8003112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003116:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	f003 0303 	and.w	r3, r3, #3
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	220f      	movs	r2, #15
 8003122:	fa02 f303 	lsl.w	r3, r2, r3
 8003126:	43db      	mvns	r3, r3
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	4013      	ands	r3, r2
 800312c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a58      	ldr	r2, [pc, #352]	; (8003294 <HAL_GPIO_Init+0x32c>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d037      	beq.n	80031a6 <HAL_GPIO_Init+0x23e>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4a57      	ldr	r2, [pc, #348]	; (8003298 <HAL_GPIO_Init+0x330>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d031      	beq.n	80031a2 <HAL_GPIO_Init+0x23a>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a56      	ldr	r2, [pc, #344]	; (800329c <HAL_GPIO_Init+0x334>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d02b      	beq.n	800319e <HAL_GPIO_Init+0x236>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a55      	ldr	r2, [pc, #340]	; (80032a0 <HAL_GPIO_Init+0x338>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d025      	beq.n	800319a <HAL_GPIO_Init+0x232>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a54      	ldr	r2, [pc, #336]	; (80032a4 <HAL_GPIO_Init+0x33c>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d01f      	beq.n	8003196 <HAL_GPIO_Init+0x22e>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a53      	ldr	r2, [pc, #332]	; (80032a8 <HAL_GPIO_Init+0x340>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d019      	beq.n	8003192 <HAL_GPIO_Init+0x22a>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a52      	ldr	r2, [pc, #328]	; (80032ac <HAL_GPIO_Init+0x344>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d013      	beq.n	800318e <HAL_GPIO_Init+0x226>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a51      	ldr	r2, [pc, #324]	; (80032b0 <HAL_GPIO_Init+0x348>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d00d      	beq.n	800318a <HAL_GPIO_Init+0x222>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a50      	ldr	r2, [pc, #320]	; (80032b4 <HAL_GPIO_Init+0x34c>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d007      	beq.n	8003186 <HAL_GPIO_Init+0x21e>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a4f      	ldr	r2, [pc, #316]	; (80032b8 <HAL_GPIO_Init+0x350>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d101      	bne.n	8003182 <HAL_GPIO_Init+0x21a>
 800317e:	2309      	movs	r3, #9
 8003180:	e012      	b.n	80031a8 <HAL_GPIO_Init+0x240>
 8003182:	230a      	movs	r3, #10
 8003184:	e010      	b.n	80031a8 <HAL_GPIO_Init+0x240>
 8003186:	2308      	movs	r3, #8
 8003188:	e00e      	b.n	80031a8 <HAL_GPIO_Init+0x240>
 800318a:	2307      	movs	r3, #7
 800318c:	e00c      	b.n	80031a8 <HAL_GPIO_Init+0x240>
 800318e:	2306      	movs	r3, #6
 8003190:	e00a      	b.n	80031a8 <HAL_GPIO_Init+0x240>
 8003192:	2305      	movs	r3, #5
 8003194:	e008      	b.n	80031a8 <HAL_GPIO_Init+0x240>
 8003196:	2304      	movs	r3, #4
 8003198:	e006      	b.n	80031a8 <HAL_GPIO_Init+0x240>
 800319a:	2303      	movs	r3, #3
 800319c:	e004      	b.n	80031a8 <HAL_GPIO_Init+0x240>
 800319e:	2302      	movs	r3, #2
 80031a0:	e002      	b.n	80031a8 <HAL_GPIO_Init+0x240>
 80031a2:	2301      	movs	r3, #1
 80031a4:	e000      	b.n	80031a8 <HAL_GPIO_Init+0x240>
 80031a6:	2300      	movs	r3, #0
 80031a8:	69fa      	ldr	r2, [r7, #28]
 80031aa:	f002 0203 	and.w	r2, r2, #3
 80031ae:	0092      	lsls	r2, r2, #2
 80031b0:	4093      	lsls	r3, r2
 80031b2:	69ba      	ldr	r2, [r7, #24]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80031b8:	4935      	ldr	r1, [pc, #212]	; (8003290 <HAL_GPIO_Init+0x328>)
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	089b      	lsrs	r3, r3, #2
 80031be:	3302      	adds	r3, #2
 80031c0:	69ba      	ldr	r2, [r7, #24]
 80031c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031c6:	4b3d      	ldr	r3, [pc, #244]	; (80032bc <HAL_GPIO_Init+0x354>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	43db      	mvns	r3, r3
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	4013      	ands	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d003      	beq.n	80031ea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031ea:	4a34      	ldr	r2, [pc, #208]	; (80032bc <HAL_GPIO_Init+0x354>)
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031f0:	4b32      	ldr	r3, [pc, #200]	; (80032bc <HAL_GPIO_Init+0x354>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	43db      	mvns	r3, r3
 80031fa:	69ba      	ldr	r2, [r7, #24]
 80031fc:	4013      	ands	r3, r2
 80031fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d003      	beq.n	8003214 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	4313      	orrs	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003214:	4a29      	ldr	r2, [pc, #164]	; (80032bc <HAL_GPIO_Init+0x354>)
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800321a:	4b28      	ldr	r3, [pc, #160]	; (80032bc <HAL_GPIO_Init+0x354>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	43db      	mvns	r3, r3
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	4013      	ands	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003232:	2b00      	cmp	r3, #0
 8003234:	d003      	beq.n	800323e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003236:	69ba      	ldr	r2, [r7, #24]
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	4313      	orrs	r3, r2
 800323c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800323e:	4a1f      	ldr	r2, [pc, #124]	; (80032bc <HAL_GPIO_Init+0x354>)
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003244:	4b1d      	ldr	r3, [pc, #116]	; (80032bc <HAL_GPIO_Init+0x354>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	43db      	mvns	r3, r3
 800324e:	69ba      	ldr	r2, [r7, #24]
 8003250:	4013      	ands	r3, r2
 8003252:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d003      	beq.n	8003268 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	4313      	orrs	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003268:	4a14      	ldr	r2, [pc, #80]	; (80032bc <HAL_GPIO_Init+0x354>)
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	3301      	adds	r3, #1
 8003272:	61fb      	str	r3, [r7, #28]
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	2b0f      	cmp	r3, #15
 8003278:	f67f ae86 	bls.w	8002f88 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800327c:	bf00      	nop
 800327e:	bf00      	nop
 8003280:	3724      	adds	r7, #36	; 0x24
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	40023800 	.word	0x40023800
 8003290:	40013800 	.word	0x40013800
 8003294:	40020000 	.word	0x40020000
 8003298:	40020400 	.word	0x40020400
 800329c:	40020800 	.word	0x40020800
 80032a0:	40020c00 	.word	0x40020c00
 80032a4:	40021000 	.word	0x40021000
 80032a8:	40021400 	.word	0x40021400
 80032ac:	40021800 	.word	0x40021800
 80032b0:	40021c00 	.word	0x40021c00
 80032b4:	40022000 	.word	0x40022000
 80032b8:	40022400 	.word	0x40022400
 80032bc:	40013c00 	.word	0x40013c00

080032c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	460b      	mov	r3, r1
 80032ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	691a      	ldr	r2, [r3, #16]
 80032d0:	887b      	ldrh	r3, [r7, #2]
 80032d2:	4013      	ands	r3, r2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d002      	beq.n	80032de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80032d8:	2301      	movs	r3, #1
 80032da:	73fb      	strb	r3, [r7, #15]
 80032dc:	e001      	b.n	80032e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80032de:	2300      	movs	r3, #0
 80032e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032e4:	4618      	mov	r0, r3
 80032e6:	3714      	adds	r7, #20
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	460b      	mov	r3, r1
 80032fa:	807b      	strh	r3, [r7, #2]
 80032fc:	4613      	mov	r3, r2
 80032fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003300:	787b      	ldrb	r3, [r7, #1]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d003      	beq.n	800330e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003306:	887a      	ldrh	r2, [r7, #2]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800330c:	e003      	b.n	8003316 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800330e:	887b      	ldrh	r3, [r7, #2]
 8003310:	041a      	lsls	r2, r3, #16
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	619a      	str	r2, [r3, #24]
}
 8003316:	bf00      	nop
 8003318:	370c      	adds	r7, #12
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
	...

08003324 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e07f      	b.n	8003436 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d106      	bne.n	8003350 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f7fe fd1c 	bl	8001d88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2224      	movs	r2, #36	; 0x24
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0201 	bic.w	r2, r2, #1
 8003366:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003374:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003384:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d107      	bne.n	800339e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	689a      	ldr	r2, [r3, #8]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800339a:	609a      	str	r2, [r3, #8]
 800339c:	e006      	b.n	80033ac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689a      	ldr	r2, [r3, #8]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80033aa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d104      	bne.n	80033be <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80033bc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	6859      	ldr	r1, [r3, #4]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	4b1d      	ldr	r3, [pc, #116]	; (8003440 <HAL_I2C_Init+0x11c>)
 80033ca:	430b      	orrs	r3, r1
 80033cc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	68da      	ldr	r2, [r3, #12]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80033dc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	691a      	ldr	r2, [r3, #16]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	69d9      	ldr	r1, [r3, #28]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a1a      	ldr	r2, [r3, #32]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	430a      	orrs	r2, r1
 8003406:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f042 0201 	orr.w	r2, r2, #1
 8003416:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2220      	movs	r2, #32
 8003422:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2200      	movs	r2, #0
 800342a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	02008000 	.word	0x02008000

08003444 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b088      	sub	sp, #32
 8003448:	af02      	add	r7, sp, #8
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	607a      	str	r2, [r7, #4]
 800344e:	461a      	mov	r2, r3
 8003450:	460b      	mov	r3, r1
 8003452:	817b      	strh	r3, [r7, #10]
 8003454:	4613      	mov	r3, r2
 8003456:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2b20      	cmp	r3, #32
 8003462:	f040 80da 	bne.w	800361a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800346c:	2b01      	cmp	r3, #1
 800346e:	d101      	bne.n	8003474 <HAL_I2C_Master_Transmit+0x30>
 8003470:	2302      	movs	r3, #2
 8003472:	e0d3      	b.n	800361c <HAL_I2C_Master_Transmit+0x1d8>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800347c:	f7ff fc5e 	bl	8002d3c <HAL_GetTick>
 8003480:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	9300      	str	r3, [sp, #0]
 8003486:	2319      	movs	r3, #25
 8003488:	2201      	movs	r2, #1
 800348a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f000 f9e6 	bl	8003860 <I2C_WaitOnFlagUntilTimeout>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e0be      	b.n	800361c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2221      	movs	r2, #33	; 0x21
 80034a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2210      	movs	r2, #16
 80034aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	893a      	ldrh	r2, [r7, #8]
 80034be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	2bff      	cmp	r3, #255	; 0xff
 80034ce:	d90e      	bls.n	80034ee <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	22ff      	movs	r2, #255	; 0xff
 80034d4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034da:	b2da      	uxtb	r2, r3
 80034dc:	8979      	ldrh	r1, [r7, #10]
 80034de:	4b51      	ldr	r3, [pc, #324]	; (8003624 <HAL_I2C_Master_Transmit+0x1e0>)
 80034e0:	9300      	str	r3, [sp, #0]
 80034e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034e6:	68f8      	ldr	r0, [r7, #12]
 80034e8:	f000 fbd0 	bl	8003c8c <I2C_TransferConfig>
 80034ec:	e06c      	b.n	80035c8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034fc:	b2da      	uxtb	r2, r3
 80034fe:	8979      	ldrh	r1, [r7, #10]
 8003500:	4b48      	ldr	r3, [pc, #288]	; (8003624 <HAL_I2C_Master_Transmit+0x1e0>)
 8003502:	9300      	str	r3, [sp, #0]
 8003504:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f000 fbbf 	bl	8003c8c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800350e:	e05b      	b.n	80035c8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003510:	697a      	ldr	r2, [r7, #20]
 8003512:	6a39      	ldr	r1, [r7, #32]
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 f9e3 	bl	80038e0 <I2C_WaitOnTXISFlagUntilTimeout>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d001      	beq.n	8003524 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e07b      	b.n	800361c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003528:	781a      	ldrb	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003534:	1c5a      	adds	r2, r3, #1
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800353e:	b29b      	uxth	r3, r3
 8003540:	3b01      	subs	r3, #1
 8003542:	b29a      	uxth	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800354c:	3b01      	subs	r3, #1
 800354e:	b29a      	uxth	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003558:	b29b      	uxth	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d034      	beq.n	80035c8 <HAL_I2C_Master_Transmit+0x184>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003562:	2b00      	cmp	r3, #0
 8003564:	d130      	bne.n	80035c8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	9300      	str	r3, [sp, #0]
 800356a:	6a3b      	ldr	r3, [r7, #32]
 800356c:	2200      	movs	r2, #0
 800356e:	2180      	movs	r1, #128	; 0x80
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f000 f975 	bl	8003860 <I2C_WaitOnFlagUntilTimeout>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e04d      	b.n	800361c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003584:	b29b      	uxth	r3, r3
 8003586:	2bff      	cmp	r3, #255	; 0xff
 8003588:	d90e      	bls.n	80035a8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	22ff      	movs	r2, #255	; 0xff
 800358e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003594:	b2da      	uxtb	r2, r3
 8003596:	8979      	ldrh	r1, [r7, #10]
 8003598:	2300      	movs	r3, #0
 800359a:	9300      	str	r3, [sp, #0]
 800359c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80035a0:	68f8      	ldr	r0, [r7, #12]
 80035a2:	f000 fb73 	bl	8003c8c <I2C_TransferConfig>
 80035a6:	e00f      	b.n	80035c8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ac:	b29a      	uxth	r2, r3
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035b6:	b2da      	uxtb	r2, r3
 80035b8:	8979      	ldrh	r1, [r7, #10]
 80035ba:	2300      	movs	r3, #0
 80035bc:	9300      	str	r3, [sp, #0]
 80035be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f000 fb62 	bl	8003c8c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d19e      	bne.n	8003510 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035d2:	697a      	ldr	r2, [r7, #20]
 80035d4:	6a39      	ldr	r1, [r7, #32]
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f9c2 	bl	8003960 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e01a      	b.n	800361c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2220      	movs	r2, #32
 80035ec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	6859      	ldr	r1, [r3, #4]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	4b0b      	ldr	r3, [pc, #44]	; (8003628 <HAL_I2C_Master_Transmit+0x1e4>)
 80035fa:	400b      	ands	r3, r1
 80035fc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2220      	movs	r2, #32
 8003602:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003616:	2300      	movs	r3, #0
 8003618:	e000      	b.n	800361c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800361a:	2302      	movs	r3, #2
  }
}
 800361c:	4618      	mov	r0, r3
 800361e:	3718      	adds	r7, #24
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	80002000 	.word	0x80002000
 8003628:	fe00e800 	.word	0xfe00e800

0800362c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b088      	sub	sp, #32
 8003630:	af02      	add	r7, sp, #8
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	607a      	str	r2, [r7, #4]
 8003636:	461a      	mov	r2, r3
 8003638:	460b      	mov	r3, r1
 800363a:	817b      	strh	r3, [r7, #10]
 800363c:	4613      	mov	r3, r2
 800363e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b20      	cmp	r3, #32
 800364a:	f040 80db 	bne.w	8003804 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003654:	2b01      	cmp	r3, #1
 8003656:	d101      	bne.n	800365c <HAL_I2C_Master_Receive+0x30>
 8003658:	2302      	movs	r3, #2
 800365a:	e0d4      	b.n	8003806 <HAL_I2C_Master_Receive+0x1da>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003664:	f7ff fb6a 	bl	8002d3c <HAL_GetTick>
 8003668:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	9300      	str	r3, [sp, #0]
 800366e:	2319      	movs	r3, #25
 8003670:	2201      	movs	r2, #1
 8003672:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003676:	68f8      	ldr	r0, [r7, #12]
 8003678:	f000 f8f2 	bl	8003860 <I2C_WaitOnFlagUntilTimeout>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e0bf      	b.n	8003806 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2222      	movs	r2, #34	; 0x22
 800368a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2210      	movs	r2, #16
 8003692:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	893a      	ldrh	r2, [r7, #8]
 80036a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2200      	movs	r2, #0
 80036ac:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	2bff      	cmp	r3, #255	; 0xff
 80036b6:	d90e      	bls.n	80036d6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	22ff      	movs	r2, #255	; 0xff
 80036bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	8979      	ldrh	r1, [r7, #10]
 80036c6:	4b52      	ldr	r3, [pc, #328]	; (8003810 <HAL_I2C_Master_Receive+0x1e4>)
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80036ce:	68f8      	ldr	r0, [r7, #12]
 80036d0:	f000 fadc 	bl	8003c8c <I2C_TransferConfig>
 80036d4:	e06d      	b.n	80037b2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036da:	b29a      	uxth	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	8979      	ldrh	r1, [r7, #10]
 80036e8:	4b49      	ldr	r3, [pc, #292]	; (8003810 <HAL_I2C_Master_Receive+0x1e4>)
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036f0:	68f8      	ldr	r0, [r7, #12]
 80036f2:	f000 facb 	bl	8003c8c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80036f6:	e05c      	b.n	80037b2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036f8:	697a      	ldr	r2, [r7, #20]
 80036fa:	6a39      	ldr	r1, [r7, #32]
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f000 f96b 	bl	80039d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d001      	beq.n	800370c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e07c      	b.n	8003806 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003716:	b2d2      	uxtb	r2, r2
 8003718:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800371e:	1c5a      	adds	r2, r3, #1
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003728:	3b01      	subs	r3, #1
 800372a:	b29a      	uxth	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003734:	b29b      	uxth	r3, r3
 8003736:	3b01      	subs	r3, #1
 8003738:	b29a      	uxth	r2, r3
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003742:	b29b      	uxth	r3, r3
 8003744:	2b00      	cmp	r3, #0
 8003746:	d034      	beq.n	80037b2 <HAL_I2C_Master_Receive+0x186>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800374c:	2b00      	cmp	r3, #0
 800374e:	d130      	bne.n	80037b2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	9300      	str	r3, [sp, #0]
 8003754:	6a3b      	ldr	r3, [r7, #32]
 8003756:	2200      	movs	r2, #0
 8003758:	2180      	movs	r1, #128	; 0x80
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f000 f880 	bl	8003860 <I2C_WaitOnFlagUntilTimeout>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e04d      	b.n	8003806 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800376e:	b29b      	uxth	r3, r3
 8003770:	2bff      	cmp	r3, #255	; 0xff
 8003772:	d90e      	bls.n	8003792 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	22ff      	movs	r2, #255	; 0xff
 8003778:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377e:	b2da      	uxtb	r2, r3
 8003780:	8979      	ldrh	r1, [r7, #10]
 8003782:	2300      	movs	r3, #0
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f000 fa7e 	bl	8003c8c <I2C_TransferConfig>
 8003790:	e00f      	b.n	80037b2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003796:	b29a      	uxth	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037a0:	b2da      	uxtb	r2, r3
 80037a2:	8979      	ldrh	r1, [r7, #10]
 80037a4:	2300      	movs	r3, #0
 80037a6:	9300      	str	r3, [sp, #0]
 80037a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037ac:	68f8      	ldr	r0, [r7, #12]
 80037ae:	f000 fa6d 	bl	8003c8c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d19d      	bne.n	80036f8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037bc:	697a      	ldr	r2, [r7, #20]
 80037be:	6a39      	ldr	r1, [r7, #32]
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f000 f8cd 	bl	8003960 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d001      	beq.n	80037d0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e01a      	b.n	8003806 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2220      	movs	r2, #32
 80037d6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	6859      	ldr	r1, [r3, #4]
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	4b0c      	ldr	r3, [pc, #48]	; (8003814 <HAL_I2C_Master_Receive+0x1e8>)
 80037e4:	400b      	ands	r3, r1
 80037e6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2220      	movs	r2, #32
 80037ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003800:	2300      	movs	r3, #0
 8003802:	e000      	b.n	8003806 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003804:	2302      	movs	r3, #2
  }
}
 8003806:	4618      	mov	r0, r3
 8003808:	3718      	adds	r7, #24
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	80002400 	.word	0x80002400
 8003814:	fe00e800 	.word	0xfe00e800

08003818 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	699b      	ldr	r3, [r3, #24]
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	2b02      	cmp	r3, #2
 800382c:	d103      	bne.n	8003836 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2200      	movs	r2, #0
 8003834:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	f003 0301 	and.w	r3, r3, #1
 8003840:	2b01      	cmp	r3, #1
 8003842:	d007      	beq.n	8003854 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	699a      	ldr	r2, [r3, #24]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 0201 	orr.w	r2, r2, #1
 8003852:	619a      	str	r2, [r3, #24]
  }
}
 8003854:	bf00      	nop
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	603b      	str	r3, [r7, #0]
 800386c:	4613      	mov	r3, r2
 800386e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003870:	e022      	b.n	80038b8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003878:	d01e      	beq.n	80038b8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800387a:	f7ff fa5f 	bl	8002d3c <HAL_GetTick>
 800387e:	4602      	mov	r2, r0
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	683a      	ldr	r2, [r7, #0]
 8003886:	429a      	cmp	r2, r3
 8003888:	d302      	bcc.n	8003890 <I2C_WaitOnFlagUntilTimeout+0x30>
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d113      	bne.n	80038b8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003894:	f043 0220 	orr.w	r2, r3, #32
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2220      	movs	r2, #32
 80038a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2200      	movs	r2, #0
 80038b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e00f      	b.n	80038d8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	699a      	ldr	r2, [r3, #24]
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	4013      	ands	r3, r2
 80038c2:	68ba      	ldr	r2, [r7, #8]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	bf0c      	ite	eq
 80038c8:	2301      	moveq	r3, #1
 80038ca:	2300      	movne	r3, #0
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	461a      	mov	r2, r3
 80038d0:	79fb      	ldrb	r3, [r7, #7]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d0cd      	beq.n	8003872 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80038ec:	e02c      	b.n	8003948 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	68b9      	ldr	r1, [r7, #8]
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 f8ea 	bl	8003acc <I2C_IsErrorOccurred>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d001      	beq.n	8003902 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e02a      	b.n	8003958 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003908:	d01e      	beq.n	8003948 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800390a:	f7ff fa17 	bl	8002d3c <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	68ba      	ldr	r2, [r7, #8]
 8003916:	429a      	cmp	r2, r3
 8003918:	d302      	bcc.n	8003920 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d113      	bne.n	8003948 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003924:	f043 0220 	orr.w	r2, r3, #32
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2220      	movs	r2, #32
 8003930:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e007      	b.n	8003958 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	699b      	ldr	r3, [r3, #24]
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b02      	cmp	r3, #2
 8003954:	d1cb      	bne.n	80038ee <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3710      	adds	r7, #16
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800396c:	e028      	b.n	80039c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	68b9      	ldr	r1, [r7, #8]
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f000 f8aa 	bl	8003acc <I2C_IsErrorOccurred>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e026      	b.n	80039d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003982:	f7ff f9db 	bl	8002d3c <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	429a      	cmp	r2, r3
 8003990:	d302      	bcc.n	8003998 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d113      	bne.n	80039c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800399c:	f043 0220 	orr.w	r2, r3, #32
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2220      	movs	r2, #32
 80039a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e007      	b.n	80039d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	f003 0320 	and.w	r3, r3, #32
 80039ca:	2b20      	cmp	r3, #32
 80039cc:	d1cf      	bne.n	800396e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80039ce:	2300      	movs	r3, #0
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3710      	adds	r7, #16
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039e4:	e064      	b.n	8003ab0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	68b9      	ldr	r1, [r7, #8]
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 f86e 	bl	8003acc <I2C_IsErrorOccurred>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e062      	b.n	8003ac0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	f003 0320 	and.w	r3, r3, #32
 8003a04:	2b20      	cmp	r3, #32
 8003a06:	d138      	bne.n	8003a7a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	2b04      	cmp	r3, #4
 8003a14:	d105      	bne.n	8003a22 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	e04e      	b.n	8003ac0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	699b      	ldr	r3, [r3, #24]
 8003a28:	f003 0310 	and.w	r3, r3, #16
 8003a2c:	2b10      	cmp	r3, #16
 8003a2e:	d107      	bne.n	8003a40 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2210      	movs	r2, #16
 8003a36:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2204      	movs	r2, #4
 8003a3c:	645a      	str	r2, [r3, #68]	; 0x44
 8003a3e:	e002      	b.n	8003a46 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6859      	ldr	r1, [r3, #4]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	4b1b      	ldr	r3, [pc, #108]	; (8003ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8003a5a:	400b      	ands	r3, r1
 8003a5c:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2220      	movs	r2, #32
 8003a62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e022      	b.n	8003ac0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a7a:	f7ff f95f 	bl	8002d3c <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	68ba      	ldr	r2, [r7, #8]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d302      	bcc.n	8003a90 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d10f      	bne.n	8003ab0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a94:	f043 0220 	orr.w	r2, r3, #32
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e007      	b.n	8003ac0 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	f003 0304 	and.w	r3, r3, #4
 8003aba:	2b04      	cmp	r3, #4
 8003abc:	d193      	bne.n	80039e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003abe:	2300      	movs	r3, #0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3710      	adds	r7, #16
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	fe00e800 	.word	0xfe00e800

08003acc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b08a      	sub	sp, #40	; 0x28
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	f003 0310 	and.w	r3, r3, #16
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d068      	beq.n	8003bca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2210      	movs	r2, #16
 8003afe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b00:	e049      	b.n	8003b96 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b08:	d045      	beq.n	8003b96 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b0a:	f7ff f917 	bl	8002d3c <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d302      	bcc.n	8003b20 <I2C_IsErrorOccurred+0x54>
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d13a      	bne.n	8003b96 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b2a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b32:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b42:	d121      	bne.n	8003b88 <I2C_IsErrorOccurred+0xbc>
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b4a:	d01d      	beq.n	8003b88 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003b4c:	7cfb      	ldrb	r3, [r7, #19]
 8003b4e:	2b20      	cmp	r3, #32
 8003b50:	d01a      	beq.n	8003b88 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	685a      	ldr	r2, [r3, #4]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b60:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003b62:	f7ff f8eb 	bl	8002d3c <HAL_GetTick>
 8003b66:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b68:	e00e      	b.n	8003b88 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003b6a:	f7ff f8e7 	bl	8002d3c <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b19      	cmp	r3, #25
 8003b76:	d907      	bls.n	8003b88 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8003b78:	6a3b      	ldr	r3, [r7, #32]
 8003b7a:	f043 0320 	orr.w	r3, r3, #32
 8003b7e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003b86:	e006      	b.n	8003b96 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	f003 0320 	and.w	r3, r3, #32
 8003b92:	2b20      	cmp	r3, #32
 8003b94:	d1e9      	bne.n	8003b6a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	699b      	ldr	r3, [r3, #24]
 8003b9c:	f003 0320 	and.w	r3, r3, #32
 8003ba0:	2b20      	cmp	r3, #32
 8003ba2:	d003      	beq.n	8003bac <I2C_IsErrorOccurred+0xe0>
 8003ba4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d0aa      	beq.n	8003b02 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003bac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d103      	bne.n	8003bbc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003bbc:	6a3b      	ldr	r3, [r7, #32]
 8003bbe:	f043 0304 	orr.w	r3, r3, #4
 8003bc2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	699b      	ldr	r3, [r3, #24]
 8003bd0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00b      	beq.n	8003bf4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003bdc:	6a3b      	ldr	r3, [r7, #32]
 8003bde:	f043 0301 	orr.w	r3, r3, #1
 8003be2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003bec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00b      	beq.n	8003c16 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	f043 0308 	orr.w	r3, r3, #8
 8003c04:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c0e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00b      	beq.n	8003c38 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003c20:	6a3b      	ldr	r3, [r7, #32]
 8003c22:	f043 0302 	orr.w	r3, r3, #2
 8003c26:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c30:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003c38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d01c      	beq.n	8003c7a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c40:	68f8      	ldr	r0, [r7, #12]
 8003c42:	f7ff fde9 	bl	8003818 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	6859      	ldr	r1, [r3, #4]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	4b0d      	ldr	r3, [pc, #52]	; (8003c88 <I2C_IsErrorOccurred+0x1bc>)
 8003c52:	400b      	ands	r3, r1
 8003c54:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c5a:	6a3b      	ldr	r3, [r7, #32]
 8003c5c:	431a      	orrs	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2220      	movs	r2, #32
 8003c66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003c7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3728      	adds	r7, #40	; 0x28
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	fe00e800 	.word	0xfe00e800

08003c8c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b087      	sub	sp, #28
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	607b      	str	r3, [r7, #4]
 8003c96:	460b      	mov	r3, r1
 8003c98:	817b      	strh	r3, [r7, #10]
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c9e:	897b      	ldrh	r3, [r7, #10]
 8003ca0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ca4:	7a7b      	ldrb	r3, [r7, #9]
 8003ca6:	041b      	lsls	r3, r3, #16
 8003ca8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cac:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cb2:	6a3b      	ldr	r3, [r7, #32]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003cba:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	6a3b      	ldr	r3, [r7, #32]
 8003cc4:	0d5b      	lsrs	r3, r3, #21
 8003cc6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003cca:	4b08      	ldr	r3, [pc, #32]	; (8003cec <I2C_TransferConfig+0x60>)
 8003ccc:	430b      	orrs	r3, r1
 8003cce:	43db      	mvns	r3, r3
 8003cd0:	ea02 0103 	and.w	r1, r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	430a      	orrs	r2, r1
 8003cdc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003cde:	bf00      	nop
 8003ce0:	371c      	adds	r7, #28
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	03ff63ff 	.word	0x03ff63ff

08003cf0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b20      	cmp	r3, #32
 8003d04:	d138      	bne.n	8003d78 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d101      	bne.n	8003d14 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d10:	2302      	movs	r3, #2
 8003d12:	e032      	b.n	8003d7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2224      	movs	r2, #36	; 0x24
 8003d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 0201 	bic.w	r2, r2, #1
 8003d32:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003d42:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6819      	ldr	r1, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f042 0201 	orr.w	r2, r2, #1
 8003d62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2220      	movs	r2, #32
 8003d68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003d74:	2300      	movs	r3, #0
 8003d76:	e000      	b.n	8003d7a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d78:	2302      	movs	r3, #2
  }
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr

08003d86 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d86:	b480      	push	{r7}
 8003d88:	b085      	sub	sp, #20
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
 8003d8e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b20      	cmp	r3, #32
 8003d9a:	d139      	bne.n	8003e10 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d101      	bne.n	8003daa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003da6:	2302      	movs	r3, #2
 8003da8:	e033      	b.n	8003e12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2201      	movs	r2, #1
 8003dae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2224      	movs	r2, #36	; 0x24
 8003db6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f022 0201 	bic.w	r2, r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003dd8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	021b      	lsls	r3, r3, #8
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0201 	orr.w	r2, r2, #1
 8003dfa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	e000      	b.n	8003e12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e10:	2302      	movs	r3, #2
  }
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3714      	adds	r7, #20
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
	...

08003e20 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003e26:	2300      	movs	r3, #0
 8003e28:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003e2a:	4b23      	ldr	r3, [pc, #140]	; (8003eb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2e:	4a22      	ldr	r2, [pc, #136]	; (8003eb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e34:	6413      	str	r3, [r2, #64]	; 0x40
 8003e36:	4b20      	ldr	r3, [pc, #128]	; (8003eb8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e3e:	603b      	str	r3, [r7, #0]
 8003e40:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003e42:	4b1e      	ldr	r3, [pc, #120]	; (8003ebc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a1d      	ldr	r2, [pc, #116]	; (8003ebc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e4c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e4e:	f7fe ff75 	bl	8002d3c <HAL_GetTick>
 8003e52:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e54:	e009      	b.n	8003e6a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e56:	f7fe ff71 	bl	8002d3c <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e64:	d901      	bls.n	8003e6a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e022      	b.n	8003eb0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e6a:	4b14      	ldr	r3, [pc, #80]	; (8003ebc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e76:	d1ee      	bne.n	8003e56 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003e78:	4b10      	ldr	r3, [pc, #64]	; (8003ebc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a0f      	ldr	r2, [pc, #60]	; (8003ebc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e82:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e84:	f7fe ff5a 	bl	8002d3c <HAL_GetTick>
 8003e88:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e8a:	e009      	b.n	8003ea0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e8c:	f7fe ff56 	bl	8002d3c <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e9a:	d901      	bls.n	8003ea0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	e007      	b.n	8003eb0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003ea0:	4b06      	ldr	r3, [pc, #24]	; (8003ebc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ea8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003eac:	d1ee      	bne.n	8003e8c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3708      	adds	r7, #8
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40023800 	.word	0x40023800
 8003ebc:	40007000 	.word	0x40007000

08003ec0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d101      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e29b      	b.n	800440e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0301 	and.w	r3, r3, #1
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f000 8087 	beq.w	8003ff2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ee4:	4b96      	ldr	r3, [pc, #600]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f003 030c 	and.w	r3, r3, #12
 8003eec:	2b04      	cmp	r3, #4
 8003eee:	d00c      	beq.n	8003f0a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ef0:	4b93      	ldr	r3, [pc, #588]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f003 030c 	and.w	r3, r3, #12
 8003ef8:	2b08      	cmp	r3, #8
 8003efa:	d112      	bne.n	8003f22 <HAL_RCC_OscConfig+0x62>
 8003efc:	4b90      	ldr	r3, [pc, #576]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f08:	d10b      	bne.n	8003f22 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f0a:	4b8d      	ldr	r3, [pc, #564]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d06c      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x130>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d168      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e275      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f2a:	d106      	bne.n	8003f3a <HAL_RCC_OscConfig+0x7a>
 8003f2c:	4b84      	ldr	r3, [pc, #528]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a83      	ldr	r2, [pc, #524]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f36:	6013      	str	r3, [r2, #0]
 8003f38:	e02e      	b.n	8003f98 <HAL_RCC_OscConfig+0xd8>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d10c      	bne.n	8003f5c <HAL_RCC_OscConfig+0x9c>
 8003f42:	4b7f      	ldr	r3, [pc, #508]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a7e      	ldr	r2, [pc, #504]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f4c:	6013      	str	r3, [r2, #0]
 8003f4e:	4b7c      	ldr	r3, [pc, #496]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a7b      	ldr	r2, [pc, #492]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f58:	6013      	str	r3, [r2, #0]
 8003f5a:	e01d      	b.n	8003f98 <HAL_RCC_OscConfig+0xd8>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f64:	d10c      	bne.n	8003f80 <HAL_RCC_OscConfig+0xc0>
 8003f66:	4b76      	ldr	r3, [pc, #472]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a75      	ldr	r2, [pc, #468]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f70:	6013      	str	r3, [r2, #0]
 8003f72:	4b73      	ldr	r3, [pc, #460]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a72      	ldr	r2, [pc, #456]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f7c:	6013      	str	r3, [r2, #0]
 8003f7e:	e00b      	b.n	8003f98 <HAL_RCC_OscConfig+0xd8>
 8003f80:	4b6f      	ldr	r3, [pc, #444]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a6e      	ldr	r2, [pc, #440]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f8a:	6013      	str	r3, [r2, #0]
 8003f8c:	4b6c      	ldr	r3, [pc, #432]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a6b      	ldr	r2, [pc, #428]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003f92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d013      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa0:	f7fe fecc 	bl	8002d3c <HAL_GetTick>
 8003fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fa6:	e008      	b.n	8003fba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fa8:	f7fe fec8 	bl	8002d3c <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b64      	cmp	r3, #100	; 0x64
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e229      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fba:	4b61      	ldr	r3, [pc, #388]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d0f0      	beq.n	8003fa8 <HAL_RCC_OscConfig+0xe8>
 8003fc6:	e014      	b.n	8003ff2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc8:	f7fe feb8 	bl	8002d3c <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fd0:	f7fe feb4 	bl	8002d3c <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b64      	cmp	r3, #100	; 0x64
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e215      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fe2:	4b57      	ldr	r3, [pc, #348]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1f0      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x110>
 8003fee:	e000      	b.n	8003ff2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d069      	beq.n	80040d2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ffe:	4b50      	ldr	r3, [pc, #320]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f003 030c 	and.w	r3, r3, #12
 8004006:	2b00      	cmp	r3, #0
 8004008:	d00b      	beq.n	8004022 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800400a:	4b4d      	ldr	r3, [pc, #308]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f003 030c 	and.w	r3, r3, #12
 8004012:	2b08      	cmp	r3, #8
 8004014:	d11c      	bne.n	8004050 <HAL_RCC_OscConfig+0x190>
 8004016:	4b4a      	ldr	r3, [pc, #296]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d116      	bne.n	8004050 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004022:	4b47      	ldr	r3, [pc, #284]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d005      	beq.n	800403a <HAL_RCC_OscConfig+0x17a>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d001      	beq.n	800403a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e1e9      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800403a:	4b41      	ldr	r3, [pc, #260]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	00db      	lsls	r3, r3, #3
 8004048:	493d      	ldr	r1, [pc, #244]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 800404a:	4313      	orrs	r3, r2
 800404c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800404e:	e040      	b.n	80040d2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d023      	beq.n	80040a0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004058:	4b39      	ldr	r3, [pc, #228]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a38      	ldr	r2, [pc, #224]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 800405e:	f043 0301 	orr.w	r3, r3, #1
 8004062:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004064:	f7fe fe6a 	bl	8002d3c <HAL_GetTick>
 8004068:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800406a:	e008      	b.n	800407e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800406c:	f7fe fe66 	bl	8002d3c <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d901      	bls.n	800407e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e1c7      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800407e:	4b30      	ldr	r3, [pc, #192]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0302 	and.w	r3, r3, #2
 8004086:	2b00      	cmp	r3, #0
 8004088:	d0f0      	beq.n	800406c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800408a:	4b2d      	ldr	r3, [pc, #180]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	4929      	ldr	r1, [pc, #164]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 800409a:	4313      	orrs	r3, r2
 800409c:	600b      	str	r3, [r1, #0]
 800409e:	e018      	b.n	80040d2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040a0:	4b27      	ldr	r3, [pc, #156]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a26      	ldr	r2, [pc, #152]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 80040a6:	f023 0301 	bic.w	r3, r3, #1
 80040aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ac:	f7fe fe46 	bl	8002d3c <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040b2:	e008      	b.n	80040c6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040b4:	f7fe fe42 	bl	8002d3c <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e1a3      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040c6:	4b1e      	ldr	r3, [pc, #120]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d1f0      	bne.n	80040b4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0308 	and.w	r3, r3, #8
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d038      	beq.n	8004150 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	695b      	ldr	r3, [r3, #20]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d019      	beq.n	800411a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040e6:	4b16      	ldr	r3, [pc, #88]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 80040e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040ea:	4a15      	ldr	r2, [pc, #84]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 80040ec:	f043 0301 	orr.w	r3, r3, #1
 80040f0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040f2:	f7fe fe23 	bl	8002d3c <HAL_GetTick>
 80040f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040f8:	e008      	b.n	800410c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040fa:	f7fe fe1f 	bl	8002d3c <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	2b02      	cmp	r3, #2
 8004106:	d901      	bls.n	800410c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e180      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800410c:	4b0c      	ldr	r3, [pc, #48]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 800410e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004110:	f003 0302 	and.w	r3, r3, #2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0f0      	beq.n	80040fa <HAL_RCC_OscConfig+0x23a>
 8004118:	e01a      	b.n	8004150 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800411a:	4b09      	ldr	r3, [pc, #36]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 800411c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800411e:	4a08      	ldr	r2, [pc, #32]	; (8004140 <HAL_RCC_OscConfig+0x280>)
 8004120:	f023 0301 	bic.w	r3, r3, #1
 8004124:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004126:	f7fe fe09 	bl	8002d3c <HAL_GetTick>
 800412a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800412c:	e00a      	b.n	8004144 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800412e:	f7fe fe05 	bl	8002d3c <HAL_GetTick>
 8004132:	4602      	mov	r2, r0
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	2b02      	cmp	r3, #2
 800413a:	d903      	bls.n	8004144 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e166      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
 8004140:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004144:	4b92      	ldr	r3, [pc, #584]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004146:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004148:	f003 0302 	and.w	r3, r3, #2
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1ee      	bne.n	800412e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0304 	and.w	r3, r3, #4
 8004158:	2b00      	cmp	r3, #0
 800415a:	f000 80a4 	beq.w	80042a6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800415e:	4b8c      	ldr	r3, [pc, #560]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004162:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10d      	bne.n	8004186 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800416a:	4b89      	ldr	r3, [pc, #548]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 800416c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416e:	4a88      	ldr	r2, [pc, #544]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004170:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004174:	6413      	str	r3, [r2, #64]	; 0x40
 8004176:	4b86      	ldr	r3, [pc, #536]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800417e:	60bb      	str	r3, [r7, #8]
 8004180:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004182:	2301      	movs	r3, #1
 8004184:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004186:	4b83      	ldr	r3, [pc, #524]	; (8004394 <HAL_RCC_OscConfig+0x4d4>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800418e:	2b00      	cmp	r3, #0
 8004190:	d118      	bne.n	80041c4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004192:	4b80      	ldr	r3, [pc, #512]	; (8004394 <HAL_RCC_OscConfig+0x4d4>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a7f      	ldr	r2, [pc, #508]	; (8004394 <HAL_RCC_OscConfig+0x4d4>)
 8004198:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800419c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800419e:	f7fe fdcd 	bl	8002d3c <HAL_GetTick>
 80041a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041a4:	e008      	b.n	80041b8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041a6:	f7fe fdc9 	bl	8002d3c <HAL_GetTick>
 80041aa:	4602      	mov	r2, r0
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	2b64      	cmp	r3, #100	; 0x64
 80041b2:	d901      	bls.n	80041b8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e12a      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041b8:	4b76      	ldr	r3, [pc, #472]	; (8004394 <HAL_RCC_OscConfig+0x4d4>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d0f0      	beq.n	80041a6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d106      	bne.n	80041da <HAL_RCC_OscConfig+0x31a>
 80041cc:	4b70      	ldr	r3, [pc, #448]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 80041ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d0:	4a6f      	ldr	r2, [pc, #444]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 80041d2:	f043 0301 	orr.w	r3, r3, #1
 80041d6:	6713      	str	r3, [r2, #112]	; 0x70
 80041d8:	e02d      	b.n	8004236 <HAL_RCC_OscConfig+0x376>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d10c      	bne.n	80041fc <HAL_RCC_OscConfig+0x33c>
 80041e2:	4b6b      	ldr	r3, [pc, #428]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 80041e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041e6:	4a6a      	ldr	r2, [pc, #424]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 80041e8:	f023 0301 	bic.w	r3, r3, #1
 80041ec:	6713      	str	r3, [r2, #112]	; 0x70
 80041ee:	4b68      	ldr	r3, [pc, #416]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 80041f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041f2:	4a67      	ldr	r2, [pc, #412]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 80041f4:	f023 0304 	bic.w	r3, r3, #4
 80041f8:	6713      	str	r3, [r2, #112]	; 0x70
 80041fa:	e01c      	b.n	8004236 <HAL_RCC_OscConfig+0x376>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	2b05      	cmp	r3, #5
 8004202:	d10c      	bne.n	800421e <HAL_RCC_OscConfig+0x35e>
 8004204:	4b62      	ldr	r3, [pc, #392]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004208:	4a61      	ldr	r2, [pc, #388]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 800420a:	f043 0304 	orr.w	r3, r3, #4
 800420e:	6713      	str	r3, [r2, #112]	; 0x70
 8004210:	4b5f      	ldr	r3, [pc, #380]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004212:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004214:	4a5e      	ldr	r2, [pc, #376]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004216:	f043 0301 	orr.w	r3, r3, #1
 800421a:	6713      	str	r3, [r2, #112]	; 0x70
 800421c:	e00b      	b.n	8004236 <HAL_RCC_OscConfig+0x376>
 800421e:	4b5c      	ldr	r3, [pc, #368]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004222:	4a5b      	ldr	r2, [pc, #364]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004224:	f023 0301 	bic.w	r3, r3, #1
 8004228:	6713      	str	r3, [r2, #112]	; 0x70
 800422a:	4b59      	ldr	r3, [pc, #356]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 800422c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800422e:	4a58      	ldr	r2, [pc, #352]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004230:	f023 0304 	bic.w	r3, r3, #4
 8004234:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d015      	beq.n	800426a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800423e:	f7fe fd7d 	bl	8002d3c <HAL_GetTick>
 8004242:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004244:	e00a      	b.n	800425c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004246:	f7fe fd79 	bl	8002d3c <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	f241 3288 	movw	r2, #5000	; 0x1388
 8004254:	4293      	cmp	r3, r2
 8004256:	d901      	bls.n	800425c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e0d8      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800425c:	4b4c      	ldr	r3, [pc, #304]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 800425e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d0ee      	beq.n	8004246 <HAL_RCC_OscConfig+0x386>
 8004268:	e014      	b.n	8004294 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800426a:	f7fe fd67 	bl	8002d3c <HAL_GetTick>
 800426e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004270:	e00a      	b.n	8004288 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004272:	f7fe fd63 	bl	8002d3c <HAL_GetTick>
 8004276:	4602      	mov	r2, r0
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004280:	4293      	cmp	r3, r2
 8004282:	d901      	bls.n	8004288 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e0c2      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004288:	4b41      	ldr	r3, [pc, #260]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 800428a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d1ee      	bne.n	8004272 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004294:	7dfb      	ldrb	r3, [r7, #23]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d105      	bne.n	80042a6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800429a:	4b3d      	ldr	r3, [pc, #244]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	4a3c      	ldr	r2, [pc, #240]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 80042a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042a4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	699b      	ldr	r3, [r3, #24]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	f000 80ae 	beq.w	800440c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042b0:	4b37      	ldr	r3, [pc, #220]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	f003 030c 	and.w	r3, r3, #12
 80042b8:	2b08      	cmp	r3, #8
 80042ba:	d06d      	beq.n	8004398 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d14b      	bne.n	800435c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042c4:	4b32      	ldr	r3, [pc, #200]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a31      	ldr	r2, [pc, #196]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 80042ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d0:	f7fe fd34 	bl	8002d3c <HAL_GetTick>
 80042d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042d6:	e008      	b.n	80042ea <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042d8:	f7fe fd30 	bl	8002d3c <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	e091      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ea:	4b29      	ldr	r3, [pc, #164]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1f0      	bne.n	80042d8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	69da      	ldr	r2, [r3, #28]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	431a      	orrs	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004304:	019b      	lsls	r3, r3, #6
 8004306:	431a      	orrs	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800430c:	085b      	lsrs	r3, r3, #1
 800430e:	3b01      	subs	r3, #1
 8004310:	041b      	lsls	r3, r3, #16
 8004312:	431a      	orrs	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004318:	061b      	lsls	r3, r3, #24
 800431a:	431a      	orrs	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004320:	071b      	lsls	r3, r3, #28
 8004322:	491b      	ldr	r1, [pc, #108]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004324:	4313      	orrs	r3, r2
 8004326:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004328:	4b19      	ldr	r3, [pc, #100]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a18      	ldr	r2, [pc, #96]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 800432e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004332:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004334:	f7fe fd02 	bl	8002d3c <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800433c:	f7fe fcfe 	bl	8002d3c <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b02      	cmp	r3, #2
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e05f      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800434e:	4b10      	ldr	r3, [pc, #64]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0f0      	beq.n	800433c <HAL_RCC_OscConfig+0x47c>
 800435a:	e057      	b.n	800440c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800435c:	4b0c      	ldr	r3, [pc, #48]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a0b      	ldr	r2, [pc, #44]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004362:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004366:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004368:	f7fe fce8 	bl	8002d3c <HAL_GetTick>
 800436c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800436e:	e008      	b.n	8004382 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004370:	f7fe fce4 	bl	8002d3c <HAL_GetTick>
 8004374:	4602      	mov	r2, r0
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	2b02      	cmp	r3, #2
 800437c:	d901      	bls.n	8004382 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800437e:	2303      	movs	r3, #3
 8004380:	e045      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004382:	4b03      	ldr	r3, [pc, #12]	; (8004390 <HAL_RCC_OscConfig+0x4d0>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800438a:	2b00      	cmp	r3, #0
 800438c:	d1f0      	bne.n	8004370 <HAL_RCC_OscConfig+0x4b0>
 800438e:	e03d      	b.n	800440c <HAL_RCC_OscConfig+0x54c>
 8004390:	40023800 	.word	0x40023800
 8004394:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004398:	4b1f      	ldr	r3, [pc, #124]	; (8004418 <HAL_RCC_OscConfig+0x558>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	699b      	ldr	r3, [r3, #24]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d030      	beq.n	8004408 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d129      	bne.n	8004408 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043be:	429a      	cmp	r2, r3
 80043c0:	d122      	bne.n	8004408 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80043c8:	4013      	ands	r3, r2
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80043ce:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d119      	bne.n	8004408 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043de:	085b      	lsrs	r3, r3, #1
 80043e0:	3b01      	subs	r3, #1
 80043e2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d10f      	bne.n	8004408 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d107      	bne.n	8004408 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004402:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004404:	429a      	cmp	r2, r3
 8004406:	d001      	beq.n	800440c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e000      	b.n	800440e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3718      	adds	r7, #24
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	40023800 	.word	0x40023800

0800441c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004426:	2300      	movs	r3, #0
 8004428:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e0d0      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004434:	4b6a      	ldr	r3, [pc, #424]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 030f 	and.w	r3, r3, #15
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	429a      	cmp	r2, r3
 8004440:	d910      	bls.n	8004464 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004442:	4b67      	ldr	r3, [pc, #412]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f023 020f 	bic.w	r2, r3, #15
 800444a:	4965      	ldr	r1, [pc, #404]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	4313      	orrs	r3, r2
 8004450:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004452:	4b63      	ldr	r3, [pc, #396]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 030f 	and.w	r3, r3, #15
 800445a:	683a      	ldr	r2, [r7, #0]
 800445c:	429a      	cmp	r2, r3
 800445e:	d001      	beq.n	8004464 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e0b8      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b00      	cmp	r3, #0
 800446e:	d020      	beq.n	80044b2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0304 	and.w	r3, r3, #4
 8004478:	2b00      	cmp	r3, #0
 800447a:	d005      	beq.n	8004488 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800447c:	4b59      	ldr	r3, [pc, #356]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	4a58      	ldr	r2, [pc, #352]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 8004482:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004486:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0308 	and.w	r3, r3, #8
 8004490:	2b00      	cmp	r3, #0
 8004492:	d005      	beq.n	80044a0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004494:	4b53      	ldr	r3, [pc, #332]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	4a52      	ldr	r2, [pc, #328]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 800449a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800449e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044a0:	4b50      	ldr	r3, [pc, #320]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	494d      	ldr	r1, [pc, #308]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0301 	and.w	r3, r3, #1
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d040      	beq.n	8004540 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d107      	bne.n	80044d6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044c6:	4b47      	ldr	r3, [pc, #284]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d115      	bne.n	80044fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e07f      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d107      	bne.n	80044ee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044de:	4b41      	ldr	r3, [pc, #260]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d109      	bne.n	80044fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e073      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ee:	4b3d      	ldr	r3, [pc, #244]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e06b      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044fe:	4b39      	ldr	r3, [pc, #228]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f023 0203 	bic.w	r2, r3, #3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	4936      	ldr	r1, [pc, #216]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 800450c:	4313      	orrs	r3, r2
 800450e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004510:	f7fe fc14 	bl	8002d3c <HAL_GetTick>
 8004514:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004516:	e00a      	b.n	800452e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004518:	f7fe fc10 	bl	8002d3c <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	f241 3288 	movw	r2, #5000	; 0x1388
 8004526:	4293      	cmp	r3, r2
 8004528:	d901      	bls.n	800452e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e053      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800452e:	4b2d      	ldr	r3, [pc, #180]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f003 020c 	and.w	r2, r3, #12
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	429a      	cmp	r2, r3
 800453e:	d1eb      	bne.n	8004518 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004540:	4b27      	ldr	r3, [pc, #156]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 030f 	and.w	r3, r3, #15
 8004548:	683a      	ldr	r2, [r7, #0]
 800454a:	429a      	cmp	r2, r3
 800454c:	d210      	bcs.n	8004570 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800454e:	4b24      	ldr	r3, [pc, #144]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f023 020f 	bic.w	r2, r3, #15
 8004556:	4922      	ldr	r1, [pc, #136]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	4313      	orrs	r3, r2
 800455c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800455e:	4b20      	ldr	r3, [pc, #128]	; (80045e0 <HAL_RCC_ClockConfig+0x1c4>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 030f 	and.w	r3, r3, #15
 8004566:	683a      	ldr	r2, [r7, #0]
 8004568:	429a      	cmp	r2, r3
 800456a:	d001      	beq.n	8004570 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e032      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0304 	and.w	r3, r3, #4
 8004578:	2b00      	cmp	r3, #0
 800457a:	d008      	beq.n	800458e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800457c:	4b19      	ldr	r3, [pc, #100]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	4916      	ldr	r1, [pc, #88]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 800458a:	4313      	orrs	r3, r2
 800458c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0308 	and.w	r3, r3, #8
 8004596:	2b00      	cmp	r3, #0
 8004598:	d009      	beq.n	80045ae <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800459a:	4b12      	ldr	r3, [pc, #72]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	490e      	ldr	r1, [pc, #56]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045ae:	f000 f821 	bl	80045f4 <HAL_RCC_GetSysClockFreq>
 80045b2:	4602      	mov	r2, r0
 80045b4:	4b0b      	ldr	r3, [pc, #44]	; (80045e4 <HAL_RCC_ClockConfig+0x1c8>)
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	091b      	lsrs	r3, r3, #4
 80045ba:	f003 030f 	and.w	r3, r3, #15
 80045be:	490a      	ldr	r1, [pc, #40]	; (80045e8 <HAL_RCC_ClockConfig+0x1cc>)
 80045c0:	5ccb      	ldrb	r3, [r1, r3]
 80045c2:	fa22 f303 	lsr.w	r3, r2, r3
 80045c6:	4a09      	ldr	r2, [pc, #36]	; (80045ec <HAL_RCC_ClockConfig+0x1d0>)
 80045c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80045ca:	4b09      	ldr	r3, [pc, #36]	; (80045f0 <HAL_RCC_ClockConfig+0x1d4>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7fe fb70 	bl	8002cb4 <HAL_InitTick>

  return HAL_OK;
 80045d4:	2300      	movs	r3, #0
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3710      	adds	r7, #16
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	40023c00 	.word	0x40023c00
 80045e4:	40023800 	.word	0x40023800
 80045e8:	0802ff3c 	.word	0x0802ff3c
 80045ec:	2000000c 	.word	0x2000000c
 80045f0:	20000010 	.word	0x20000010

080045f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045f8:	b090      	sub	sp, #64	; 0x40
 80045fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80045fc:	2300      	movs	r3, #0
 80045fe:	637b      	str	r3, [r7, #52]	; 0x34
 8004600:	2300      	movs	r3, #0
 8004602:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004604:	2300      	movs	r3, #0
 8004606:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8004608:	2300      	movs	r3, #0
 800460a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800460c:	4b59      	ldr	r3, [pc, #356]	; (8004774 <HAL_RCC_GetSysClockFreq+0x180>)
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f003 030c 	and.w	r3, r3, #12
 8004614:	2b08      	cmp	r3, #8
 8004616:	d00d      	beq.n	8004634 <HAL_RCC_GetSysClockFreq+0x40>
 8004618:	2b08      	cmp	r3, #8
 800461a:	f200 80a1 	bhi.w	8004760 <HAL_RCC_GetSysClockFreq+0x16c>
 800461e:	2b00      	cmp	r3, #0
 8004620:	d002      	beq.n	8004628 <HAL_RCC_GetSysClockFreq+0x34>
 8004622:	2b04      	cmp	r3, #4
 8004624:	d003      	beq.n	800462e <HAL_RCC_GetSysClockFreq+0x3a>
 8004626:	e09b      	b.n	8004760 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004628:	4b53      	ldr	r3, [pc, #332]	; (8004778 <HAL_RCC_GetSysClockFreq+0x184>)
 800462a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800462c:	e09b      	b.n	8004766 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800462e:	4b53      	ldr	r3, [pc, #332]	; (800477c <HAL_RCC_GetSysClockFreq+0x188>)
 8004630:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004632:	e098      	b.n	8004766 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004634:	4b4f      	ldr	r3, [pc, #316]	; (8004774 <HAL_RCC_GetSysClockFreq+0x180>)
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800463c:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800463e:	4b4d      	ldr	r3, [pc, #308]	; (8004774 <HAL_RCC_GetSysClockFreq+0x180>)
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d028      	beq.n	800469c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800464a:	4b4a      	ldr	r3, [pc, #296]	; (8004774 <HAL_RCC_GetSysClockFreq+0x180>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	099b      	lsrs	r3, r3, #6
 8004650:	2200      	movs	r2, #0
 8004652:	623b      	str	r3, [r7, #32]
 8004654:	627a      	str	r2, [r7, #36]	; 0x24
 8004656:	6a3b      	ldr	r3, [r7, #32]
 8004658:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800465c:	2100      	movs	r1, #0
 800465e:	4b47      	ldr	r3, [pc, #284]	; (800477c <HAL_RCC_GetSysClockFreq+0x188>)
 8004660:	fb03 f201 	mul.w	r2, r3, r1
 8004664:	2300      	movs	r3, #0
 8004666:	fb00 f303 	mul.w	r3, r0, r3
 800466a:	4413      	add	r3, r2
 800466c:	4a43      	ldr	r2, [pc, #268]	; (800477c <HAL_RCC_GetSysClockFreq+0x188>)
 800466e:	fba0 1202 	umull	r1, r2, r0, r2
 8004672:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004674:	460a      	mov	r2, r1
 8004676:	62ba      	str	r2, [r7, #40]	; 0x28
 8004678:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800467a:	4413      	add	r3, r2
 800467c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800467e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004680:	2200      	movs	r2, #0
 8004682:	61bb      	str	r3, [r7, #24]
 8004684:	61fa      	str	r2, [r7, #28]
 8004686:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800468a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800468e:	f7fb ffeb 	bl	8000668 <__aeabi_uldivmod>
 8004692:	4602      	mov	r2, r0
 8004694:	460b      	mov	r3, r1
 8004696:	4613      	mov	r3, r2
 8004698:	63fb      	str	r3, [r7, #60]	; 0x3c
 800469a:	e053      	b.n	8004744 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800469c:	4b35      	ldr	r3, [pc, #212]	; (8004774 <HAL_RCC_GetSysClockFreq+0x180>)
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	099b      	lsrs	r3, r3, #6
 80046a2:	2200      	movs	r2, #0
 80046a4:	613b      	str	r3, [r7, #16]
 80046a6:	617a      	str	r2, [r7, #20]
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80046ae:	f04f 0b00 	mov.w	fp, #0
 80046b2:	4652      	mov	r2, sl
 80046b4:	465b      	mov	r3, fp
 80046b6:	f04f 0000 	mov.w	r0, #0
 80046ba:	f04f 0100 	mov.w	r1, #0
 80046be:	0159      	lsls	r1, r3, #5
 80046c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80046c4:	0150      	lsls	r0, r2, #5
 80046c6:	4602      	mov	r2, r0
 80046c8:	460b      	mov	r3, r1
 80046ca:	ebb2 080a 	subs.w	r8, r2, sl
 80046ce:	eb63 090b 	sbc.w	r9, r3, fp
 80046d2:	f04f 0200 	mov.w	r2, #0
 80046d6:	f04f 0300 	mov.w	r3, #0
 80046da:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80046de:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80046e2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80046e6:	ebb2 0408 	subs.w	r4, r2, r8
 80046ea:	eb63 0509 	sbc.w	r5, r3, r9
 80046ee:	f04f 0200 	mov.w	r2, #0
 80046f2:	f04f 0300 	mov.w	r3, #0
 80046f6:	00eb      	lsls	r3, r5, #3
 80046f8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046fc:	00e2      	lsls	r2, r4, #3
 80046fe:	4614      	mov	r4, r2
 8004700:	461d      	mov	r5, r3
 8004702:	eb14 030a 	adds.w	r3, r4, sl
 8004706:	603b      	str	r3, [r7, #0]
 8004708:	eb45 030b 	adc.w	r3, r5, fp
 800470c:	607b      	str	r3, [r7, #4]
 800470e:	f04f 0200 	mov.w	r2, #0
 8004712:	f04f 0300 	mov.w	r3, #0
 8004716:	e9d7 4500 	ldrd	r4, r5, [r7]
 800471a:	4629      	mov	r1, r5
 800471c:	028b      	lsls	r3, r1, #10
 800471e:	4621      	mov	r1, r4
 8004720:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004724:	4621      	mov	r1, r4
 8004726:	028a      	lsls	r2, r1, #10
 8004728:	4610      	mov	r0, r2
 800472a:	4619      	mov	r1, r3
 800472c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800472e:	2200      	movs	r2, #0
 8004730:	60bb      	str	r3, [r7, #8]
 8004732:	60fa      	str	r2, [r7, #12]
 8004734:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004738:	f7fb ff96 	bl	8000668 <__aeabi_uldivmod>
 800473c:	4602      	mov	r2, r0
 800473e:	460b      	mov	r3, r1
 8004740:	4613      	mov	r3, r2
 8004742:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004744:	4b0b      	ldr	r3, [pc, #44]	; (8004774 <HAL_RCC_GetSysClockFreq+0x180>)
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	0c1b      	lsrs	r3, r3, #16
 800474a:	f003 0303 	and.w	r3, r3, #3
 800474e:	3301      	adds	r3, #1
 8004750:	005b      	lsls	r3, r3, #1
 8004752:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8004754:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004758:	fbb2 f3f3 	udiv	r3, r2, r3
 800475c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800475e:	e002      	b.n	8004766 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004760:	4b05      	ldr	r3, [pc, #20]	; (8004778 <HAL_RCC_GetSysClockFreq+0x184>)
 8004762:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004764:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004768:	4618      	mov	r0, r3
 800476a:	3740      	adds	r7, #64	; 0x40
 800476c:	46bd      	mov	sp, r7
 800476e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004772:	bf00      	nop
 8004774:	40023800 	.word	0x40023800
 8004778:	00f42400 	.word	0x00f42400
 800477c:	017d7840 	.word	0x017d7840

08004780 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b088      	sub	sp, #32
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004788:	2300      	movs	r3, #0
 800478a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800478c:	2300      	movs	r3, #0
 800478e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004790:	2300      	movs	r3, #0
 8004792:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004794:	2300      	movs	r3, #0
 8004796:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004798:	2300      	movs	r3, #0
 800479a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0301 	and.w	r3, r3, #1
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d012      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80047a8:	4b69      	ldr	r3, [pc, #420]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	4a68      	ldr	r2, [pc, #416]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047ae:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80047b2:	6093      	str	r3, [r2, #8]
 80047b4:	4b66      	ldr	r3, [pc, #408]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047b6:	689a      	ldr	r2, [r3, #8]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047bc:	4964      	ldr	r1, [pc, #400]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d101      	bne.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80047ca:	2301      	movs	r3, #1
 80047cc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d017      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047da:	4b5d      	ldr	r3, [pc, #372]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047e0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047e8:	4959      	ldr	r1, [pc, #356]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047f8:	d101      	bne.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80047fa:	2301      	movs	r3, #1
 80047fc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004802:	2b00      	cmp	r3, #0
 8004804:	d101      	bne.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004806:	2301      	movs	r3, #1
 8004808:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d017      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004816:	4b4e      	ldr	r3, [pc, #312]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004818:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800481c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004824:	494a      	ldr	r1, [pc, #296]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004826:	4313      	orrs	r3, r2
 8004828:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004830:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004834:	d101      	bne.n	800483a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004836:	2301      	movs	r3, #1
 8004838:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483e:	2b00      	cmp	r3, #0
 8004840:	d101      	bne.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004842:	2301      	movs	r3, #1
 8004844:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004852:	2301      	movs	r3, #1
 8004854:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0320 	and.w	r3, r3, #32
 800485e:	2b00      	cmp	r3, #0
 8004860:	f000 808b 	beq.w	800497a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004864:	4b3a      	ldr	r3, [pc, #232]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004868:	4a39      	ldr	r2, [pc, #228]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800486a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800486e:	6413      	str	r3, [r2, #64]	; 0x40
 8004870:	4b37      	ldr	r3, [pc, #220]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004878:	60bb      	str	r3, [r7, #8]
 800487a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800487c:	4b35      	ldr	r3, [pc, #212]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a34      	ldr	r2, [pc, #208]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004882:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004886:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004888:	f7fe fa58 	bl	8002d3c <HAL_GetTick>
 800488c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800488e:	e008      	b.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004890:	f7fe fa54 	bl	8002d3c <HAL_GetTick>
 8004894:	4602      	mov	r2, r0
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	2b64      	cmp	r3, #100	; 0x64
 800489c:	d901      	bls.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e38f      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80048a2:	4b2c      	ldr	r3, [pc, #176]	; (8004954 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d0f0      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048ae:	4b28      	ldr	r3, [pc, #160]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048b6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d035      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d02e      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048cc:	4b20      	ldr	r3, [pc, #128]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048d4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048d6:	4b1e      	ldr	r3, [pc, #120]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048da:	4a1d      	ldr	r2, [pc, #116]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048e0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048e2:	4b1b      	ldr	r3, [pc, #108]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e6:	4a1a      	ldr	r2, [pc, #104]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048ec:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80048ee:	4a18      	ldr	r2, [pc, #96]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80048f4:	4b16      	ldr	r3, [pc, #88]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048f8:	f003 0301 	and.w	r3, r3, #1
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d114      	bne.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004900:	f7fe fa1c 	bl	8002d3c <HAL_GetTick>
 8004904:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004906:	e00a      	b.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004908:	f7fe fa18 	bl	8002d3c <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	f241 3288 	movw	r2, #5000	; 0x1388
 8004916:	4293      	cmp	r3, r2
 8004918:	d901      	bls.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e351      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800491e:	4b0c      	ldr	r3, [pc, #48]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004922:	f003 0302 	and.w	r3, r3, #2
 8004926:	2b00      	cmp	r3, #0
 8004928:	d0ee      	beq.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004932:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004936:	d111      	bne.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004938:	4b05      	ldr	r3, [pc, #20]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004944:	4b04      	ldr	r3, [pc, #16]	; (8004958 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004946:	400b      	ands	r3, r1
 8004948:	4901      	ldr	r1, [pc, #4]	; (8004950 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800494a:	4313      	orrs	r3, r2
 800494c:	608b      	str	r3, [r1, #8]
 800494e:	e00b      	b.n	8004968 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004950:	40023800 	.word	0x40023800
 8004954:	40007000 	.word	0x40007000
 8004958:	0ffffcff 	.word	0x0ffffcff
 800495c:	4bac      	ldr	r3, [pc, #688]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	4aab      	ldr	r2, [pc, #684]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004962:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004966:	6093      	str	r3, [r2, #8]
 8004968:	4ba9      	ldr	r3, [pc, #676]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800496a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004970:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004974:	49a6      	ldr	r1, [pc, #664]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004976:	4313      	orrs	r3, r2
 8004978:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 0310 	and.w	r3, r3, #16
 8004982:	2b00      	cmp	r3, #0
 8004984:	d010      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004986:	4ba2      	ldr	r3, [pc, #648]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004988:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800498c:	4aa0      	ldr	r2, [pc, #640]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800498e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004992:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004996:	4b9e      	ldr	r3, [pc, #632]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004998:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a0:	499b      	ldr	r1, [pc, #620]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d00a      	beq.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049b4:	4b96      	ldr	r3, [pc, #600]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049ba:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049c2:	4993      	ldr	r1, [pc, #588]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049c4:	4313      	orrs	r3, r2
 80049c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d00a      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80049d6:	4b8e      	ldr	r3, [pc, #568]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049dc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049e4:	498a      	ldr	r1, [pc, #552]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d00a      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80049f8:	4b85      	ldr	r3, [pc, #532]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a06:	4982      	ldr	r1, [pc, #520]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d00a      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a1a:	4b7d      	ldr	r3, [pc, #500]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a20:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a28:	4979      	ldr	r1, [pc, #484]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d00a      	beq.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a3c:	4b74      	ldr	r3, [pc, #464]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a42:	f023 0203 	bic.w	r2, r3, #3
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a4a:	4971      	ldr	r1, [pc, #452]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d00a      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a5e:	4b6c      	ldr	r3, [pc, #432]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a64:	f023 020c 	bic.w	r2, r3, #12
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a6c:	4968      	ldr	r1, [pc, #416]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00a      	beq.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a80:	4b63      	ldr	r3, [pc, #396]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a86:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a8e:	4960      	ldr	r1, [pc, #384]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a90:	4313      	orrs	r3, r2
 8004a92:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00a      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004aa2:	4b5b      	ldr	r3, [pc, #364]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aa8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ab0:	4957      	ldr	r1, [pc, #348]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00a      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ac4:	4b52      	ldr	r3, [pc, #328]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad2:	494f      	ldr	r1, [pc, #316]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00a      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004ae6:	4b4a      	ldr	r3, [pc, #296]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aec:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004af4:	4946      	ldr	r1, [pc, #280]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004af6:	4313      	orrs	r3, r2
 8004af8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00a      	beq.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004b08:	4b41      	ldr	r3, [pc, #260]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b0e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b16:	493e      	ldr	r1, [pc, #248]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00a      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004b2a:	4b39      	ldr	r3, [pc, #228]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b30:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b38:	4935      	ldr	r1, [pc, #212]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d00a      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004b4c:	4b30      	ldr	r3, [pc, #192]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b52:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b5a:	492d      	ldr	r1, [pc, #180]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d011      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004b6e:	4b28      	ldr	r3, [pc, #160]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b74:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b7c:	4924      	ldr	r1, [pc, #144]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b8c:	d101      	bne.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0308 	and.w	r3, r3, #8
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d001      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00a      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bae:	4b18      	ldr	r3, [pc, #96]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bb4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bbc:	4914      	ldr	r1, [pc, #80]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d00b      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004bd0:	4b0f      	ldr	r3, [pc, #60]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bd6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004be0:	490b      	ldr	r1, [pc, #44]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004be2:	4313      	orrs	r3, r2
 8004be4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d00f      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004bf4:	4b06      	ldr	r3, [pc, #24]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bfa:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c04:	4902      	ldr	r1, [pc, #8]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004c0c:	e002      	b.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004c0e:	bf00      	nop
 8004c10:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00b      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c20:	4b8a      	ldr	r3, [pc, #552]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c26:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c30:	4986      	ldr	r1, [pc, #536]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c32:	4313      	orrs	r3, r2
 8004c34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00b      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004c44:	4b81      	ldr	r3, [pc, #516]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c4a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c54:	497d      	ldr	r1, [pc, #500]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d006      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 80d6 	beq.w	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c70:	4b76      	ldr	r3, [pc, #472]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a75      	ldr	r2, [pc, #468]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c76:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004c7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c7c:	f7fe f85e 	bl	8002d3c <HAL_GetTick>
 8004c80:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c82:	e008      	b.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c84:	f7fe f85a 	bl	8002d3c <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	2b64      	cmp	r3, #100	; 0x64
 8004c90:	d901      	bls.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	e195      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c96:	4b6d      	ldr	r3, [pc, #436]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1f0      	bne.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d021      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d11d      	bne.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004cb6:	4b65      	ldr	r3, [pc, #404]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cbc:	0c1b      	lsrs	r3, r3, #16
 8004cbe:	f003 0303 	and.w	r3, r3, #3
 8004cc2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004cc4:	4b61      	ldr	r3, [pc, #388]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004cca:	0e1b      	lsrs	r3, r3, #24
 8004ccc:	f003 030f 	and.w	r3, r3, #15
 8004cd0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	019a      	lsls	r2, r3, #6
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	041b      	lsls	r3, r3, #16
 8004cdc:	431a      	orrs	r2, r3
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	061b      	lsls	r3, r3, #24
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	071b      	lsls	r3, r3, #28
 8004cea:	4958      	ldr	r1, [pc, #352]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d004      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d06:	d00a      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d02e      	beq.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d18:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d1c:	d129      	bne.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004d1e:	4b4b      	ldr	r3, [pc, #300]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d24:	0c1b      	lsrs	r3, r3, #16
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d2c:	4b47      	ldr	r3, [pc, #284]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d32:	0f1b      	lsrs	r3, r3, #28
 8004d34:	f003 0307 	and.w	r3, r3, #7
 8004d38:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	019a      	lsls	r2, r3, #6
 8004d40:	693b      	ldr	r3, [r7, #16]
 8004d42:	041b      	lsls	r3, r3, #16
 8004d44:	431a      	orrs	r2, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	061b      	lsls	r3, r3, #24
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	071b      	lsls	r3, r3, #28
 8004d52:	493e      	ldr	r1, [pc, #248]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004d5a:	4b3c      	ldr	r3, [pc, #240]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d60:	f023 021f 	bic.w	r2, r3, #31
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	4938      	ldr	r1, [pc, #224]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d01d      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004d7e:	4b33      	ldr	r3, [pc, #204]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d84:	0e1b      	lsrs	r3, r3, #24
 8004d86:	f003 030f 	and.w	r3, r3, #15
 8004d8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d8c:	4b2f      	ldr	r3, [pc, #188]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d92:	0f1b      	lsrs	r3, r3, #28
 8004d94:	f003 0307 	and.w	r3, r3, #7
 8004d98:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	019a      	lsls	r2, r3, #6
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	041b      	lsls	r3, r3, #16
 8004da6:	431a      	orrs	r2, r3
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	061b      	lsls	r3, r3, #24
 8004dac:	431a      	orrs	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	071b      	lsls	r3, r3, #28
 8004db2:	4926      	ldr	r1, [pc, #152]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d011      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	019a      	lsls	r2, r3, #6
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	691b      	ldr	r3, [r3, #16]
 8004dd0:	041b      	lsls	r3, r3, #16
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	061b      	lsls	r3, r3, #24
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	071b      	lsls	r3, r3, #28
 8004de2:	491a      	ldr	r1, [pc, #104]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004dea:	4b18      	ldr	r3, [pc, #96]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a17      	ldr	r2, [pc, #92]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004df0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004df4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004df6:	f7fd ffa1 	bl	8002d3c <HAL_GetTick>
 8004dfa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004dfc:	e008      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004dfe:	f7fd ff9d 	bl	8002d3c <HAL_GetTick>
 8004e02:	4602      	mov	r2, r0
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	1ad3      	subs	r3, r2, r3
 8004e08:	2b64      	cmp	r3, #100	; 0x64
 8004e0a:	d901      	bls.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e0d8      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e10:	4b0e      	ldr	r3, [pc, #56]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d0f0      	beq.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	f040 80ce 	bne.w	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004e24:	4b09      	ldr	r3, [pc, #36]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a08      	ldr	r2, [pc, #32]	; (8004e4c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e30:	f7fd ff84 	bl	8002d3c <HAL_GetTick>
 8004e34:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e36:	e00b      	b.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e38:	f7fd ff80 	bl	8002d3c <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	2b64      	cmp	r3, #100	; 0x64
 8004e44:	d904      	bls.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e46:	2303      	movs	r3, #3
 8004e48:	e0bb      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004e4a:	bf00      	nop
 8004e4c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e50:	4b5e      	ldr	r3, [pc, #376]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e5c:	d0ec      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d003      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d009      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d02e      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d12a      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004e86:	4b51      	ldr	r3, [pc, #324]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e8c:	0c1b      	lsrs	r3, r3, #16
 8004e8e:	f003 0303 	and.w	r3, r3, #3
 8004e92:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004e94:	4b4d      	ldr	r3, [pc, #308]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e9a:	0f1b      	lsrs	r3, r3, #28
 8004e9c:	f003 0307 	and.w	r3, r3, #7
 8004ea0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	019a      	lsls	r2, r3, #6
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	041b      	lsls	r3, r3, #16
 8004eac:	431a      	orrs	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	061b      	lsls	r3, r3, #24
 8004eb4:	431a      	orrs	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	071b      	lsls	r3, r3, #28
 8004eba:	4944      	ldr	r1, [pc, #272]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004ec2:	4b42      	ldr	r3, [pc, #264]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ec4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ec8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	021b      	lsls	r3, r3, #8
 8004ed4:	493d      	ldr	r1, [pc, #244]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d022      	beq.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004eec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ef0:	d11d      	bne.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004ef2:	4b36      	ldr	r3, [pc, #216]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ef8:	0e1b      	lsrs	r3, r3, #24
 8004efa:	f003 030f 	and.w	r3, r3, #15
 8004efe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f00:	4b32      	ldr	r3, [pc, #200]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f06:	0f1b      	lsrs	r3, r3, #28
 8004f08:	f003 0307 	and.w	r3, r3, #7
 8004f0c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	019a      	lsls	r2, r3, #6
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	041b      	lsls	r3, r3, #16
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	061b      	lsls	r3, r3, #24
 8004f20:	431a      	orrs	r2, r3
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	071b      	lsls	r3, r3, #28
 8004f26:	4929      	ldr	r1, [pc, #164]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 0308 	and.w	r3, r3, #8
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d028      	beq.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f3a:	4b24      	ldr	r3, [pc, #144]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f40:	0e1b      	lsrs	r3, r3, #24
 8004f42:	f003 030f 	and.w	r3, r3, #15
 8004f46:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004f48:	4b20      	ldr	r3, [pc, #128]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f4e:	0c1b      	lsrs	r3, r3, #16
 8004f50:	f003 0303 	and.w	r3, r3, #3
 8004f54:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	695b      	ldr	r3, [r3, #20]
 8004f5a:	019a      	lsls	r2, r3, #6
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	041b      	lsls	r3, r3, #16
 8004f60:	431a      	orrs	r2, r3
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	061b      	lsls	r3, r3, #24
 8004f66:	431a      	orrs	r2, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	69db      	ldr	r3, [r3, #28]
 8004f6c:	071b      	lsls	r3, r3, #28
 8004f6e:	4917      	ldr	r1, [pc, #92]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004f76:	4b15      	ldr	r3, [pc, #84]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f7c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f84:	4911      	ldr	r1, [pc, #68]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f86:	4313      	orrs	r3, r2
 8004f88:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004f8c:	4b0f      	ldr	r3, [pc, #60]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a0e      	ldr	r2, [pc, #56]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f98:	f7fd fed0 	bl	8002d3c <HAL_GetTick>
 8004f9c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004f9e:	e008      	b.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004fa0:	f7fd fecc 	bl	8002d3c <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	2b64      	cmp	r3, #100	; 0x64
 8004fac:	d901      	bls.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e007      	b.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004fb2:	4b06      	ldr	r3, [pc, #24]	; (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fbe:	d1ef      	bne.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3720      	adds	r7, #32
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	40023800 	.word	0x40023800

08004fd0 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b082      	sub	sp, #8
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d101      	bne.n	8004fe2 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e01c      	b.n	800501c <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	795b      	ldrb	r3, [r3, #5]
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d105      	bne.n	8004ff8 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f7fd fbc8 	bl	8002788 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f042 0204 	orr.w	r2, r2, #4
 800500c:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3708      	adds	r7, #8
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d101      	bne.n	8005036 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e09d      	b.n	8005172 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503a:	2b00      	cmp	r3, #0
 800503c:	d108      	bne.n	8005050 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005046:	d009      	beq.n	800505c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	61da      	str	r2, [r3, #28]
 800504e:	e005      	b.n	800505c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005068:	b2db      	uxtb	r3, r3
 800506a:	2b00      	cmp	r3, #0
 800506c:	d106      	bne.n	800507c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7fd fbf8 	bl	800286c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2202      	movs	r2, #2
 8005080:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005092:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800509c:	d902      	bls.n	80050a4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800509e:	2300      	movs	r3, #0
 80050a0:	60fb      	str	r3, [r7, #12]
 80050a2:	e002      	b.n	80050aa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80050a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80050a8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80050b2:	d007      	beq.n	80050c4 <HAL_SPI_Init+0xa0>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80050bc:	d002      	beq.n	80050c4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80050d4:	431a      	orrs	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	f003 0302 	and.w	r3, r3, #2
 80050de:	431a      	orrs	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	f003 0301 	and.w	r3, r3, #1
 80050e8:	431a      	orrs	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	699b      	ldr	r3, [r3, #24]
 80050ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050f2:	431a      	orrs	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80050fc:	431a      	orrs	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a1b      	ldr	r3, [r3, #32]
 8005102:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005106:	ea42 0103 	orr.w	r1, r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800510e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	430a      	orrs	r2, r1
 8005118:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	699b      	ldr	r3, [r3, #24]
 800511e:	0c1b      	lsrs	r3, r3, #16
 8005120:	f003 0204 	and.w	r2, r3, #4
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005128:	f003 0310 	and.w	r3, r3, #16
 800512c:	431a      	orrs	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005132:	f003 0308 	and.w	r3, r3, #8
 8005136:	431a      	orrs	r2, r3
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005140:	ea42 0103 	orr.w	r1, r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	430a      	orrs	r2, r1
 8005150:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	69da      	ldr	r2, [r3, #28]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005160:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3710      	adds	r7, #16
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}

0800517a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800517a:	b580      	push	{r7, lr}
 800517c:	b088      	sub	sp, #32
 800517e:	af00      	add	r7, sp, #0
 8005180:	60f8      	str	r0, [r7, #12]
 8005182:	60b9      	str	r1, [r7, #8]
 8005184:	603b      	str	r3, [r7, #0]
 8005186:	4613      	mov	r3, r2
 8005188:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800518a:	2300      	movs	r3, #0
 800518c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005194:	2b01      	cmp	r3, #1
 8005196:	d101      	bne.n	800519c <HAL_SPI_Transmit+0x22>
 8005198:	2302      	movs	r3, #2
 800519a:	e158      	b.n	800544e <HAL_SPI_Transmit+0x2d4>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051a4:	f7fd fdca 	bl	8002d3c <HAL_GetTick>
 80051a8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80051aa:	88fb      	ldrh	r3, [r7, #6]
 80051ac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d002      	beq.n	80051c0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80051ba:	2302      	movs	r3, #2
 80051bc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80051be:	e13d      	b.n	800543c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d002      	beq.n	80051cc <HAL_SPI_Transmit+0x52>
 80051c6:	88fb      	ldrh	r3, [r7, #6]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d102      	bne.n	80051d2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	77fb      	strb	r3, [r7, #31]
    goto error;
 80051d0:	e134      	b.n	800543c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2203      	movs	r2, #3
 80051d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2200      	movs	r2, #0
 80051de:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	68ba      	ldr	r2, [r7, #8]
 80051e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	88fa      	ldrh	r2, [r7, #6]
 80051ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	88fa      	ldrh	r2, [r7, #6]
 80051f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2200      	movs	r2, #0
 8005204:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2200      	movs	r2, #0
 8005212:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800521c:	d10f      	bne.n	800523e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800522c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800523c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005248:	2b40      	cmp	r3, #64	; 0x40
 800524a:	d007      	beq.n	800525c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800525a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005264:	d94b      	bls.n	80052fe <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d002      	beq.n	8005274 <HAL_SPI_Transmit+0xfa>
 800526e:	8afb      	ldrh	r3, [r7, #22]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d13e      	bne.n	80052f2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005278:	881a      	ldrh	r2, [r3, #0]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005284:	1c9a      	adds	r2, r3, #2
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800528e:	b29b      	uxth	r3, r3
 8005290:	3b01      	subs	r3, #1
 8005292:	b29a      	uxth	r2, r3
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005298:	e02b      	b.n	80052f2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f003 0302 	and.w	r3, r3, #2
 80052a4:	2b02      	cmp	r3, #2
 80052a6:	d112      	bne.n	80052ce <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ac:	881a      	ldrh	r2, [r3, #0]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b8:	1c9a      	adds	r2, r3, #2
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	3b01      	subs	r3, #1
 80052c6:	b29a      	uxth	r2, r3
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	87da      	strh	r2, [r3, #62]	; 0x3e
 80052cc:	e011      	b.n	80052f2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052ce:	f7fd fd35 	bl	8002d3c <HAL_GetTick>
 80052d2:	4602      	mov	r2, r0
 80052d4:	69bb      	ldr	r3, [r7, #24]
 80052d6:	1ad3      	subs	r3, r2, r3
 80052d8:	683a      	ldr	r2, [r7, #0]
 80052da:	429a      	cmp	r2, r3
 80052dc:	d803      	bhi.n	80052e6 <HAL_SPI_Transmit+0x16c>
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052e4:	d102      	bne.n	80052ec <HAL_SPI_Transmit+0x172>
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d102      	bne.n	80052f2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	77fb      	strb	r3, [r7, #31]
          goto error;
 80052f0:	e0a4      	b.n	800543c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d1ce      	bne.n	800529a <HAL_SPI_Transmit+0x120>
 80052fc:	e07c      	b.n	80053f8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d002      	beq.n	800530c <HAL_SPI_Transmit+0x192>
 8005306:	8afb      	ldrh	r3, [r7, #22]
 8005308:	2b01      	cmp	r3, #1
 800530a:	d170      	bne.n	80053ee <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005310:	b29b      	uxth	r3, r3
 8005312:	2b01      	cmp	r3, #1
 8005314:	d912      	bls.n	800533c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800531a:	881a      	ldrh	r2, [r3, #0]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005326:	1c9a      	adds	r2, r3, #2
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005330:	b29b      	uxth	r3, r3
 8005332:	3b02      	subs	r3, #2
 8005334:	b29a      	uxth	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	87da      	strh	r2, [r3, #62]	; 0x3e
 800533a:	e058      	b.n	80053ee <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	330c      	adds	r3, #12
 8005346:	7812      	ldrb	r2, [r2, #0]
 8005348:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800534e:	1c5a      	adds	r2, r3, #1
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005358:	b29b      	uxth	r3, r3
 800535a:	3b01      	subs	r3, #1
 800535c:	b29a      	uxth	r2, r3
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005362:	e044      	b.n	80053ee <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	f003 0302 	and.w	r3, r3, #2
 800536e:	2b02      	cmp	r3, #2
 8005370:	d12b      	bne.n	80053ca <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005376:	b29b      	uxth	r3, r3
 8005378:	2b01      	cmp	r3, #1
 800537a:	d912      	bls.n	80053a2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005380:	881a      	ldrh	r2, [r3, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800538c:	1c9a      	adds	r2, r3, #2
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005396:	b29b      	uxth	r3, r3
 8005398:	3b02      	subs	r3, #2
 800539a:	b29a      	uxth	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80053a0:	e025      	b.n	80053ee <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	330c      	adds	r3, #12
 80053ac:	7812      	ldrb	r2, [r2, #0]
 80053ae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053be:	b29b      	uxth	r3, r3
 80053c0:	3b01      	subs	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80053c8:	e011      	b.n	80053ee <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053ca:	f7fd fcb7 	bl	8002d3c <HAL_GetTick>
 80053ce:	4602      	mov	r2, r0
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	683a      	ldr	r2, [r7, #0]
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d803      	bhi.n	80053e2 <HAL_SPI_Transmit+0x268>
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e0:	d102      	bne.n	80053e8 <HAL_SPI_Transmit+0x26e>
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d102      	bne.n	80053ee <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	77fb      	strb	r3, [r7, #31]
          goto error;
 80053ec:	e026      	b.n	800543c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d1b5      	bne.n	8005364 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053f8:	69ba      	ldr	r2, [r7, #24]
 80053fa:	6839      	ldr	r1, [r7, #0]
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f000 f949 	bl	8005694 <SPI_EndRxTxTransaction>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d002      	beq.n	800540e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2220      	movs	r2, #32
 800540c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d10a      	bne.n	800542c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005416:	2300      	movs	r3, #0
 8005418:	613b      	str	r3, [r7, #16]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	613b      	str	r3, [r7, #16]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	613b      	str	r3, [r7, #16]
 800542a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005430:	2b00      	cmp	r3, #0
 8005432:	d002      	beq.n	800543a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	77fb      	strb	r3, [r7, #31]
 8005438:	e000      	b.n	800543c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800543a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800544c:	7ffb      	ldrb	r3, [r7, #31]
}
 800544e:	4618      	mov	r0, r3
 8005450:	3720      	adds	r7, #32
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
	...

08005458 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b088      	sub	sp, #32
 800545c:	af00      	add	r7, sp, #0
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	603b      	str	r3, [r7, #0]
 8005464:	4613      	mov	r3, r2
 8005466:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005468:	f7fd fc68 	bl	8002d3c <HAL_GetTick>
 800546c:	4602      	mov	r2, r0
 800546e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005470:	1a9b      	subs	r3, r3, r2
 8005472:	683a      	ldr	r2, [r7, #0]
 8005474:	4413      	add	r3, r2
 8005476:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005478:	f7fd fc60 	bl	8002d3c <HAL_GetTick>
 800547c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800547e:	4b39      	ldr	r3, [pc, #228]	; (8005564 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	015b      	lsls	r3, r3, #5
 8005484:	0d1b      	lsrs	r3, r3, #20
 8005486:	69fa      	ldr	r2, [r7, #28]
 8005488:	fb02 f303 	mul.w	r3, r2, r3
 800548c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800548e:	e054      	b.n	800553a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005496:	d050      	beq.n	800553a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005498:	f7fd fc50 	bl	8002d3c <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	69bb      	ldr	r3, [r7, #24]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	69fa      	ldr	r2, [r7, #28]
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d902      	bls.n	80054ae <SPI_WaitFlagStateUntilTimeout+0x56>
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d13d      	bne.n	800552a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	685a      	ldr	r2, [r3, #4]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80054bc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054c6:	d111      	bne.n	80054ec <SPI_WaitFlagStateUntilTimeout+0x94>
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054d0:	d004      	beq.n	80054dc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054da:	d107      	bne.n	80054ec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054ea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054f4:	d10f      	bne.n	8005516 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005504:	601a      	str	r2, [r3, #0]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005514:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2201      	movs	r2, #1
 800551a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e017      	b.n	800555a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005530:	2300      	movs	r3, #0
 8005532:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	3b01      	subs	r3, #1
 8005538:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	689a      	ldr	r2, [r3, #8]
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	4013      	ands	r3, r2
 8005544:	68ba      	ldr	r2, [r7, #8]
 8005546:	429a      	cmp	r2, r3
 8005548:	bf0c      	ite	eq
 800554a:	2301      	moveq	r3, #1
 800554c:	2300      	movne	r3, #0
 800554e:	b2db      	uxtb	r3, r3
 8005550:	461a      	mov	r2, r3
 8005552:	79fb      	ldrb	r3, [r7, #7]
 8005554:	429a      	cmp	r2, r3
 8005556:	d19b      	bne.n	8005490 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3720      	adds	r7, #32
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	2000000c 	.word	0x2000000c

08005568 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b08a      	sub	sp, #40	; 0x28
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
 8005574:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005576:	2300      	movs	r3, #0
 8005578:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800557a:	f7fd fbdf 	bl	8002d3c <HAL_GetTick>
 800557e:	4602      	mov	r2, r0
 8005580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005582:	1a9b      	subs	r3, r3, r2
 8005584:	683a      	ldr	r2, [r7, #0]
 8005586:	4413      	add	r3, r2
 8005588:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800558a:	f7fd fbd7 	bl	8002d3c <HAL_GetTick>
 800558e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	330c      	adds	r3, #12
 8005596:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005598:	4b3d      	ldr	r3, [pc, #244]	; (8005690 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	4613      	mov	r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	4413      	add	r3, r2
 80055a2:	00da      	lsls	r2, r3, #3
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	0d1b      	lsrs	r3, r3, #20
 80055a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055aa:	fb02 f303 	mul.w	r3, r2, r3
 80055ae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80055b0:	e060      	b.n	8005674 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80055b8:	d107      	bne.n	80055ca <SPI_WaitFifoStateUntilTimeout+0x62>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d104      	bne.n	80055ca <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	781b      	ldrb	r3, [r3, #0]
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80055c8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d0:	d050      	beq.n	8005674 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80055d2:	f7fd fbb3 	bl	8002d3c <HAL_GetTick>
 80055d6:	4602      	mov	r2, r0
 80055d8:	6a3b      	ldr	r3, [r7, #32]
 80055da:	1ad3      	subs	r3, r2, r3
 80055dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055de:	429a      	cmp	r2, r3
 80055e0:	d902      	bls.n	80055e8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80055e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d13d      	bne.n	8005664 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	685a      	ldr	r2, [r3, #4]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80055f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005600:	d111      	bne.n	8005626 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800560a:	d004      	beq.n	8005616 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005614:	d107      	bne.n	8005626 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005624:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800562e:	d10f      	bne.n	8005650 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800563e:	601a      	str	r2, [r3, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800564e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e010      	b.n	8005686 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800566a:	2300      	movs	r3, #0
 800566c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	3b01      	subs	r3, #1
 8005672:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	689a      	ldr	r2, [r3, #8]
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	4013      	ands	r3, r2
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	429a      	cmp	r2, r3
 8005682:	d196      	bne.n	80055b2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005684:	2300      	movs	r3, #0
}
 8005686:	4618      	mov	r0, r3
 8005688:	3728      	adds	r7, #40	; 0x28
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
 800568e:	bf00      	nop
 8005690:	2000000c 	.word	0x2000000c

08005694 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b088      	sub	sp, #32
 8005698:	af02      	add	r7, sp, #8
 800569a:	60f8      	str	r0, [r7, #12]
 800569c:	60b9      	str	r1, [r7, #8]
 800569e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	9300      	str	r3, [sp, #0]
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80056ac:	68f8      	ldr	r0, [r7, #12]
 80056ae:	f7ff ff5b 	bl	8005568 <SPI_WaitFifoStateUntilTimeout>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d007      	beq.n	80056c8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056bc:	f043 0220 	orr.w	r2, r3, #32
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	e046      	b.n	8005756 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80056c8:	4b25      	ldr	r3, [pc, #148]	; (8005760 <SPI_EndRxTxTransaction+0xcc>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a25      	ldr	r2, [pc, #148]	; (8005764 <SPI_EndRxTxTransaction+0xd0>)
 80056ce:	fba2 2303 	umull	r2, r3, r2, r3
 80056d2:	0d5b      	lsrs	r3, r3, #21
 80056d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80056d8:	fb02 f303 	mul.w	r3, r2, r3
 80056dc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056e6:	d112      	bne.n	800570e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	9300      	str	r3, [sp, #0]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2200      	movs	r2, #0
 80056f0:	2180      	movs	r1, #128	; 0x80
 80056f2:	68f8      	ldr	r0, [r7, #12]
 80056f4:	f7ff feb0 	bl	8005458 <SPI_WaitFlagStateUntilTimeout>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d016      	beq.n	800572c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005702:	f043 0220 	orr.w	r2, r3, #32
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e023      	b.n	8005756 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d00a      	beq.n	800572a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	3b01      	subs	r3, #1
 8005718:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005724:	2b80      	cmp	r3, #128	; 0x80
 8005726:	d0f2      	beq.n	800570e <SPI_EndRxTxTransaction+0x7a>
 8005728:	e000      	b.n	800572c <SPI_EndRxTxTransaction+0x98>
        break;
 800572a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	9300      	str	r3, [sp, #0]
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	2200      	movs	r2, #0
 8005734:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005738:	68f8      	ldr	r0, [r7, #12]
 800573a:	f7ff ff15 	bl	8005568 <SPI_WaitFifoStateUntilTimeout>
 800573e:	4603      	mov	r3, r0
 8005740:	2b00      	cmp	r3, #0
 8005742:	d007      	beq.n	8005754 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005748:	f043 0220 	orr.w	r2, r3, #32
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	e000      	b.n	8005756 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3718      	adds	r7, #24
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	bf00      	nop
 8005760:	2000000c 	.word	0x2000000c
 8005764:	165e9f81 	.word	0x165e9f81

08005768 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b082      	sub	sp, #8
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d101      	bne.n	800577a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e049      	b.n	800580e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005780:	b2db      	uxtb	r3, r3
 8005782:	2b00      	cmp	r3, #0
 8005784:	d106      	bne.n	8005794 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f7fd fa2a 	bl	8002be8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2202      	movs	r2, #2
 8005798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	3304      	adds	r3, #4
 80057a4:	4619      	mov	r1, r3
 80057a6:	4610      	mov	r0, r2
 80057a8:	f000 f900 	bl	80059ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800580c:	2300      	movs	r3, #0
}
 800580e:	4618      	mov	r0, r3
 8005810:	3708      	adds	r7, #8
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
	...

08005818 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005822:	2300      	movs	r3, #0
 8005824:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <HAL_TIM_ConfigClockSource+0x1c>
 8005830:	2302      	movs	r3, #2
 8005832:	e0b4      	b.n	800599e <HAL_TIM_ConfigClockSource+0x186>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2202      	movs	r2, #2
 8005840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800584c:	68ba      	ldr	r2, [r7, #8]
 800584e:	4b56      	ldr	r3, [pc, #344]	; (80059a8 <HAL_TIM_ConfigClockSource+0x190>)
 8005850:	4013      	ands	r3, r2
 8005852:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800585a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800586c:	d03e      	beq.n	80058ec <HAL_TIM_ConfigClockSource+0xd4>
 800586e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005872:	f200 8087 	bhi.w	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 8005876:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800587a:	f000 8086 	beq.w	800598a <HAL_TIM_ConfigClockSource+0x172>
 800587e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005882:	d87f      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 8005884:	2b70      	cmp	r3, #112	; 0x70
 8005886:	d01a      	beq.n	80058be <HAL_TIM_ConfigClockSource+0xa6>
 8005888:	2b70      	cmp	r3, #112	; 0x70
 800588a:	d87b      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 800588c:	2b60      	cmp	r3, #96	; 0x60
 800588e:	d050      	beq.n	8005932 <HAL_TIM_ConfigClockSource+0x11a>
 8005890:	2b60      	cmp	r3, #96	; 0x60
 8005892:	d877      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 8005894:	2b50      	cmp	r3, #80	; 0x50
 8005896:	d03c      	beq.n	8005912 <HAL_TIM_ConfigClockSource+0xfa>
 8005898:	2b50      	cmp	r3, #80	; 0x50
 800589a:	d873      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 800589c:	2b40      	cmp	r3, #64	; 0x40
 800589e:	d058      	beq.n	8005952 <HAL_TIM_ConfigClockSource+0x13a>
 80058a0:	2b40      	cmp	r3, #64	; 0x40
 80058a2:	d86f      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 80058a4:	2b30      	cmp	r3, #48	; 0x30
 80058a6:	d064      	beq.n	8005972 <HAL_TIM_ConfigClockSource+0x15a>
 80058a8:	2b30      	cmp	r3, #48	; 0x30
 80058aa:	d86b      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 80058ac:	2b20      	cmp	r3, #32
 80058ae:	d060      	beq.n	8005972 <HAL_TIM_ConfigClockSource+0x15a>
 80058b0:	2b20      	cmp	r3, #32
 80058b2:	d867      	bhi.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d05c      	beq.n	8005972 <HAL_TIM_ConfigClockSource+0x15a>
 80058b8:	2b10      	cmp	r3, #16
 80058ba:	d05a      	beq.n	8005972 <HAL_TIM_ConfigClockSource+0x15a>
 80058bc:	e062      	b.n	8005984 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6818      	ldr	r0, [r3, #0]
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	6899      	ldr	r1, [r3, #8]
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	685a      	ldr	r2, [r3, #4]
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	f000 f987 	bl	8005be0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80058e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	68ba      	ldr	r2, [r7, #8]
 80058e8:	609a      	str	r2, [r3, #8]
      break;
 80058ea:	e04f      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6818      	ldr	r0, [r3, #0]
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	6899      	ldr	r1, [r3, #8]
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	685a      	ldr	r2, [r3, #4]
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	f000 f970 	bl	8005be0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	689a      	ldr	r2, [r3, #8]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800590e:	609a      	str	r2, [r3, #8]
      break;
 8005910:	e03c      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6818      	ldr	r0, [r3, #0]
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	6859      	ldr	r1, [r3, #4]
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	461a      	mov	r2, r3
 8005920:	f000 f8e4 	bl	8005aec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2150      	movs	r1, #80	; 0x50
 800592a:	4618      	mov	r0, r3
 800592c:	f000 f93d 	bl	8005baa <TIM_ITRx_SetConfig>
      break;
 8005930:	e02c      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6818      	ldr	r0, [r3, #0]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	6859      	ldr	r1, [r3, #4]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	461a      	mov	r2, r3
 8005940:	f000 f903 	bl	8005b4a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2160      	movs	r1, #96	; 0x60
 800594a:	4618      	mov	r0, r3
 800594c:	f000 f92d 	bl	8005baa <TIM_ITRx_SetConfig>
      break;
 8005950:	e01c      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6818      	ldr	r0, [r3, #0]
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	6859      	ldr	r1, [r3, #4]
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	461a      	mov	r2, r3
 8005960:	f000 f8c4 	bl	8005aec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2140      	movs	r1, #64	; 0x40
 800596a:	4618      	mov	r0, r3
 800596c:	f000 f91d 	bl	8005baa <TIM_ITRx_SetConfig>
      break;
 8005970:	e00c      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681a      	ldr	r2, [r3, #0]
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4619      	mov	r1, r3
 800597c:	4610      	mov	r0, r2
 800597e:	f000 f914 	bl	8005baa <TIM_ITRx_SetConfig>
      break;
 8005982:	e003      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	73fb      	strb	r3, [r7, #15]
      break;
 8005988:	e000      	b.n	800598c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800598a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800599c:	7bfb      	ldrb	r3, [r7, #15]
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	fffeff88 	.word	0xfffeff88

080059ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b085      	sub	sp, #20
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	4a40      	ldr	r2, [pc, #256]	; (8005ac0 <TIM_Base_SetConfig+0x114>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d013      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059ca:	d00f      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a3d      	ldr	r2, [pc, #244]	; (8005ac4 <TIM_Base_SetConfig+0x118>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d00b      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a3c      	ldr	r2, [pc, #240]	; (8005ac8 <TIM_Base_SetConfig+0x11c>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d007      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a3b      	ldr	r2, [pc, #236]	; (8005acc <TIM_Base_SetConfig+0x120>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d003      	beq.n	80059ec <TIM_Base_SetConfig+0x40>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4a3a      	ldr	r2, [pc, #232]	; (8005ad0 <TIM_Base_SetConfig+0x124>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d108      	bne.n	80059fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a2f      	ldr	r2, [pc, #188]	; (8005ac0 <TIM_Base_SetConfig+0x114>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d02b      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a0c:	d027      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a2c      	ldr	r2, [pc, #176]	; (8005ac4 <TIM_Base_SetConfig+0x118>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d023      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a2b      	ldr	r2, [pc, #172]	; (8005ac8 <TIM_Base_SetConfig+0x11c>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d01f      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a2a      	ldr	r2, [pc, #168]	; (8005acc <TIM_Base_SetConfig+0x120>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d01b      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a29      	ldr	r2, [pc, #164]	; (8005ad0 <TIM_Base_SetConfig+0x124>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d017      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a28      	ldr	r2, [pc, #160]	; (8005ad4 <TIM_Base_SetConfig+0x128>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d013      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a27      	ldr	r2, [pc, #156]	; (8005ad8 <TIM_Base_SetConfig+0x12c>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d00f      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	4a26      	ldr	r2, [pc, #152]	; (8005adc <TIM_Base_SetConfig+0x130>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d00b      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	4a25      	ldr	r2, [pc, #148]	; (8005ae0 <TIM_Base_SetConfig+0x134>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d007      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	4a24      	ldr	r2, [pc, #144]	; (8005ae4 <TIM_Base_SetConfig+0x138>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d003      	beq.n	8005a5e <TIM_Base_SetConfig+0xb2>
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a23      	ldr	r2, [pc, #140]	; (8005ae8 <TIM_Base_SetConfig+0x13c>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d108      	bne.n	8005a70 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	68fa      	ldr	r2, [r7, #12]
 8005a82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	689a      	ldr	r2, [r3, #8]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a0a      	ldr	r2, [pc, #40]	; (8005ac0 <TIM_Base_SetConfig+0x114>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d003      	beq.n	8005aa4 <TIM_Base_SetConfig+0xf8>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a0c      	ldr	r2, [pc, #48]	; (8005ad0 <TIM_Base_SetConfig+0x124>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d103      	bne.n	8005aac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	691a      	ldr	r2, [r3, #16]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	615a      	str	r2, [r3, #20]
}
 8005ab2:	bf00      	nop
 8005ab4:	3714      	adds	r7, #20
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
 8005abe:	bf00      	nop
 8005ac0:	40010000 	.word	0x40010000
 8005ac4:	40000400 	.word	0x40000400
 8005ac8:	40000800 	.word	0x40000800
 8005acc:	40000c00 	.word	0x40000c00
 8005ad0:	40010400 	.word	0x40010400
 8005ad4:	40014000 	.word	0x40014000
 8005ad8:	40014400 	.word	0x40014400
 8005adc:	40014800 	.word	0x40014800
 8005ae0:	40001800 	.word	0x40001800
 8005ae4:	40001c00 	.word	0x40001c00
 8005ae8:	40002000 	.word	0x40002000

08005aec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aec:	b480      	push	{r7}
 8005aee:	b087      	sub	sp, #28
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6a1b      	ldr	r3, [r3, #32]
 8005afc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6a1b      	ldr	r3, [r3, #32]
 8005b02:	f023 0201 	bic.w	r2, r3, #1
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	699b      	ldr	r3, [r3, #24]
 8005b0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	011b      	lsls	r3, r3, #4
 8005b1c:	693a      	ldr	r2, [r7, #16]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	f023 030a 	bic.w	r3, r3, #10
 8005b28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	693a      	ldr	r2, [r7, #16]
 8005b36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	621a      	str	r2, [r3, #32]
}
 8005b3e:	bf00      	nop
 8005b40:	371c      	adds	r7, #28
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr

08005b4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b4a:	b480      	push	{r7}
 8005b4c:	b087      	sub	sp, #28
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	60f8      	str	r0, [r7, #12]
 8005b52:	60b9      	str	r1, [r7, #8]
 8005b54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	f023 0210 	bic.w	r2, r3, #16
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6a1b      	ldr	r3, [r3, #32]
 8005b6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	031b      	lsls	r3, r3, #12
 8005b7a:	697a      	ldr	r2, [r7, #20]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	011b      	lsls	r3, r3, #4
 8005b8c:	693a      	ldr	r2, [r7, #16]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	697a      	ldr	r2, [r7, #20]
 8005b96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	621a      	str	r2, [r3, #32]
}
 8005b9e:	bf00      	nop
 8005ba0:	371c      	adds	r7, #28
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr

08005baa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005baa:	b480      	push	{r7}
 8005bac:	b085      	sub	sp, #20
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
 8005bb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bc2:	683a      	ldr	r2, [r7, #0]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	f043 0307 	orr.w	r3, r3, #7
 8005bcc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	68fa      	ldr	r2, [r7, #12]
 8005bd2:	609a      	str	r2, [r3, #8]
}
 8005bd4:	bf00      	nop
 8005bd6:	3714      	adds	r7, #20
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b087      	sub	sp, #28
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	607a      	str	r2, [r7, #4]
 8005bec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	021a      	lsls	r2, r3, #8
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	431a      	orrs	r2, r3
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	697a      	ldr	r2, [r7, #20]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	697a      	ldr	r2, [r7, #20]
 8005c12:	609a      	str	r2, [r3, #8]
}
 8005c14:	bf00      	nop
 8005c16:	371c      	adds	r7, #28
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d101      	bne.n	8005c38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c34:	2302      	movs	r3, #2
 8005c36:	e06d      	b.n	8005d14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2202      	movs	r2, #2
 8005c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a30      	ldr	r2, [pc, #192]	; (8005d20 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d004      	beq.n	8005c6c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a2f      	ldr	r2, [pc, #188]	; (8005d24 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d108      	bne.n	8005c7e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005c72:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	68fa      	ldr	r2, [r7, #12]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c84:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68fa      	ldr	r2, [r7, #12]
 8005c96:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a20      	ldr	r2, [pc, #128]	; (8005d20 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d022      	beq.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005caa:	d01d      	beq.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a1d      	ldr	r2, [pc, #116]	; (8005d28 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d018      	beq.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a1c      	ldr	r2, [pc, #112]	; (8005d2c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d013      	beq.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a1a      	ldr	r2, [pc, #104]	; (8005d30 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d00e      	beq.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a15      	ldr	r2, [pc, #84]	; (8005d24 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d009      	beq.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a16      	ldr	r2, [pc, #88]	; (8005d34 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d004      	beq.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a15      	ldr	r2, [pc, #84]	; (8005d38 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d10c      	bne.n	8005d02 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	68ba      	ldr	r2, [r7, #8]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	68ba      	ldr	r2, [r7, #8]
 8005d00:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2201      	movs	r2, #1
 8005d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d12:	2300      	movs	r3, #0
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3714      	adds	r7, #20
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr
 8005d20:	40010000 	.word	0x40010000
 8005d24:	40010400 	.word	0x40010400
 8005d28:	40000400 	.word	0x40000400
 8005d2c:	40000800 	.word	0x40000800
 8005d30:	40000c00 	.word	0x40000c00
 8005d34:	40014000 	.word	0x40014000
 8005d38:	40001800 	.word	0x40001800

08005d3c <__errno>:
 8005d3c:	4b01      	ldr	r3, [pc, #4]	; (8005d44 <__errno+0x8>)
 8005d3e:	6818      	ldr	r0, [r3, #0]
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	20000018 	.word	0x20000018

08005d48 <__libc_init_array>:
 8005d48:	b570      	push	{r4, r5, r6, lr}
 8005d4a:	4d0d      	ldr	r5, [pc, #52]	; (8005d80 <__libc_init_array+0x38>)
 8005d4c:	4c0d      	ldr	r4, [pc, #52]	; (8005d84 <__libc_init_array+0x3c>)
 8005d4e:	1b64      	subs	r4, r4, r5
 8005d50:	10a4      	asrs	r4, r4, #2
 8005d52:	2600      	movs	r6, #0
 8005d54:	42a6      	cmp	r6, r4
 8005d56:	d109      	bne.n	8005d6c <__libc_init_array+0x24>
 8005d58:	4d0b      	ldr	r5, [pc, #44]	; (8005d88 <__libc_init_array+0x40>)
 8005d5a:	4c0c      	ldr	r4, [pc, #48]	; (8005d8c <__libc_init_array+0x44>)
 8005d5c:	f004 fb88 	bl	800a470 <_init>
 8005d60:	1b64      	subs	r4, r4, r5
 8005d62:	10a4      	asrs	r4, r4, #2
 8005d64:	2600      	movs	r6, #0
 8005d66:	42a6      	cmp	r6, r4
 8005d68:	d105      	bne.n	8005d76 <__libc_init_array+0x2e>
 8005d6a:	bd70      	pop	{r4, r5, r6, pc}
 8005d6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d70:	4798      	blx	r3
 8005d72:	3601      	adds	r6, #1
 8005d74:	e7ee      	b.n	8005d54 <__libc_init_array+0xc>
 8005d76:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d7a:	4798      	blx	r3
 8005d7c:	3601      	adds	r6, #1
 8005d7e:	e7f2      	b.n	8005d66 <__libc_init_array+0x1e>
 8005d80:	080303fc 	.word	0x080303fc
 8005d84:	080303fc 	.word	0x080303fc
 8005d88:	080303fc 	.word	0x080303fc
 8005d8c:	08030400 	.word	0x08030400

08005d90 <memset>:
 8005d90:	4402      	add	r2, r0
 8005d92:	4603      	mov	r3, r0
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d100      	bne.n	8005d9a <memset+0xa>
 8005d98:	4770      	bx	lr
 8005d9a:	f803 1b01 	strb.w	r1, [r3], #1
 8005d9e:	e7f9      	b.n	8005d94 <memset+0x4>

08005da0 <__cvt>:
 8005da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005da2:	ed2d 8b02 	vpush	{d8}
 8005da6:	eeb0 8b40 	vmov.f64	d8, d0
 8005daa:	b085      	sub	sp, #20
 8005dac:	4617      	mov	r7, r2
 8005dae:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005db0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005db2:	ee18 2a90 	vmov	r2, s17
 8005db6:	f025 0520 	bic.w	r5, r5, #32
 8005dba:	2a00      	cmp	r2, #0
 8005dbc:	bfb6      	itet	lt
 8005dbe:	222d      	movlt	r2, #45	; 0x2d
 8005dc0:	2200      	movge	r2, #0
 8005dc2:	eeb1 8b40 	vneglt.f64	d8, d0
 8005dc6:	2d46      	cmp	r5, #70	; 0x46
 8005dc8:	460c      	mov	r4, r1
 8005dca:	701a      	strb	r2, [r3, #0]
 8005dcc:	d004      	beq.n	8005dd8 <__cvt+0x38>
 8005dce:	2d45      	cmp	r5, #69	; 0x45
 8005dd0:	d100      	bne.n	8005dd4 <__cvt+0x34>
 8005dd2:	3401      	adds	r4, #1
 8005dd4:	2102      	movs	r1, #2
 8005dd6:	e000      	b.n	8005dda <__cvt+0x3a>
 8005dd8:	2103      	movs	r1, #3
 8005dda:	ab03      	add	r3, sp, #12
 8005ddc:	9301      	str	r3, [sp, #4]
 8005dde:	ab02      	add	r3, sp, #8
 8005de0:	9300      	str	r3, [sp, #0]
 8005de2:	4622      	mov	r2, r4
 8005de4:	4633      	mov	r3, r6
 8005de6:	eeb0 0b48 	vmov.f64	d0, d8
 8005dea:	f001 fd2d 	bl	8007848 <_dtoa_r>
 8005dee:	2d47      	cmp	r5, #71	; 0x47
 8005df0:	d101      	bne.n	8005df6 <__cvt+0x56>
 8005df2:	07fb      	lsls	r3, r7, #31
 8005df4:	d51a      	bpl.n	8005e2c <__cvt+0x8c>
 8005df6:	2d46      	cmp	r5, #70	; 0x46
 8005df8:	eb00 0204 	add.w	r2, r0, r4
 8005dfc:	d10c      	bne.n	8005e18 <__cvt+0x78>
 8005dfe:	7803      	ldrb	r3, [r0, #0]
 8005e00:	2b30      	cmp	r3, #48	; 0x30
 8005e02:	d107      	bne.n	8005e14 <__cvt+0x74>
 8005e04:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005e08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e0c:	bf1c      	itt	ne
 8005e0e:	f1c4 0401 	rsbne	r4, r4, #1
 8005e12:	6034      	strne	r4, [r6, #0]
 8005e14:	6833      	ldr	r3, [r6, #0]
 8005e16:	441a      	add	r2, r3
 8005e18:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e20:	bf08      	it	eq
 8005e22:	9203      	streq	r2, [sp, #12]
 8005e24:	2130      	movs	r1, #48	; 0x30
 8005e26:	9b03      	ldr	r3, [sp, #12]
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d307      	bcc.n	8005e3c <__cvt+0x9c>
 8005e2c:	9b03      	ldr	r3, [sp, #12]
 8005e2e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e30:	1a1b      	subs	r3, r3, r0
 8005e32:	6013      	str	r3, [r2, #0]
 8005e34:	b005      	add	sp, #20
 8005e36:	ecbd 8b02 	vpop	{d8}
 8005e3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e3c:	1c5c      	adds	r4, r3, #1
 8005e3e:	9403      	str	r4, [sp, #12]
 8005e40:	7019      	strb	r1, [r3, #0]
 8005e42:	e7f0      	b.n	8005e26 <__cvt+0x86>

08005e44 <__exponent>:
 8005e44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e46:	4603      	mov	r3, r0
 8005e48:	2900      	cmp	r1, #0
 8005e4a:	bfb8      	it	lt
 8005e4c:	4249      	neglt	r1, r1
 8005e4e:	f803 2b02 	strb.w	r2, [r3], #2
 8005e52:	bfb4      	ite	lt
 8005e54:	222d      	movlt	r2, #45	; 0x2d
 8005e56:	222b      	movge	r2, #43	; 0x2b
 8005e58:	2909      	cmp	r1, #9
 8005e5a:	7042      	strb	r2, [r0, #1]
 8005e5c:	dd2a      	ble.n	8005eb4 <__exponent+0x70>
 8005e5e:	f10d 0407 	add.w	r4, sp, #7
 8005e62:	46a4      	mov	ip, r4
 8005e64:	270a      	movs	r7, #10
 8005e66:	46a6      	mov	lr, r4
 8005e68:	460a      	mov	r2, r1
 8005e6a:	fb91 f6f7 	sdiv	r6, r1, r7
 8005e6e:	fb07 1516 	mls	r5, r7, r6, r1
 8005e72:	3530      	adds	r5, #48	; 0x30
 8005e74:	2a63      	cmp	r2, #99	; 0x63
 8005e76:	f104 34ff 	add.w	r4, r4, #4294967295
 8005e7a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005e7e:	4631      	mov	r1, r6
 8005e80:	dcf1      	bgt.n	8005e66 <__exponent+0x22>
 8005e82:	3130      	adds	r1, #48	; 0x30
 8005e84:	f1ae 0502 	sub.w	r5, lr, #2
 8005e88:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005e8c:	1c44      	adds	r4, r0, #1
 8005e8e:	4629      	mov	r1, r5
 8005e90:	4561      	cmp	r1, ip
 8005e92:	d30a      	bcc.n	8005eaa <__exponent+0x66>
 8005e94:	f10d 0209 	add.w	r2, sp, #9
 8005e98:	eba2 020e 	sub.w	r2, r2, lr
 8005e9c:	4565      	cmp	r5, ip
 8005e9e:	bf88      	it	hi
 8005ea0:	2200      	movhi	r2, #0
 8005ea2:	4413      	add	r3, r2
 8005ea4:	1a18      	subs	r0, r3, r0
 8005ea6:	b003      	add	sp, #12
 8005ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005eae:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005eb2:	e7ed      	b.n	8005e90 <__exponent+0x4c>
 8005eb4:	2330      	movs	r3, #48	; 0x30
 8005eb6:	3130      	adds	r1, #48	; 0x30
 8005eb8:	7083      	strb	r3, [r0, #2]
 8005eba:	70c1      	strb	r1, [r0, #3]
 8005ebc:	1d03      	adds	r3, r0, #4
 8005ebe:	e7f1      	b.n	8005ea4 <__exponent+0x60>

08005ec0 <_printf_float>:
 8005ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec4:	b08b      	sub	sp, #44	; 0x2c
 8005ec6:	460c      	mov	r4, r1
 8005ec8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005ecc:	4616      	mov	r6, r2
 8005ece:	461f      	mov	r7, r3
 8005ed0:	4605      	mov	r5, r0
 8005ed2:	f002 fd97 	bl	8008a04 <_localeconv_r>
 8005ed6:	f8d0 b000 	ldr.w	fp, [r0]
 8005eda:	4658      	mov	r0, fp
 8005edc:	f7fa f9b0 	bl	8000240 <strlen>
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	9308      	str	r3, [sp, #32]
 8005ee4:	f8d8 3000 	ldr.w	r3, [r8]
 8005ee8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005eec:	6822      	ldr	r2, [r4, #0]
 8005eee:	3307      	adds	r3, #7
 8005ef0:	f023 0307 	bic.w	r3, r3, #7
 8005ef4:	f103 0108 	add.w	r1, r3, #8
 8005ef8:	f8c8 1000 	str.w	r1, [r8]
 8005efc:	4682      	mov	sl, r0
 8005efe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005f02:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8005f06:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8006168 <_printf_float+0x2a8>
 8005f0a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8005f0e:	eeb0 6bc0 	vabs.f64	d6, d0
 8005f12:	eeb4 6b47 	vcmp.f64	d6, d7
 8005f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f1a:	dd24      	ble.n	8005f66 <_printf_float+0xa6>
 8005f1c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8005f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f24:	d502      	bpl.n	8005f2c <_printf_float+0x6c>
 8005f26:	232d      	movs	r3, #45	; 0x2d
 8005f28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f2c:	4b90      	ldr	r3, [pc, #576]	; (8006170 <_printf_float+0x2b0>)
 8005f2e:	4891      	ldr	r0, [pc, #580]	; (8006174 <_printf_float+0x2b4>)
 8005f30:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005f34:	bf94      	ite	ls
 8005f36:	4698      	movls	r8, r3
 8005f38:	4680      	movhi	r8, r0
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	6123      	str	r3, [r4, #16]
 8005f3e:	f022 0204 	bic.w	r2, r2, #4
 8005f42:	2300      	movs	r3, #0
 8005f44:	6022      	str	r2, [r4, #0]
 8005f46:	9304      	str	r3, [sp, #16]
 8005f48:	9700      	str	r7, [sp, #0]
 8005f4a:	4633      	mov	r3, r6
 8005f4c:	aa09      	add	r2, sp, #36	; 0x24
 8005f4e:	4621      	mov	r1, r4
 8005f50:	4628      	mov	r0, r5
 8005f52:	f000 f9d3 	bl	80062fc <_printf_common>
 8005f56:	3001      	adds	r0, #1
 8005f58:	f040 808a 	bne.w	8006070 <_printf_float+0x1b0>
 8005f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f60:	b00b      	add	sp, #44	; 0x2c
 8005f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f66:	eeb4 0b40 	vcmp.f64	d0, d0
 8005f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f6e:	d709      	bvc.n	8005f84 <_printf_float+0xc4>
 8005f70:	ee10 3a90 	vmov	r3, s1
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	bfbc      	itt	lt
 8005f78:	232d      	movlt	r3, #45	; 0x2d
 8005f7a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005f7e:	487e      	ldr	r0, [pc, #504]	; (8006178 <_printf_float+0x2b8>)
 8005f80:	4b7e      	ldr	r3, [pc, #504]	; (800617c <_printf_float+0x2bc>)
 8005f82:	e7d5      	b.n	8005f30 <_printf_float+0x70>
 8005f84:	6863      	ldr	r3, [r4, #4]
 8005f86:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005f8a:	9104      	str	r1, [sp, #16]
 8005f8c:	1c59      	adds	r1, r3, #1
 8005f8e:	d13c      	bne.n	800600a <_printf_float+0x14a>
 8005f90:	2306      	movs	r3, #6
 8005f92:	6063      	str	r3, [r4, #4]
 8005f94:	2300      	movs	r3, #0
 8005f96:	9303      	str	r3, [sp, #12]
 8005f98:	ab08      	add	r3, sp, #32
 8005f9a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8005f9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005fa2:	ab07      	add	r3, sp, #28
 8005fa4:	6861      	ldr	r1, [r4, #4]
 8005fa6:	9300      	str	r3, [sp, #0]
 8005fa8:	6022      	str	r2, [r4, #0]
 8005faa:	f10d 031b 	add.w	r3, sp, #27
 8005fae:	4628      	mov	r0, r5
 8005fb0:	f7ff fef6 	bl	8005da0 <__cvt>
 8005fb4:	9b04      	ldr	r3, [sp, #16]
 8005fb6:	9907      	ldr	r1, [sp, #28]
 8005fb8:	2b47      	cmp	r3, #71	; 0x47
 8005fba:	4680      	mov	r8, r0
 8005fbc:	d108      	bne.n	8005fd0 <_printf_float+0x110>
 8005fbe:	1cc8      	adds	r0, r1, #3
 8005fc0:	db02      	blt.n	8005fc8 <_printf_float+0x108>
 8005fc2:	6863      	ldr	r3, [r4, #4]
 8005fc4:	4299      	cmp	r1, r3
 8005fc6:	dd41      	ble.n	800604c <_printf_float+0x18c>
 8005fc8:	f1a9 0902 	sub.w	r9, r9, #2
 8005fcc:	fa5f f989 	uxtb.w	r9, r9
 8005fd0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005fd4:	d820      	bhi.n	8006018 <_printf_float+0x158>
 8005fd6:	3901      	subs	r1, #1
 8005fd8:	464a      	mov	r2, r9
 8005fda:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005fde:	9107      	str	r1, [sp, #28]
 8005fe0:	f7ff ff30 	bl	8005e44 <__exponent>
 8005fe4:	9a08      	ldr	r2, [sp, #32]
 8005fe6:	9004      	str	r0, [sp, #16]
 8005fe8:	1813      	adds	r3, r2, r0
 8005fea:	2a01      	cmp	r2, #1
 8005fec:	6123      	str	r3, [r4, #16]
 8005fee:	dc02      	bgt.n	8005ff6 <_printf_float+0x136>
 8005ff0:	6822      	ldr	r2, [r4, #0]
 8005ff2:	07d2      	lsls	r2, r2, #31
 8005ff4:	d501      	bpl.n	8005ffa <_printf_float+0x13a>
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	6123      	str	r3, [r4, #16]
 8005ffa:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d0a2      	beq.n	8005f48 <_printf_float+0x88>
 8006002:	232d      	movs	r3, #45	; 0x2d
 8006004:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006008:	e79e      	b.n	8005f48 <_printf_float+0x88>
 800600a:	9904      	ldr	r1, [sp, #16]
 800600c:	2947      	cmp	r1, #71	; 0x47
 800600e:	d1c1      	bne.n	8005f94 <_printf_float+0xd4>
 8006010:	2b00      	cmp	r3, #0
 8006012:	d1bf      	bne.n	8005f94 <_printf_float+0xd4>
 8006014:	2301      	movs	r3, #1
 8006016:	e7bc      	b.n	8005f92 <_printf_float+0xd2>
 8006018:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800601c:	d118      	bne.n	8006050 <_printf_float+0x190>
 800601e:	2900      	cmp	r1, #0
 8006020:	6863      	ldr	r3, [r4, #4]
 8006022:	dd0b      	ble.n	800603c <_printf_float+0x17c>
 8006024:	6121      	str	r1, [r4, #16]
 8006026:	b913      	cbnz	r3, 800602e <_printf_float+0x16e>
 8006028:	6822      	ldr	r2, [r4, #0]
 800602a:	07d0      	lsls	r0, r2, #31
 800602c:	d502      	bpl.n	8006034 <_printf_float+0x174>
 800602e:	3301      	adds	r3, #1
 8006030:	440b      	add	r3, r1
 8006032:	6123      	str	r3, [r4, #16]
 8006034:	2300      	movs	r3, #0
 8006036:	65a1      	str	r1, [r4, #88]	; 0x58
 8006038:	9304      	str	r3, [sp, #16]
 800603a:	e7de      	b.n	8005ffa <_printf_float+0x13a>
 800603c:	b913      	cbnz	r3, 8006044 <_printf_float+0x184>
 800603e:	6822      	ldr	r2, [r4, #0]
 8006040:	07d2      	lsls	r2, r2, #31
 8006042:	d501      	bpl.n	8006048 <_printf_float+0x188>
 8006044:	3302      	adds	r3, #2
 8006046:	e7f4      	b.n	8006032 <_printf_float+0x172>
 8006048:	2301      	movs	r3, #1
 800604a:	e7f2      	b.n	8006032 <_printf_float+0x172>
 800604c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006050:	9b08      	ldr	r3, [sp, #32]
 8006052:	4299      	cmp	r1, r3
 8006054:	db05      	blt.n	8006062 <_printf_float+0x1a2>
 8006056:	6823      	ldr	r3, [r4, #0]
 8006058:	6121      	str	r1, [r4, #16]
 800605a:	07d8      	lsls	r0, r3, #31
 800605c:	d5ea      	bpl.n	8006034 <_printf_float+0x174>
 800605e:	1c4b      	adds	r3, r1, #1
 8006060:	e7e7      	b.n	8006032 <_printf_float+0x172>
 8006062:	2900      	cmp	r1, #0
 8006064:	bfd4      	ite	le
 8006066:	f1c1 0202 	rsble	r2, r1, #2
 800606a:	2201      	movgt	r2, #1
 800606c:	4413      	add	r3, r2
 800606e:	e7e0      	b.n	8006032 <_printf_float+0x172>
 8006070:	6823      	ldr	r3, [r4, #0]
 8006072:	055a      	lsls	r2, r3, #21
 8006074:	d407      	bmi.n	8006086 <_printf_float+0x1c6>
 8006076:	6923      	ldr	r3, [r4, #16]
 8006078:	4642      	mov	r2, r8
 800607a:	4631      	mov	r1, r6
 800607c:	4628      	mov	r0, r5
 800607e:	47b8      	blx	r7
 8006080:	3001      	adds	r0, #1
 8006082:	d12a      	bne.n	80060da <_printf_float+0x21a>
 8006084:	e76a      	b.n	8005f5c <_printf_float+0x9c>
 8006086:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800608a:	f240 80e2 	bls.w	8006252 <_printf_float+0x392>
 800608e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006092:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800609a:	d133      	bne.n	8006104 <_printf_float+0x244>
 800609c:	4a38      	ldr	r2, [pc, #224]	; (8006180 <_printf_float+0x2c0>)
 800609e:	2301      	movs	r3, #1
 80060a0:	4631      	mov	r1, r6
 80060a2:	4628      	mov	r0, r5
 80060a4:	47b8      	blx	r7
 80060a6:	3001      	adds	r0, #1
 80060a8:	f43f af58 	beq.w	8005f5c <_printf_float+0x9c>
 80060ac:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80060b0:	429a      	cmp	r2, r3
 80060b2:	db02      	blt.n	80060ba <_printf_float+0x1fa>
 80060b4:	6823      	ldr	r3, [r4, #0]
 80060b6:	07d8      	lsls	r0, r3, #31
 80060b8:	d50f      	bpl.n	80060da <_printf_float+0x21a>
 80060ba:	4653      	mov	r3, sl
 80060bc:	465a      	mov	r2, fp
 80060be:	4631      	mov	r1, r6
 80060c0:	4628      	mov	r0, r5
 80060c2:	47b8      	blx	r7
 80060c4:	3001      	adds	r0, #1
 80060c6:	f43f af49 	beq.w	8005f5c <_printf_float+0x9c>
 80060ca:	f04f 0800 	mov.w	r8, #0
 80060ce:	f104 091a 	add.w	r9, r4, #26
 80060d2:	9b08      	ldr	r3, [sp, #32]
 80060d4:	3b01      	subs	r3, #1
 80060d6:	4543      	cmp	r3, r8
 80060d8:	dc09      	bgt.n	80060ee <_printf_float+0x22e>
 80060da:	6823      	ldr	r3, [r4, #0]
 80060dc:	079b      	lsls	r3, r3, #30
 80060de:	f100 8108 	bmi.w	80062f2 <_printf_float+0x432>
 80060e2:	68e0      	ldr	r0, [r4, #12]
 80060e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060e6:	4298      	cmp	r0, r3
 80060e8:	bfb8      	it	lt
 80060ea:	4618      	movlt	r0, r3
 80060ec:	e738      	b.n	8005f60 <_printf_float+0xa0>
 80060ee:	2301      	movs	r3, #1
 80060f0:	464a      	mov	r2, r9
 80060f2:	4631      	mov	r1, r6
 80060f4:	4628      	mov	r0, r5
 80060f6:	47b8      	blx	r7
 80060f8:	3001      	adds	r0, #1
 80060fa:	f43f af2f 	beq.w	8005f5c <_printf_float+0x9c>
 80060fe:	f108 0801 	add.w	r8, r8, #1
 8006102:	e7e6      	b.n	80060d2 <_printf_float+0x212>
 8006104:	9b07      	ldr	r3, [sp, #28]
 8006106:	2b00      	cmp	r3, #0
 8006108:	dc3c      	bgt.n	8006184 <_printf_float+0x2c4>
 800610a:	4a1d      	ldr	r2, [pc, #116]	; (8006180 <_printf_float+0x2c0>)
 800610c:	2301      	movs	r3, #1
 800610e:	4631      	mov	r1, r6
 8006110:	4628      	mov	r0, r5
 8006112:	47b8      	blx	r7
 8006114:	3001      	adds	r0, #1
 8006116:	f43f af21 	beq.w	8005f5c <_printf_float+0x9c>
 800611a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800611e:	4313      	orrs	r3, r2
 8006120:	d102      	bne.n	8006128 <_printf_float+0x268>
 8006122:	6823      	ldr	r3, [r4, #0]
 8006124:	07d9      	lsls	r1, r3, #31
 8006126:	d5d8      	bpl.n	80060da <_printf_float+0x21a>
 8006128:	4653      	mov	r3, sl
 800612a:	465a      	mov	r2, fp
 800612c:	4631      	mov	r1, r6
 800612e:	4628      	mov	r0, r5
 8006130:	47b8      	blx	r7
 8006132:	3001      	adds	r0, #1
 8006134:	f43f af12 	beq.w	8005f5c <_printf_float+0x9c>
 8006138:	f04f 0900 	mov.w	r9, #0
 800613c:	f104 0a1a 	add.w	sl, r4, #26
 8006140:	9b07      	ldr	r3, [sp, #28]
 8006142:	425b      	negs	r3, r3
 8006144:	454b      	cmp	r3, r9
 8006146:	dc01      	bgt.n	800614c <_printf_float+0x28c>
 8006148:	9b08      	ldr	r3, [sp, #32]
 800614a:	e795      	b.n	8006078 <_printf_float+0x1b8>
 800614c:	2301      	movs	r3, #1
 800614e:	4652      	mov	r2, sl
 8006150:	4631      	mov	r1, r6
 8006152:	4628      	mov	r0, r5
 8006154:	47b8      	blx	r7
 8006156:	3001      	adds	r0, #1
 8006158:	f43f af00 	beq.w	8005f5c <_printf_float+0x9c>
 800615c:	f109 0901 	add.w	r9, r9, #1
 8006160:	e7ee      	b.n	8006140 <_printf_float+0x280>
 8006162:	bf00      	nop
 8006164:	f3af 8000 	nop.w
 8006168:	ffffffff 	.word	0xffffffff
 800616c:	7fefffff 	.word	0x7fefffff
 8006170:	0802ff50 	.word	0x0802ff50
 8006174:	0802ff54 	.word	0x0802ff54
 8006178:	0802ff5c 	.word	0x0802ff5c
 800617c:	0802ff58 	.word	0x0802ff58
 8006180:	0802ff60 	.word	0x0802ff60
 8006184:	9a08      	ldr	r2, [sp, #32]
 8006186:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006188:	429a      	cmp	r2, r3
 800618a:	bfa8      	it	ge
 800618c:	461a      	movge	r2, r3
 800618e:	2a00      	cmp	r2, #0
 8006190:	4691      	mov	r9, r2
 8006192:	dc38      	bgt.n	8006206 <_printf_float+0x346>
 8006194:	2300      	movs	r3, #0
 8006196:	9305      	str	r3, [sp, #20]
 8006198:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800619c:	f104 021a 	add.w	r2, r4, #26
 80061a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80061a2:	9905      	ldr	r1, [sp, #20]
 80061a4:	9304      	str	r3, [sp, #16]
 80061a6:	eba3 0309 	sub.w	r3, r3, r9
 80061aa:	428b      	cmp	r3, r1
 80061ac:	dc33      	bgt.n	8006216 <_printf_float+0x356>
 80061ae:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	db3c      	blt.n	8006230 <_printf_float+0x370>
 80061b6:	6823      	ldr	r3, [r4, #0]
 80061b8:	07da      	lsls	r2, r3, #31
 80061ba:	d439      	bmi.n	8006230 <_printf_float+0x370>
 80061bc:	9b08      	ldr	r3, [sp, #32]
 80061be:	9a04      	ldr	r2, [sp, #16]
 80061c0:	9907      	ldr	r1, [sp, #28]
 80061c2:	1a9a      	subs	r2, r3, r2
 80061c4:	eba3 0901 	sub.w	r9, r3, r1
 80061c8:	4591      	cmp	r9, r2
 80061ca:	bfa8      	it	ge
 80061cc:	4691      	movge	r9, r2
 80061ce:	f1b9 0f00 	cmp.w	r9, #0
 80061d2:	dc35      	bgt.n	8006240 <_printf_float+0x380>
 80061d4:	f04f 0800 	mov.w	r8, #0
 80061d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061dc:	f104 0a1a 	add.w	sl, r4, #26
 80061e0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80061e4:	1a9b      	subs	r3, r3, r2
 80061e6:	eba3 0309 	sub.w	r3, r3, r9
 80061ea:	4543      	cmp	r3, r8
 80061ec:	f77f af75 	ble.w	80060da <_printf_float+0x21a>
 80061f0:	2301      	movs	r3, #1
 80061f2:	4652      	mov	r2, sl
 80061f4:	4631      	mov	r1, r6
 80061f6:	4628      	mov	r0, r5
 80061f8:	47b8      	blx	r7
 80061fa:	3001      	adds	r0, #1
 80061fc:	f43f aeae 	beq.w	8005f5c <_printf_float+0x9c>
 8006200:	f108 0801 	add.w	r8, r8, #1
 8006204:	e7ec      	b.n	80061e0 <_printf_float+0x320>
 8006206:	4613      	mov	r3, r2
 8006208:	4631      	mov	r1, r6
 800620a:	4642      	mov	r2, r8
 800620c:	4628      	mov	r0, r5
 800620e:	47b8      	blx	r7
 8006210:	3001      	adds	r0, #1
 8006212:	d1bf      	bne.n	8006194 <_printf_float+0x2d4>
 8006214:	e6a2      	b.n	8005f5c <_printf_float+0x9c>
 8006216:	2301      	movs	r3, #1
 8006218:	4631      	mov	r1, r6
 800621a:	4628      	mov	r0, r5
 800621c:	9204      	str	r2, [sp, #16]
 800621e:	47b8      	blx	r7
 8006220:	3001      	adds	r0, #1
 8006222:	f43f ae9b 	beq.w	8005f5c <_printf_float+0x9c>
 8006226:	9b05      	ldr	r3, [sp, #20]
 8006228:	9a04      	ldr	r2, [sp, #16]
 800622a:	3301      	adds	r3, #1
 800622c:	9305      	str	r3, [sp, #20]
 800622e:	e7b7      	b.n	80061a0 <_printf_float+0x2e0>
 8006230:	4653      	mov	r3, sl
 8006232:	465a      	mov	r2, fp
 8006234:	4631      	mov	r1, r6
 8006236:	4628      	mov	r0, r5
 8006238:	47b8      	blx	r7
 800623a:	3001      	adds	r0, #1
 800623c:	d1be      	bne.n	80061bc <_printf_float+0x2fc>
 800623e:	e68d      	b.n	8005f5c <_printf_float+0x9c>
 8006240:	9a04      	ldr	r2, [sp, #16]
 8006242:	464b      	mov	r3, r9
 8006244:	4442      	add	r2, r8
 8006246:	4631      	mov	r1, r6
 8006248:	4628      	mov	r0, r5
 800624a:	47b8      	blx	r7
 800624c:	3001      	adds	r0, #1
 800624e:	d1c1      	bne.n	80061d4 <_printf_float+0x314>
 8006250:	e684      	b.n	8005f5c <_printf_float+0x9c>
 8006252:	9a08      	ldr	r2, [sp, #32]
 8006254:	2a01      	cmp	r2, #1
 8006256:	dc01      	bgt.n	800625c <_printf_float+0x39c>
 8006258:	07db      	lsls	r3, r3, #31
 800625a:	d537      	bpl.n	80062cc <_printf_float+0x40c>
 800625c:	2301      	movs	r3, #1
 800625e:	4642      	mov	r2, r8
 8006260:	4631      	mov	r1, r6
 8006262:	4628      	mov	r0, r5
 8006264:	47b8      	blx	r7
 8006266:	3001      	adds	r0, #1
 8006268:	f43f ae78 	beq.w	8005f5c <_printf_float+0x9c>
 800626c:	4653      	mov	r3, sl
 800626e:	465a      	mov	r2, fp
 8006270:	4631      	mov	r1, r6
 8006272:	4628      	mov	r0, r5
 8006274:	47b8      	blx	r7
 8006276:	3001      	adds	r0, #1
 8006278:	f43f ae70 	beq.w	8005f5c <_printf_float+0x9c>
 800627c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8006280:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006288:	d01b      	beq.n	80062c2 <_printf_float+0x402>
 800628a:	9b08      	ldr	r3, [sp, #32]
 800628c:	f108 0201 	add.w	r2, r8, #1
 8006290:	3b01      	subs	r3, #1
 8006292:	4631      	mov	r1, r6
 8006294:	4628      	mov	r0, r5
 8006296:	47b8      	blx	r7
 8006298:	3001      	adds	r0, #1
 800629a:	d10e      	bne.n	80062ba <_printf_float+0x3fa>
 800629c:	e65e      	b.n	8005f5c <_printf_float+0x9c>
 800629e:	2301      	movs	r3, #1
 80062a0:	464a      	mov	r2, r9
 80062a2:	4631      	mov	r1, r6
 80062a4:	4628      	mov	r0, r5
 80062a6:	47b8      	blx	r7
 80062a8:	3001      	adds	r0, #1
 80062aa:	f43f ae57 	beq.w	8005f5c <_printf_float+0x9c>
 80062ae:	f108 0801 	add.w	r8, r8, #1
 80062b2:	9b08      	ldr	r3, [sp, #32]
 80062b4:	3b01      	subs	r3, #1
 80062b6:	4543      	cmp	r3, r8
 80062b8:	dcf1      	bgt.n	800629e <_printf_float+0x3de>
 80062ba:	9b04      	ldr	r3, [sp, #16]
 80062bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80062c0:	e6db      	b.n	800607a <_printf_float+0x1ba>
 80062c2:	f04f 0800 	mov.w	r8, #0
 80062c6:	f104 091a 	add.w	r9, r4, #26
 80062ca:	e7f2      	b.n	80062b2 <_printf_float+0x3f2>
 80062cc:	2301      	movs	r3, #1
 80062ce:	4642      	mov	r2, r8
 80062d0:	e7df      	b.n	8006292 <_printf_float+0x3d2>
 80062d2:	2301      	movs	r3, #1
 80062d4:	464a      	mov	r2, r9
 80062d6:	4631      	mov	r1, r6
 80062d8:	4628      	mov	r0, r5
 80062da:	47b8      	blx	r7
 80062dc:	3001      	adds	r0, #1
 80062de:	f43f ae3d 	beq.w	8005f5c <_printf_float+0x9c>
 80062e2:	f108 0801 	add.w	r8, r8, #1
 80062e6:	68e3      	ldr	r3, [r4, #12]
 80062e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80062ea:	1a5b      	subs	r3, r3, r1
 80062ec:	4543      	cmp	r3, r8
 80062ee:	dcf0      	bgt.n	80062d2 <_printf_float+0x412>
 80062f0:	e6f7      	b.n	80060e2 <_printf_float+0x222>
 80062f2:	f04f 0800 	mov.w	r8, #0
 80062f6:	f104 0919 	add.w	r9, r4, #25
 80062fa:	e7f4      	b.n	80062e6 <_printf_float+0x426>

080062fc <_printf_common>:
 80062fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006300:	4616      	mov	r6, r2
 8006302:	4699      	mov	r9, r3
 8006304:	688a      	ldr	r2, [r1, #8]
 8006306:	690b      	ldr	r3, [r1, #16]
 8006308:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800630c:	4293      	cmp	r3, r2
 800630e:	bfb8      	it	lt
 8006310:	4613      	movlt	r3, r2
 8006312:	6033      	str	r3, [r6, #0]
 8006314:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006318:	4607      	mov	r7, r0
 800631a:	460c      	mov	r4, r1
 800631c:	b10a      	cbz	r2, 8006322 <_printf_common+0x26>
 800631e:	3301      	adds	r3, #1
 8006320:	6033      	str	r3, [r6, #0]
 8006322:	6823      	ldr	r3, [r4, #0]
 8006324:	0699      	lsls	r1, r3, #26
 8006326:	bf42      	ittt	mi
 8006328:	6833      	ldrmi	r3, [r6, #0]
 800632a:	3302      	addmi	r3, #2
 800632c:	6033      	strmi	r3, [r6, #0]
 800632e:	6825      	ldr	r5, [r4, #0]
 8006330:	f015 0506 	ands.w	r5, r5, #6
 8006334:	d106      	bne.n	8006344 <_printf_common+0x48>
 8006336:	f104 0a19 	add.w	sl, r4, #25
 800633a:	68e3      	ldr	r3, [r4, #12]
 800633c:	6832      	ldr	r2, [r6, #0]
 800633e:	1a9b      	subs	r3, r3, r2
 8006340:	42ab      	cmp	r3, r5
 8006342:	dc26      	bgt.n	8006392 <_printf_common+0x96>
 8006344:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006348:	1e13      	subs	r3, r2, #0
 800634a:	6822      	ldr	r2, [r4, #0]
 800634c:	bf18      	it	ne
 800634e:	2301      	movne	r3, #1
 8006350:	0692      	lsls	r2, r2, #26
 8006352:	d42b      	bmi.n	80063ac <_printf_common+0xb0>
 8006354:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006358:	4649      	mov	r1, r9
 800635a:	4638      	mov	r0, r7
 800635c:	47c0      	blx	r8
 800635e:	3001      	adds	r0, #1
 8006360:	d01e      	beq.n	80063a0 <_printf_common+0xa4>
 8006362:	6823      	ldr	r3, [r4, #0]
 8006364:	68e5      	ldr	r5, [r4, #12]
 8006366:	6832      	ldr	r2, [r6, #0]
 8006368:	f003 0306 	and.w	r3, r3, #6
 800636c:	2b04      	cmp	r3, #4
 800636e:	bf08      	it	eq
 8006370:	1aad      	subeq	r5, r5, r2
 8006372:	68a3      	ldr	r3, [r4, #8]
 8006374:	6922      	ldr	r2, [r4, #16]
 8006376:	bf0c      	ite	eq
 8006378:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800637c:	2500      	movne	r5, #0
 800637e:	4293      	cmp	r3, r2
 8006380:	bfc4      	itt	gt
 8006382:	1a9b      	subgt	r3, r3, r2
 8006384:	18ed      	addgt	r5, r5, r3
 8006386:	2600      	movs	r6, #0
 8006388:	341a      	adds	r4, #26
 800638a:	42b5      	cmp	r5, r6
 800638c:	d11a      	bne.n	80063c4 <_printf_common+0xc8>
 800638e:	2000      	movs	r0, #0
 8006390:	e008      	b.n	80063a4 <_printf_common+0xa8>
 8006392:	2301      	movs	r3, #1
 8006394:	4652      	mov	r2, sl
 8006396:	4649      	mov	r1, r9
 8006398:	4638      	mov	r0, r7
 800639a:	47c0      	blx	r8
 800639c:	3001      	adds	r0, #1
 800639e:	d103      	bne.n	80063a8 <_printf_common+0xac>
 80063a0:	f04f 30ff 	mov.w	r0, #4294967295
 80063a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063a8:	3501      	adds	r5, #1
 80063aa:	e7c6      	b.n	800633a <_printf_common+0x3e>
 80063ac:	18e1      	adds	r1, r4, r3
 80063ae:	1c5a      	adds	r2, r3, #1
 80063b0:	2030      	movs	r0, #48	; 0x30
 80063b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80063b6:	4422      	add	r2, r4
 80063b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80063bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063c0:	3302      	adds	r3, #2
 80063c2:	e7c7      	b.n	8006354 <_printf_common+0x58>
 80063c4:	2301      	movs	r3, #1
 80063c6:	4622      	mov	r2, r4
 80063c8:	4649      	mov	r1, r9
 80063ca:	4638      	mov	r0, r7
 80063cc:	47c0      	blx	r8
 80063ce:	3001      	adds	r0, #1
 80063d0:	d0e6      	beq.n	80063a0 <_printf_common+0xa4>
 80063d2:	3601      	adds	r6, #1
 80063d4:	e7d9      	b.n	800638a <_printf_common+0x8e>
	...

080063d8 <_printf_i>:
 80063d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063dc:	7e0f      	ldrb	r7, [r1, #24]
 80063de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063e0:	2f78      	cmp	r7, #120	; 0x78
 80063e2:	4691      	mov	r9, r2
 80063e4:	4680      	mov	r8, r0
 80063e6:	460c      	mov	r4, r1
 80063e8:	469a      	mov	sl, r3
 80063ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80063ee:	d807      	bhi.n	8006400 <_printf_i+0x28>
 80063f0:	2f62      	cmp	r7, #98	; 0x62
 80063f2:	d80a      	bhi.n	800640a <_printf_i+0x32>
 80063f4:	2f00      	cmp	r7, #0
 80063f6:	f000 80d8 	beq.w	80065aa <_printf_i+0x1d2>
 80063fa:	2f58      	cmp	r7, #88	; 0x58
 80063fc:	f000 80a3 	beq.w	8006546 <_printf_i+0x16e>
 8006400:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006404:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006408:	e03a      	b.n	8006480 <_printf_i+0xa8>
 800640a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800640e:	2b15      	cmp	r3, #21
 8006410:	d8f6      	bhi.n	8006400 <_printf_i+0x28>
 8006412:	a101      	add	r1, pc, #4	; (adr r1, 8006418 <_printf_i+0x40>)
 8006414:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006418:	08006471 	.word	0x08006471
 800641c:	08006485 	.word	0x08006485
 8006420:	08006401 	.word	0x08006401
 8006424:	08006401 	.word	0x08006401
 8006428:	08006401 	.word	0x08006401
 800642c:	08006401 	.word	0x08006401
 8006430:	08006485 	.word	0x08006485
 8006434:	08006401 	.word	0x08006401
 8006438:	08006401 	.word	0x08006401
 800643c:	08006401 	.word	0x08006401
 8006440:	08006401 	.word	0x08006401
 8006444:	08006591 	.word	0x08006591
 8006448:	080064b5 	.word	0x080064b5
 800644c:	08006573 	.word	0x08006573
 8006450:	08006401 	.word	0x08006401
 8006454:	08006401 	.word	0x08006401
 8006458:	080065b3 	.word	0x080065b3
 800645c:	08006401 	.word	0x08006401
 8006460:	080064b5 	.word	0x080064b5
 8006464:	08006401 	.word	0x08006401
 8006468:	08006401 	.word	0x08006401
 800646c:	0800657b 	.word	0x0800657b
 8006470:	682b      	ldr	r3, [r5, #0]
 8006472:	1d1a      	adds	r2, r3, #4
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	602a      	str	r2, [r5, #0]
 8006478:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800647c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006480:	2301      	movs	r3, #1
 8006482:	e0a3      	b.n	80065cc <_printf_i+0x1f4>
 8006484:	6820      	ldr	r0, [r4, #0]
 8006486:	6829      	ldr	r1, [r5, #0]
 8006488:	0606      	lsls	r6, r0, #24
 800648a:	f101 0304 	add.w	r3, r1, #4
 800648e:	d50a      	bpl.n	80064a6 <_printf_i+0xce>
 8006490:	680e      	ldr	r6, [r1, #0]
 8006492:	602b      	str	r3, [r5, #0]
 8006494:	2e00      	cmp	r6, #0
 8006496:	da03      	bge.n	80064a0 <_printf_i+0xc8>
 8006498:	232d      	movs	r3, #45	; 0x2d
 800649a:	4276      	negs	r6, r6
 800649c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064a0:	485e      	ldr	r0, [pc, #376]	; (800661c <_printf_i+0x244>)
 80064a2:	230a      	movs	r3, #10
 80064a4:	e019      	b.n	80064da <_printf_i+0x102>
 80064a6:	680e      	ldr	r6, [r1, #0]
 80064a8:	602b      	str	r3, [r5, #0]
 80064aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80064ae:	bf18      	it	ne
 80064b0:	b236      	sxthne	r6, r6
 80064b2:	e7ef      	b.n	8006494 <_printf_i+0xbc>
 80064b4:	682b      	ldr	r3, [r5, #0]
 80064b6:	6820      	ldr	r0, [r4, #0]
 80064b8:	1d19      	adds	r1, r3, #4
 80064ba:	6029      	str	r1, [r5, #0]
 80064bc:	0601      	lsls	r1, r0, #24
 80064be:	d501      	bpl.n	80064c4 <_printf_i+0xec>
 80064c0:	681e      	ldr	r6, [r3, #0]
 80064c2:	e002      	b.n	80064ca <_printf_i+0xf2>
 80064c4:	0646      	lsls	r6, r0, #25
 80064c6:	d5fb      	bpl.n	80064c0 <_printf_i+0xe8>
 80064c8:	881e      	ldrh	r6, [r3, #0]
 80064ca:	4854      	ldr	r0, [pc, #336]	; (800661c <_printf_i+0x244>)
 80064cc:	2f6f      	cmp	r7, #111	; 0x6f
 80064ce:	bf0c      	ite	eq
 80064d0:	2308      	moveq	r3, #8
 80064d2:	230a      	movne	r3, #10
 80064d4:	2100      	movs	r1, #0
 80064d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064da:	6865      	ldr	r5, [r4, #4]
 80064dc:	60a5      	str	r5, [r4, #8]
 80064de:	2d00      	cmp	r5, #0
 80064e0:	bfa2      	ittt	ge
 80064e2:	6821      	ldrge	r1, [r4, #0]
 80064e4:	f021 0104 	bicge.w	r1, r1, #4
 80064e8:	6021      	strge	r1, [r4, #0]
 80064ea:	b90e      	cbnz	r6, 80064f0 <_printf_i+0x118>
 80064ec:	2d00      	cmp	r5, #0
 80064ee:	d04d      	beq.n	800658c <_printf_i+0x1b4>
 80064f0:	4615      	mov	r5, r2
 80064f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80064f6:	fb03 6711 	mls	r7, r3, r1, r6
 80064fa:	5dc7      	ldrb	r7, [r0, r7]
 80064fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006500:	4637      	mov	r7, r6
 8006502:	42bb      	cmp	r3, r7
 8006504:	460e      	mov	r6, r1
 8006506:	d9f4      	bls.n	80064f2 <_printf_i+0x11a>
 8006508:	2b08      	cmp	r3, #8
 800650a:	d10b      	bne.n	8006524 <_printf_i+0x14c>
 800650c:	6823      	ldr	r3, [r4, #0]
 800650e:	07de      	lsls	r6, r3, #31
 8006510:	d508      	bpl.n	8006524 <_printf_i+0x14c>
 8006512:	6923      	ldr	r3, [r4, #16]
 8006514:	6861      	ldr	r1, [r4, #4]
 8006516:	4299      	cmp	r1, r3
 8006518:	bfde      	ittt	le
 800651a:	2330      	movle	r3, #48	; 0x30
 800651c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006520:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006524:	1b52      	subs	r2, r2, r5
 8006526:	6122      	str	r2, [r4, #16]
 8006528:	f8cd a000 	str.w	sl, [sp]
 800652c:	464b      	mov	r3, r9
 800652e:	aa03      	add	r2, sp, #12
 8006530:	4621      	mov	r1, r4
 8006532:	4640      	mov	r0, r8
 8006534:	f7ff fee2 	bl	80062fc <_printf_common>
 8006538:	3001      	adds	r0, #1
 800653a:	d14c      	bne.n	80065d6 <_printf_i+0x1fe>
 800653c:	f04f 30ff 	mov.w	r0, #4294967295
 8006540:	b004      	add	sp, #16
 8006542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006546:	4835      	ldr	r0, [pc, #212]	; (800661c <_printf_i+0x244>)
 8006548:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800654c:	6829      	ldr	r1, [r5, #0]
 800654e:	6823      	ldr	r3, [r4, #0]
 8006550:	f851 6b04 	ldr.w	r6, [r1], #4
 8006554:	6029      	str	r1, [r5, #0]
 8006556:	061d      	lsls	r5, r3, #24
 8006558:	d514      	bpl.n	8006584 <_printf_i+0x1ac>
 800655a:	07df      	lsls	r7, r3, #31
 800655c:	bf44      	itt	mi
 800655e:	f043 0320 	orrmi.w	r3, r3, #32
 8006562:	6023      	strmi	r3, [r4, #0]
 8006564:	b91e      	cbnz	r6, 800656e <_printf_i+0x196>
 8006566:	6823      	ldr	r3, [r4, #0]
 8006568:	f023 0320 	bic.w	r3, r3, #32
 800656c:	6023      	str	r3, [r4, #0]
 800656e:	2310      	movs	r3, #16
 8006570:	e7b0      	b.n	80064d4 <_printf_i+0xfc>
 8006572:	6823      	ldr	r3, [r4, #0]
 8006574:	f043 0320 	orr.w	r3, r3, #32
 8006578:	6023      	str	r3, [r4, #0]
 800657a:	2378      	movs	r3, #120	; 0x78
 800657c:	4828      	ldr	r0, [pc, #160]	; (8006620 <_printf_i+0x248>)
 800657e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006582:	e7e3      	b.n	800654c <_printf_i+0x174>
 8006584:	0659      	lsls	r1, r3, #25
 8006586:	bf48      	it	mi
 8006588:	b2b6      	uxthmi	r6, r6
 800658a:	e7e6      	b.n	800655a <_printf_i+0x182>
 800658c:	4615      	mov	r5, r2
 800658e:	e7bb      	b.n	8006508 <_printf_i+0x130>
 8006590:	682b      	ldr	r3, [r5, #0]
 8006592:	6826      	ldr	r6, [r4, #0]
 8006594:	6961      	ldr	r1, [r4, #20]
 8006596:	1d18      	adds	r0, r3, #4
 8006598:	6028      	str	r0, [r5, #0]
 800659a:	0635      	lsls	r5, r6, #24
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	d501      	bpl.n	80065a4 <_printf_i+0x1cc>
 80065a0:	6019      	str	r1, [r3, #0]
 80065a2:	e002      	b.n	80065aa <_printf_i+0x1d2>
 80065a4:	0670      	lsls	r0, r6, #25
 80065a6:	d5fb      	bpl.n	80065a0 <_printf_i+0x1c8>
 80065a8:	8019      	strh	r1, [r3, #0]
 80065aa:	2300      	movs	r3, #0
 80065ac:	6123      	str	r3, [r4, #16]
 80065ae:	4615      	mov	r5, r2
 80065b0:	e7ba      	b.n	8006528 <_printf_i+0x150>
 80065b2:	682b      	ldr	r3, [r5, #0]
 80065b4:	1d1a      	adds	r2, r3, #4
 80065b6:	602a      	str	r2, [r5, #0]
 80065b8:	681d      	ldr	r5, [r3, #0]
 80065ba:	6862      	ldr	r2, [r4, #4]
 80065bc:	2100      	movs	r1, #0
 80065be:	4628      	mov	r0, r5
 80065c0:	f7f9 fe46 	bl	8000250 <memchr>
 80065c4:	b108      	cbz	r0, 80065ca <_printf_i+0x1f2>
 80065c6:	1b40      	subs	r0, r0, r5
 80065c8:	6060      	str	r0, [r4, #4]
 80065ca:	6863      	ldr	r3, [r4, #4]
 80065cc:	6123      	str	r3, [r4, #16]
 80065ce:	2300      	movs	r3, #0
 80065d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065d4:	e7a8      	b.n	8006528 <_printf_i+0x150>
 80065d6:	6923      	ldr	r3, [r4, #16]
 80065d8:	462a      	mov	r2, r5
 80065da:	4649      	mov	r1, r9
 80065dc:	4640      	mov	r0, r8
 80065de:	47d0      	blx	sl
 80065e0:	3001      	adds	r0, #1
 80065e2:	d0ab      	beq.n	800653c <_printf_i+0x164>
 80065e4:	6823      	ldr	r3, [r4, #0]
 80065e6:	079b      	lsls	r3, r3, #30
 80065e8:	d413      	bmi.n	8006612 <_printf_i+0x23a>
 80065ea:	68e0      	ldr	r0, [r4, #12]
 80065ec:	9b03      	ldr	r3, [sp, #12]
 80065ee:	4298      	cmp	r0, r3
 80065f0:	bfb8      	it	lt
 80065f2:	4618      	movlt	r0, r3
 80065f4:	e7a4      	b.n	8006540 <_printf_i+0x168>
 80065f6:	2301      	movs	r3, #1
 80065f8:	4632      	mov	r2, r6
 80065fa:	4649      	mov	r1, r9
 80065fc:	4640      	mov	r0, r8
 80065fe:	47d0      	blx	sl
 8006600:	3001      	adds	r0, #1
 8006602:	d09b      	beq.n	800653c <_printf_i+0x164>
 8006604:	3501      	adds	r5, #1
 8006606:	68e3      	ldr	r3, [r4, #12]
 8006608:	9903      	ldr	r1, [sp, #12]
 800660a:	1a5b      	subs	r3, r3, r1
 800660c:	42ab      	cmp	r3, r5
 800660e:	dcf2      	bgt.n	80065f6 <_printf_i+0x21e>
 8006610:	e7eb      	b.n	80065ea <_printf_i+0x212>
 8006612:	2500      	movs	r5, #0
 8006614:	f104 0619 	add.w	r6, r4, #25
 8006618:	e7f5      	b.n	8006606 <_printf_i+0x22e>
 800661a:	bf00      	nop
 800661c:	0802ff62 	.word	0x0802ff62
 8006620:	0802ff73 	.word	0x0802ff73

08006624 <_scanf_float>:
 8006624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006628:	b087      	sub	sp, #28
 800662a:	4617      	mov	r7, r2
 800662c:	9303      	str	r3, [sp, #12]
 800662e:	688b      	ldr	r3, [r1, #8]
 8006630:	1e5a      	subs	r2, r3, #1
 8006632:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006636:	bf83      	ittte	hi
 8006638:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800663c:	195b      	addhi	r3, r3, r5
 800663e:	9302      	strhi	r3, [sp, #8]
 8006640:	2300      	movls	r3, #0
 8006642:	bf86      	itte	hi
 8006644:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006648:	608b      	strhi	r3, [r1, #8]
 800664a:	9302      	strls	r3, [sp, #8]
 800664c:	680b      	ldr	r3, [r1, #0]
 800664e:	468b      	mov	fp, r1
 8006650:	2500      	movs	r5, #0
 8006652:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006656:	f84b 3b1c 	str.w	r3, [fp], #28
 800665a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800665e:	4680      	mov	r8, r0
 8006660:	460c      	mov	r4, r1
 8006662:	465e      	mov	r6, fp
 8006664:	46aa      	mov	sl, r5
 8006666:	46a9      	mov	r9, r5
 8006668:	9501      	str	r5, [sp, #4]
 800666a:	68a2      	ldr	r2, [r4, #8]
 800666c:	b152      	cbz	r2, 8006684 <_scanf_float+0x60>
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	781b      	ldrb	r3, [r3, #0]
 8006672:	2b4e      	cmp	r3, #78	; 0x4e
 8006674:	d864      	bhi.n	8006740 <_scanf_float+0x11c>
 8006676:	2b40      	cmp	r3, #64	; 0x40
 8006678:	d83c      	bhi.n	80066f4 <_scanf_float+0xd0>
 800667a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800667e:	b2c8      	uxtb	r0, r1
 8006680:	280e      	cmp	r0, #14
 8006682:	d93a      	bls.n	80066fa <_scanf_float+0xd6>
 8006684:	f1b9 0f00 	cmp.w	r9, #0
 8006688:	d003      	beq.n	8006692 <_scanf_float+0x6e>
 800668a:	6823      	ldr	r3, [r4, #0]
 800668c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006690:	6023      	str	r3, [r4, #0]
 8006692:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006696:	f1ba 0f01 	cmp.w	sl, #1
 800669a:	f200 8113 	bhi.w	80068c4 <_scanf_float+0x2a0>
 800669e:	455e      	cmp	r6, fp
 80066a0:	f200 8105 	bhi.w	80068ae <_scanf_float+0x28a>
 80066a4:	2501      	movs	r5, #1
 80066a6:	4628      	mov	r0, r5
 80066a8:	b007      	add	sp, #28
 80066aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066ae:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80066b2:	2a0d      	cmp	r2, #13
 80066b4:	d8e6      	bhi.n	8006684 <_scanf_float+0x60>
 80066b6:	a101      	add	r1, pc, #4	; (adr r1, 80066bc <_scanf_float+0x98>)
 80066b8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80066bc:	080067fb 	.word	0x080067fb
 80066c0:	08006685 	.word	0x08006685
 80066c4:	08006685 	.word	0x08006685
 80066c8:	08006685 	.word	0x08006685
 80066cc:	0800685b 	.word	0x0800685b
 80066d0:	08006833 	.word	0x08006833
 80066d4:	08006685 	.word	0x08006685
 80066d8:	08006685 	.word	0x08006685
 80066dc:	08006809 	.word	0x08006809
 80066e0:	08006685 	.word	0x08006685
 80066e4:	08006685 	.word	0x08006685
 80066e8:	08006685 	.word	0x08006685
 80066ec:	08006685 	.word	0x08006685
 80066f0:	080067c1 	.word	0x080067c1
 80066f4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80066f8:	e7db      	b.n	80066b2 <_scanf_float+0x8e>
 80066fa:	290e      	cmp	r1, #14
 80066fc:	d8c2      	bhi.n	8006684 <_scanf_float+0x60>
 80066fe:	a001      	add	r0, pc, #4	; (adr r0, 8006704 <_scanf_float+0xe0>)
 8006700:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006704:	080067b3 	.word	0x080067b3
 8006708:	08006685 	.word	0x08006685
 800670c:	080067b3 	.word	0x080067b3
 8006710:	08006847 	.word	0x08006847
 8006714:	08006685 	.word	0x08006685
 8006718:	08006761 	.word	0x08006761
 800671c:	0800679d 	.word	0x0800679d
 8006720:	0800679d 	.word	0x0800679d
 8006724:	0800679d 	.word	0x0800679d
 8006728:	0800679d 	.word	0x0800679d
 800672c:	0800679d 	.word	0x0800679d
 8006730:	0800679d 	.word	0x0800679d
 8006734:	0800679d 	.word	0x0800679d
 8006738:	0800679d 	.word	0x0800679d
 800673c:	0800679d 	.word	0x0800679d
 8006740:	2b6e      	cmp	r3, #110	; 0x6e
 8006742:	d809      	bhi.n	8006758 <_scanf_float+0x134>
 8006744:	2b60      	cmp	r3, #96	; 0x60
 8006746:	d8b2      	bhi.n	80066ae <_scanf_float+0x8a>
 8006748:	2b54      	cmp	r3, #84	; 0x54
 800674a:	d077      	beq.n	800683c <_scanf_float+0x218>
 800674c:	2b59      	cmp	r3, #89	; 0x59
 800674e:	d199      	bne.n	8006684 <_scanf_float+0x60>
 8006750:	2d07      	cmp	r5, #7
 8006752:	d197      	bne.n	8006684 <_scanf_float+0x60>
 8006754:	2508      	movs	r5, #8
 8006756:	e029      	b.n	80067ac <_scanf_float+0x188>
 8006758:	2b74      	cmp	r3, #116	; 0x74
 800675a:	d06f      	beq.n	800683c <_scanf_float+0x218>
 800675c:	2b79      	cmp	r3, #121	; 0x79
 800675e:	e7f6      	b.n	800674e <_scanf_float+0x12a>
 8006760:	6821      	ldr	r1, [r4, #0]
 8006762:	05c8      	lsls	r0, r1, #23
 8006764:	d51a      	bpl.n	800679c <_scanf_float+0x178>
 8006766:	9b02      	ldr	r3, [sp, #8]
 8006768:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800676c:	6021      	str	r1, [r4, #0]
 800676e:	f109 0901 	add.w	r9, r9, #1
 8006772:	b11b      	cbz	r3, 800677c <_scanf_float+0x158>
 8006774:	3b01      	subs	r3, #1
 8006776:	3201      	adds	r2, #1
 8006778:	9302      	str	r3, [sp, #8]
 800677a:	60a2      	str	r2, [r4, #8]
 800677c:	68a3      	ldr	r3, [r4, #8]
 800677e:	3b01      	subs	r3, #1
 8006780:	60a3      	str	r3, [r4, #8]
 8006782:	6923      	ldr	r3, [r4, #16]
 8006784:	3301      	adds	r3, #1
 8006786:	6123      	str	r3, [r4, #16]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	3b01      	subs	r3, #1
 800678c:	2b00      	cmp	r3, #0
 800678e:	607b      	str	r3, [r7, #4]
 8006790:	f340 8084 	ble.w	800689c <_scanf_float+0x278>
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	3301      	adds	r3, #1
 8006798:	603b      	str	r3, [r7, #0]
 800679a:	e766      	b.n	800666a <_scanf_float+0x46>
 800679c:	eb1a 0f05 	cmn.w	sl, r5
 80067a0:	f47f af70 	bne.w	8006684 <_scanf_float+0x60>
 80067a4:	6822      	ldr	r2, [r4, #0]
 80067a6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80067aa:	6022      	str	r2, [r4, #0]
 80067ac:	f806 3b01 	strb.w	r3, [r6], #1
 80067b0:	e7e4      	b.n	800677c <_scanf_float+0x158>
 80067b2:	6822      	ldr	r2, [r4, #0]
 80067b4:	0610      	lsls	r0, r2, #24
 80067b6:	f57f af65 	bpl.w	8006684 <_scanf_float+0x60>
 80067ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80067be:	e7f4      	b.n	80067aa <_scanf_float+0x186>
 80067c0:	f1ba 0f00 	cmp.w	sl, #0
 80067c4:	d10e      	bne.n	80067e4 <_scanf_float+0x1c0>
 80067c6:	f1b9 0f00 	cmp.w	r9, #0
 80067ca:	d10e      	bne.n	80067ea <_scanf_float+0x1c6>
 80067cc:	6822      	ldr	r2, [r4, #0]
 80067ce:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80067d2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80067d6:	d108      	bne.n	80067ea <_scanf_float+0x1c6>
 80067d8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80067dc:	6022      	str	r2, [r4, #0]
 80067de:	f04f 0a01 	mov.w	sl, #1
 80067e2:	e7e3      	b.n	80067ac <_scanf_float+0x188>
 80067e4:	f1ba 0f02 	cmp.w	sl, #2
 80067e8:	d055      	beq.n	8006896 <_scanf_float+0x272>
 80067ea:	2d01      	cmp	r5, #1
 80067ec:	d002      	beq.n	80067f4 <_scanf_float+0x1d0>
 80067ee:	2d04      	cmp	r5, #4
 80067f0:	f47f af48 	bne.w	8006684 <_scanf_float+0x60>
 80067f4:	3501      	adds	r5, #1
 80067f6:	b2ed      	uxtb	r5, r5
 80067f8:	e7d8      	b.n	80067ac <_scanf_float+0x188>
 80067fa:	f1ba 0f01 	cmp.w	sl, #1
 80067fe:	f47f af41 	bne.w	8006684 <_scanf_float+0x60>
 8006802:	f04f 0a02 	mov.w	sl, #2
 8006806:	e7d1      	b.n	80067ac <_scanf_float+0x188>
 8006808:	b97d      	cbnz	r5, 800682a <_scanf_float+0x206>
 800680a:	f1b9 0f00 	cmp.w	r9, #0
 800680e:	f47f af3c 	bne.w	800668a <_scanf_float+0x66>
 8006812:	6822      	ldr	r2, [r4, #0]
 8006814:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006818:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800681c:	f47f af39 	bne.w	8006692 <_scanf_float+0x6e>
 8006820:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006824:	6022      	str	r2, [r4, #0]
 8006826:	2501      	movs	r5, #1
 8006828:	e7c0      	b.n	80067ac <_scanf_float+0x188>
 800682a:	2d03      	cmp	r5, #3
 800682c:	d0e2      	beq.n	80067f4 <_scanf_float+0x1d0>
 800682e:	2d05      	cmp	r5, #5
 8006830:	e7de      	b.n	80067f0 <_scanf_float+0x1cc>
 8006832:	2d02      	cmp	r5, #2
 8006834:	f47f af26 	bne.w	8006684 <_scanf_float+0x60>
 8006838:	2503      	movs	r5, #3
 800683a:	e7b7      	b.n	80067ac <_scanf_float+0x188>
 800683c:	2d06      	cmp	r5, #6
 800683e:	f47f af21 	bne.w	8006684 <_scanf_float+0x60>
 8006842:	2507      	movs	r5, #7
 8006844:	e7b2      	b.n	80067ac <_scanf_float+0x188>
 8006846:	6822      	ldr	r2, [r4, #0]
 8006848:	0591      	lsls	r1, r2, #22
 800684a:	f57f af1b 	bpl.w	8006684 <_scanf_float+0x60>
 800684e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006852:	6022      	str	r2, [r4, #0]
 8006854:	f8cd 9004 	str.w	r9, [sp, #4]
 8006858:	e7a8      	b.n	80067ac <_scanf_float+0x188>
 800685a:	6822      	ldr	r2, [r4, #0]
 800685c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006860:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006864:	d006      	beq.n	8006874 <_scanf_float+0x250>
 8006866:	0550      	lsls	r0, r2, #21
 8006868:	f57f af0c 	bpl.w	8006684 <_scanf_float+0x60>
 800686c:	f1b9 0f00 	cmp.w	r9, #0
 8006870:	f43f af0f 	beq.w	8006692 <_scanf_float+0x6e>
 8006874:	0591      	lsls	r1, r2, #22
 8006876:	bf58      	it	pl
 8006878:	9901      	ldrpl	r1, [sp, #4]
 800687a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800687e:	bf58      	it	pl
 8006880:	eba9 0101 	subpl.w	r1, r9, r1
 8006884:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006888:	bf58      	it	pl
 800688a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800688e:	6022      	str	r2, [r4, #0]
 8006890:	f04f 0900 	mov.w	r9, #0
 8006894:	e78a      	b.n	80067ac <_scanf_float+0x188>
 8006896:	f04f 0a03 	mov.w	sl, #3
 800689a:	e787      	b.n	80067ac <_scanf_float+0x188>
 800689c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80068a0:	4639      	mov	r1, r7
 80068a2:	4640      	mov	r0, r8
 80068a4:	4798      	blx	r3
 80068a6:	2800      	cmp	r0, #0
 80068a8:	f43f aedf 	beq.w	800666a <_scanf_float+0x46>
 80068ac:	e6ea      	b.n	8006684 <_scanf_float+0x60>
 80068ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068b6:	463a      	mov	r2, r7
 80068b8:	4640      	mov	r0, r8
 80068ba:	4798      	blx	r3
 80068bc:	6923      	ldr	r3, [r4, #16]
 80068be:	3b01      	subs	r3, #1
 80068c0:	6123      	str	r3, [r4, #16]
 80068c2:	e6ec      	b.n	800669e <_scanf_float+0x7a>
 80068c4:	1e6b      	subs	r3, r5, #1
 80068c6:	2b06      	cmp	r3, #6
 80068c8:	d825      	bhi.n	8006916 <_scanf_float+0x2f2>
 80068ca:	2d02      	cmp	r5, #2
 80068cc:	d836      	bhi.n	800693c <_scanf_float+0x318>
 80068ce:	455e      	cmp	r6, fp
 80068d0:	f67f aee8 	bls.w	80066a4 <_scanf_float+0x80>
 80068d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068dc:	463a      	mov	r2, r7
 80068de:	4640      	mov	r0, r8
 80068e0:	4798      	blx	r3
 80068e2:	6923      	ldr	r3, [r4, #16]
 80068e4:	3b01      	subs	r3, #1
 80068e6:	6123      	str	r3, [r4, #16]
 80068e8:	e7f1      	b.n	80068ce <_scanf_float+0x2aa>
 80068ea:	9802      	ldr	r0, [sp, #8]
 80068ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068f0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80068f4:	9002      	str	r0, [sp, #8]
 80068f6:	463a      	mov	r2, r7
 80068f8:	4640      	mov	r0, r8
 80068fa:	4798      	blx	r3
 80068fc:	6923      	ldr	r3, [r4, #16]
 80068fe:	3b01      	subs	r3, #1
 8006900:	6123      	str	r3, [r4, #16]
 8006902:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006906:	fa5f fa8a 	uxtb.w	sl, sl
 800690a:	f1ba 0f02 	cmp.w	sl, #2
 800690e:	d1ec      	bne.n	80068ea <_scanf_float+0x2c6>
 8006910:	3d03      	subs	r5, #3
 8006912:	b2ed      	uxtb	r5, r5
 8006914:	1b76      	subs	r6, r6, r5
 8006916:	6823      	ldr	r3, [r4, #0]
 8006918:	05da      	lsls	r2, r3, #23
 800691a:	d52f      	bpl.n	800697c <_scanf_float+0x358>
 800691c:	055b      	lsls	r3, r3, #21
 800691e:	d510      	bpl.n	8006942 <_scanf_float+0x31e>
 8006920:	455e      	cmp	r6, fp
 8006922:	f67f aebf 	bls.w	80066a4 <_scanf_float+0x80>
 8006926:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800692a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800692e:	463a      	mov	r2, r7
 8006930:	4640      	mov	r0, r8
 8006932:	4798      	blx	r3
 8006934:	6923      	ldr	r3, [r4, #16]
 8006936:	3b01      	subs	r3, #1
 8006938:	6123      	str	r3, [r4, #16]
 800693a:	e7f1      	b.n	8006920 <_scanf_float+0x2fc>
 800693c:	46aa      	mov	sl, r5
 800693e:	9602      	str	r6, [sp, #8]
 8006940:	e7df      	b.n	8006902 <_scanf_float+0x2de>
 8006942:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006946:	6923      	ldr	r3, [r4, #16]
 8006948:	2965      	cmp	r1, #101	; 0x65
 800694a:	f103 33ff 	add.w	r3, r3, #4294967295
 800694e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006952:	6123      	str	r3, [r4, #16]
 8006954:	d00c      	beq.n	8006970 <_scanf_float+0x34c>
 8006956:	2945      	cmp	r1, #69	; 0x45
 8006958:	d00a      	beq.n	8006970 <_scanf_float+0x34c>
 800695a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800695e:	463a      	mov	r2, r7
 8006960:	4640      	mov	r0, r8
 8006962:	4798      	blx	r3
 8006964:	6923      	ldr	r3, [r4, #16]
 8006966:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800696a:	3b01      	subs	r3, #1
 800696c:	1eb5      	subs	r5, r6, #2
 800696e:	6123      	str	r3, [r4, #16]
 8006970:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006974:	463a      	mov	r2, r7
 8006976:	4640      	mov	r0, r8
 8006978:	4798      	blx	r3
 800697a:	462e      	mov	r6, r5
 800697c:	6825      	ldr	r5, [r4, #0]
 800697e:	f015 0510 	ands.w	r5, r5, #16
 8006982:	d14e      	bne.n	8006a22 <_scanf_float+0x3fe>
 8006984:	7035      	strb	r5, [r6, #0]
 8006986:	6823      	ldr	r3, [r4, #0]
 8006988:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800698c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006990:	d119      	bne.n	80069c6 <_scanf_float+0x3a2>
 8006992:	9b01      	ldr	r3, [sp, #4]
 8006994:	454b      	cmp	r3, r9
 8006996:	eba3 0209 	sub.w	r2, r3, r9
 800699a:	d121      	bne.n	80069e0 <_scanf_float+0x3bc>
 800699c:	2200      	movs	r2, #0
 800699e:	4659      	mov	r1, fp
 80069a0:	4640      	mov	r0, r8
 80069a2:	f000 fe3b 	bl	800761c <_strtod_r>
 80069a6:	6822      	ldr	r2, [r4, #0]
 80069a8:	9b03      	ldr	r3, [sp, #12]
 80069aa:	f012 0f02 	tst.w	r2, #2
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	d021      	beq.n	80069f6 <_scanf_float+0x3d2>
 80069b2:	9903      	ldr	r1, [sp, #12]
 80069b4:	1d1a      	adds	r2, r3, #4
 80069b6:	600a      	str	r2, [r1, #0]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	ed83 0b00 	vstr	d0, [r3]
 80069be:	68e3      	ldr	r3, [r4, #12]
 80069c0:	3301      	adds	r3, #1
 80069c2:	60e3      	str	r3, [r4, #12]
 80069c4:	e66f      	b.n	80066a6 <_scanf_float+0x82>
 80069c6:	9b04      	ldr	r3, [sp, #16]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d0e7      	beq.n	800699c <_scanf_float+0x378>
 80069cc:	9905      	ldr	r1, [sp, #20]
 80069ce:	230a      	movs	r3, #10
 80069d0:	462a      	mov	r2, r5
 80069d2:	3101      	adds	r1, #1
 80069d4:	4640      	mov	r0, r8
 80069d6:	f000 fea9 	bl	800772c <_strtol_r>
 80069da:	9b04      	ldr	r3, [sp, #16]
 80069dc:	9e05      	ldr	r6, [sp, #20]
 80069de:	1ac2      	subs	r2, r0, r3
 80069e0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80069e4:	429e      	cmp	r6, r3
 80069e6:	bf28      	it	cs
 80069e8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80069ec:	490e      	ldr	r1, [pc, #56]	; (8006a28 <_scanf_float+0x404>)
 80069ee:	4630      	mov	r0, r6
 80069f0:	f000 f824 	bl	8006a3c <siprintf>
 80069f4:	e7d2      	b.n	800699c <_scanf_float+0x378>
 80069f6:	9903      	ldr	r1, [sp, #12]
 80069f8:	f012 0f04 	tst.w	r2, #4
 80069fc:	f103 0204 	add.w	r2, r3, #4
 8006a00:	600a      	str	r2, [r1, #0]
 8006a02:	d1d9      	bne.n	80069b8 <_scanf_float+0x394>
 8006a04:	eeb4 0b40 	vcmp.f64	d0, d0
 8006a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a0c:	681e      	ldr	r6, [r3, #0]
 8006a0e:	d705      	bvc.n	8006a1c <_scanf_float+0x3f8>
 8006a10:	4806      	ldr	r0, [pc, #24]	; (8006a2c <_scanf_float+0x408>)
 8006a12:	f000 f80d 	bl	8006a30 <nanf>
 8006a16:	ed86 0a00 	vstr	s0, [r6]
 8006a1a:	e7d0      	b.n	80069be <_scanf_float+0x39a>
 8006a1c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8006a20:	e7f9      	b.n	8006a16 <_scanf_float+0x3f2>
 8006a22:	2500      	movs	r5, #0
 8006a24:	e63f      	b.n	80066a6 <_scanf_float+0x82>
 8006a26:	bf00      	nop
 8006a28:	0802ff84 	.word	0x0802ff84
 8006a2c:	08030390 	.word	0x08030390

08006a30 <nanf>:
 8006a30:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006a38 <nanf+0x8>
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop
 8006a38:	7fc00000 	.word	0x7fc00000

08006a3c <siprintf>:
 8006a3c:	b40e      	push	{r1, r2, r3}
 8006a3e:	b500      	push	{lr}
 8006a40:	b09c      	sub	sp, #112	; 0x70
 8006a42:	ab1d      	add	r3, sp, #116	; 0x74
 8006a44:	9002      	str	r0, [sp, #8]
 8006a46:	9006      	str	r0, [sp, #24]
 8006a48:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006a4c:	4809      	ldr	r0, [pc, #36]	; (8006a74 <siprintf+0x38>)
 8006a4e:	9107      	str	r1, [sp, #28]
 8006a50:	9104      	str	r1, [sp, #16]
 8006a52:	4909      	ldr	r1, [pc, #36]	; (8006a78 <siprintf+0x3c>)
 8006a54:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a58:	9105      	str	r1, [sp, #20]
 8006a5a:	6800      	ldr	r0, [r0, #0]
 8006a5c:	9301      	str	r3, [sp, #4]
 8006a5e:	a902      	add	r1, sp, #8
 8006a60:	f002 fe0c 	bl	800967c <_svfiprintf_r>
 8006a64:	9b02      	ldr	r3, [sp, #8]
 8006a66:	2200      	movs	r2, #0
 8006a68:	701a      	strb	r2, [r3, #0]
 8006a6a:	b01c      	add	sp, #112	; 0x70
 8006a6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a70:	b003      	add	sp, #12
 8006a72:	4770      	bx	lr
 8006a74:	20000018 	.word	0x20000018
 8006a78:	ffff0208 	.word	0xffff0208

08006a7c <sulp>:
 8006a7c:	b570      	push	{r4, r5, r6, lr}
 8006a7e:	4604      	mov	r4, r0
 8006a80:	460d      	mov	r5, r1
 8006a82:	4616      	mov	r6, r2
 8006a84:	ec45 4b10 	vmov	d0, r4, r5
 8006a88:	f002 fb5a 	bl	8009140 <__ulp>
 8006a8c:	b17e      	cbz	r6, 8006aae <sulp+0x32>
 8006a8e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006a92:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	dd09      	ble.n	8006aae <sulp+0x32>
 8006a9a:	051b      	lsls	r3, r3, #20
 8006a9c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8006aa0:	2000      	movs	r0, #0
 8006aa2:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8006aa6:	ec41 0b17 	vmov	d7, r0, r1
 8006aaa:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006aae:	bd70      	pop	{r4, r5, r6, pc}

08006ab0 <_strtod_l>:
 8006ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab4:	ed2d 8b0e 	vpush	{d8-d14}
 8006ab8:	b097      	sub	sp, #92	; 0x5c
 8006aba:	461f      	mov	r7, r3
 8006abc:	2300      	movs	r3, #0
 8006abe:	9312      	str	r3, [sp, #72]	; 0x48
 8006ac0:	4ba1      	ldr	r3, [pc, #644]	; (8006d48 <_strtod_l+0x298>)
 8006ac2:	920d      	str	r2, [sp, #52]	; 0x34
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	9307      	str	r3, [sp, #28]
 8006ac8:	4604      	mov	r4, r0
 8006aca:	4618      	mov	r0, r3
 8006acc:	468b      	mov	fp, r1
 8006ace:	f7f9 fbb7 	bl	8000240 <strlen>
 8006ad2:	f04f 0800 	mov.w	r8, #0
 8006ad6:	4605      	mov	r5, r0
 8006ad8:	f04f 0900 	mov.w	r9, #0
 8006adc:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8006ae0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006ae2:	7813      	ldrb	r3, [r2, #0]
 8006ae4:	2b2b      	cmp	r3, #43	; 0x2b
 8006ae6:	d04d      	beq.n	8006b84 <_strtod_l+0xd4>
 8006ae8:	d83a      	bhi.n	8006b60 <_strtod_l+0xb0>
 8006aea:	2b0d      	cmp	r3, #13
 8006aec:	d833      	bhi.n	8006b56 <_strtod_l+0xa6>
 8006aee:	2b08      	cmp	r3, #8
 8006af0:	d833      	bhi.n	8006b5a <_strtod_l+0xaa>
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d03d      	beq.n	8006b72 <_strtod_l+0xc2>
 8006af6:	2300      	movs	r3, #0
 8006af8:	9308      	str	r3, [sp, #32]
 8006afa:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8006afc:	7833      	ldrb	r3, [r6, #0]
 8006afe:	2b30      	cmp	r3, #48	; 0x30
 8006b00:	f040 80b0 	bne.w	8006c64 <_strtod_l+0x1b4>
 8006b04:	7873      	ldrb	r3, [r6, #1]
 8006b06:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006b0a:	2b58      	cmp	r3, #88	; 0x58
 8006b0c:	d167      	bne.n	8006bde <_strtod_l+0x12e>
 8006b0e:	9b08      	ldr	r3, [sp, #32]
 8006b10:	9301      	str	r3, [sp, #4]
 8006b12:	ab12      	add	r3, sp, #72	; 0x48
 8006b14:	9702      	str	r7, [sp, #8]
 8006b16:	9300      	str	r3, [sp, #0]
 8006b18:	4a8c      	ldr	r2, [pc, #560]	; (8006d4c <_strtod_l+0x29c>)
 8006b1a:	ab13      	add	r3, sp, #76	; 0x4c
 8006b1c:	a911      	add	r1, sp, #68	; 0x44
 8006b1e:	4620      	mov	r0, r4
 8006b20:	f001 fc68 	bl	80083f4 <__gethex>
 8006b24:	f010 0507 	ands.w	r5, r0, #7
 8006b28:	4607      	mov	r7, r0
 8006b2a:	d005      	beq.n	8006b38 <_strtod_l+0x88>
 8006b2c:	2d06      	cmp	r5, #6
 8006b2e:	d12b      	bne.n	8006b88 <_strtod_l+0xd8>
 8006b30:	3601      	adds	r6, #1
 8006b32:	2300      	movs	r3, #0
 8006b34:	9611      	str	r6, [sp, #68]	; 0x44
 8006b36:	9308      	str	r3, [sp, #32]
 8006b38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	f040 854e 	bne.w	80075dc <_strtod_l+0xb2c>
 8006b40:	9b08      	ldr	r3, [sp, #32]
 8006b42:	b1e3      	cbz	r3, 8006b7e <_strtod_l+0xce>
 8006b44:	ec49 8b17 	vmov	d7, r8, r9
 8006b48:	eeb1 0b47 	vneg.f64	d0, d7
 8006b4c:	b017      	add	sp, #92	; 0x5c
 8006b4e:	ecbd 8b0e 	vpop	{d8-d14}
 8006b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b56:	2b20      	cmp	r3, #32
 8006b58:	d1cd      	bne.n	8006af6 <_strtod_l+0x46>
 8006b5a:	3201      	adds	r2, #1
 8006b5c:	9211      	str	r2, [sp, #68]	; 0x44
 8006b5e:	e7bf      	b.n	8006ae0 <_strtod_l+0x30>
 8006b60:	2b2d      	cmp	r3, #45	; 0x2d
 8006b62:	d1c8      	bne.n	8006af6 <_strtod_l+0x46>
 8006b64:	2301      	movs	r3, #1
 8006b66:	9308      	str	r3, [sp, #32]
 8006b68:	1c53      	adds	r3, r2, #1
 8006b6a:	9311      	str	r3, [sp, #68]	; 0x44
 8006b6c:	7853      	ldrb	r3, [r2, #1]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d1c3      	bne.n	8006afa <_strtod_l+0x4a>
 8006b72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b74:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	f040 852d 	bne.w	80075d8 <_strtod_l+0xb28>
 8006b7e:	ec49 8b10 	vmov	d0, r8, r9
 8006b82:	e7e3      	b.n	8006b4c <_strtod_l+0x9c>
 8006b84:	2300      	movs	r3, #0
 8006b86:	e7ee      	b.n	8006b66 <_strtod_l+0xb6>
 8006b88:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006b8a:	b13a      	cbz	r2, 8006b9c <_strtod_l+0xec>
 8006b8c:	2135      	movs	r1, #53	; 0x35
 8006b8e:	a814      	add	r0, sp, #80	; 0x50
 8006b90:	f002 fbde 	bl	8009350 <__copybits>
 8006b94:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006b96:	4620      	mov	r0, r4
 8006b98:	f001 ffa0 	bl	8008adc <_Bfree>
 8006b9c:	3d01      	subs	r5, #1
 8006b9e:	2d04      	cmp	r5, #4
 8006ba0:	d806      	bhi.n	8006bb0 <_strtod_l+0x100>
 8006ba2:	e8df f005 	tbb	[pc, r5]
 8006ba6:	030a      	.short	0x030a
 8006ba8:	1714      	.short	0x1714
 8006baa:	0a          	.byte	0x0a
 8006bab:	00          	.byte	0x00
 8006bac:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8006bb0:	073f      	lsls	r7, r7, #28
 8006bb2:	d5c1      	bpl.n	8006b38 <_strtod_l+0x88>
 8006bb4:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8006bb8:	e7be      	b.n	8006b38 <_strtod_l+0x88>
 8006bba:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8006bbe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006bc0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006bc4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006bc8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006bcc:	e7f0      	b.n	8006bb0 <_strtod_l+0x100>
 8006bce:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8006d50 <_strtod_l+0x2a0>
 8006bd2:	e7ed      	b.n	8006bb0 <_strtod_l+0x100>
 8006bd4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006bd8:	f04f 38ff 	mov.w	r8, #4294967295
 8006bdc:	e7e8      	b.n	8006bb0 <_strtod_l+0x100>
 8006bde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006be0:	1c5a      	adds	r2, r3, #1
 8006be2:	9211      	str	r2, [sp, #68]	; 0x44
 8006be4:	785b      	ldrb	r3, [r3, #1]
 8006be6:	2b30      	cmp	r3, #48	; 0x30
 8006be8:	d0f9      	beq.n	8006bde <_strtod_l+0x12e>
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d0a4      	beq.n	8006b38 <_strtod_l+0x88>
 8006bee:	2301      	movs	r3, #1
 8006bf0:	f04f 0a00 	mov.w	sl, #0
 8006bf4:	9304      	str	r3, [sp, #16]
 8006bf6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006bf8:	930a      	str	r3, [sp, #40]	; 0x28
 8006bfa:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006bfe:	f8cd a018 	str.w	sl, [sp, #24]
 8006c02:	220a      	movs	r2, #10
 8006c04:	9811      	ldr	r0, [sp, #68]	; 0x44
 8006c06:	7807      	ldrb	r7, [r0, #0]
 8006c08:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006c0c:	b2d9      	uxtb	r1, r3
 8006c0e:	2909      	cmp	r1, #9
 8006c10:	d92a      	bls.n	8006c68 <_strtod_l+0x1b8>
 8006c12:	9907      	ldr	r1, [sp, #28]
 8006c14:	462a      	mov	r2, r5
 8006c16:	f002 fe4b 	bl	80098b0 <strncmp>
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	d033      	beq.n	8006c86 <_strtod_l+0x1d6>
 8006c1e:	2000      	movs	r0, #0
 8006c20:	9b06      	ldr	r3, [sp, #24]
 8006c22:	463a      	mov	r2, r7
 8006c24:	4601      	mov	r1, r0
 8006c26:	4607      	mov	r7, r0
 8006c28:	2a65      	cmp	r2, #101	; 0x65
 8006c2a:	d001      	beq.n	8006c30 <_strtod_l+0x180>
 8006c2c:	2a45      	cmp	r2, #69	; 0x45
 8006c2e:	d117      	bne.n	8006c60 <_strtod_l+0x1b0>
 8006c30:	b91b      	cbnz	r3, 8006c3a <_strtod_l+0x18a>
 8006c32:	9b04      	ldr	r3, [sp, #16]
 8006c34:	4303      	orrs	r3, r0
 8006c36:	d09c      	beq.n	8006b72 <_strtod_l+0xc2>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8006c3e:	f10b 0201 	add.w	r2, fp, #1
 8006c42:	9211      	str	r2, [sp, #68]	; 0x44
 8006c44:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8006c48:	2a2b      	cmp	r2, #43	; 0x2b
 8006c4a:	d071      	beq.n	8006d30 <_strtod_l+0x280>
 8006c4c:	2a2d      	cmp	r2, #45	; 0x2d
 8006c4e:	d077      	beq.n	8006d40 <_strtod_l+0x290>
 8006c50:	f04f 0e00 	mov.w	lr, #0
 8006c54:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8006c58:	2d09      	cmp	r5, #9
 8006c5a:	d97f      	bls.n	8006d5c <_strtod_l+0x2ac>
 8006c5c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8006c60:	2500      	movs	r5, #0
 8006c62:	e09b      	b.n	8006d9c <_strtod_l+0x2ec>
 8006c64:	2300      	movs	r3, #0
 8006c66:	e7c3      	b.n	8006bf0 <_strtod_l+0x140>
 8006c68:	9906      	ldr	r1, [sp, #24]
 8006c6a:	2908      	cmp	r1, #8
 8006c6c:	bfdd      	ittte	le
 8006c6e:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006c70:	fb02 3301 	mlale	r3, r2, r1, r3
 8006c74:	9309      	strle	r3, [sp, #36]	; 0x24
 8006c76:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8006c7a:	9b06      	ldr	r3, [sp, #24]
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	3301      	adds	r3, #1
 8006c80:	9306      	str	r3, [sp, #24]
 8006c82:	9011      	str	r0, [sp, #68]	; 0x44
 8006c84:	e7be      	b.n	8006c04 <_strtod_l+0x154>
 8006c86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c88:	195a      	adds	r2, r3, r5
 8006c8a:	9211      	str	r2, [sp, #68]	; 0x44
 8006c8c:	5d5a      	ldrb	r2, [r3, r5]
 8006c8e:	9b06      	ldr	r3, [sp, #24]
 8006c90:	b3a3      	cbz	r3, 8006cfc <_strtod_l+0x24c>
 8006c92:	4607      	mov	r7, r0
 8006c94:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006c98:	2909      	cmp	r1, #9
 8006c9a:	d912      	bls.n	8006cc2 <_strtod_l+0x212>
 8006c9c:	2101      	movs	r1, #1
 8006c9e:	e7c3      	b.n	8006c28 <_strtod_l+0x178>
 8006ca0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ca2:	1c5a      	adds	r2, r3, #1
 8006ca4:	9211      	str	r2, [sp, #68]	; 0x44
 8006ca6:	785a      	ldrb	r2, [r3, #1]
 8006ca8:	3001      	adds	r0, #1
 8006caa:	2a30      	cmp	r2, #48	; 0x30
 8006cac:	d0f8      	beq.n	8006ca0 <_strtod_l+0x1f0>
 8006cae:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006cb2:	2b08      	cmp	r3, #8
 8006cb4:	f200 8497 	bhi.w	80075e6 <_strtod_l+0xb36>
 8006cb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006cba:	930a      	str	r3, [sp, #40]	; 0x28
 8006cbc:	4607      	mov	r7, r0
 8006cbe:	2000      	movs	r0, #0
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	3a30      	subs	r2, #48	; 0x30
 8006cc4:	f100 0101 	add.w	r1, r0, #1
 8006cc8:	d012      	beq.n	8006cf0 <_strtod_l+0x240>
 8006cca:	440f      	add	r7, r1
 8006ccc:	eb00 0c03 	add.w	ip, r0, r3
 8006cd0:	4619      	mov	r1, r3
 8006cd2:	250a      	movs	r5, #10
 8006cd4:	4561      	cmp	r1, ip
 8006cd6:	d113      	bne.n	8006d00 <_strtod_l+0x250>
 8006cd8:	1819      	adds	r1, r3, r0
 8006cda:	2908      	cmp	r1, #8
 8006cdc:	f103 0301 	add.w	r3, r3, #1
 8006ce0:	4403      	add	r3, r0
 8006ce2:	dc1c      	bgt.n	8006d1e <_strtod_l+0x26e>
 8006ce4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ce6:	210a      	movs	r1, #10
 8006ce8:	fb01 2200 	mla	r2, r1, r0, r2
 8006cec:	9209      	str	r2, [sp, #36]	; 0x24
 8006cee:	2100      	movs	r1, #0
 8006cf0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006cf2:	1c50      	adds	r0, r2, #1
 8006cf4:	9011      	str	r0, [sp, #68]	; 0x44
 8006cf6:	7852      	ldrb	r2, [r2, #1]
 8006cf8:	4608      	mov	r0, r1
 8006cfa:	e7cb      	b.n	8006c94 <_strtod_l+0x1e4>
 8006cfc:	9806      	ldr	r0, [sp, #24]
 8006cfe:	e7d4      	b.n	8006caa <_strtod_l+0x1fa>
 8006d00:	2908      	cmp	r1, #8
 8006d02:	dc04      	bgt.n	8006d0e <_strtod_l+0x25e>
 8006d04:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006d06:	436e      	muls	r6, r5
 8006d08:	9609      	str	r6, [sp, #36]	; 0x24
 8006d0a:	3101      	adds	r1, #1
 8006d0c:	e7e2      	b.n	8006cd4 <_strtod_l+0x224>
 8006d0e:	f101 0e01 	add.w	lr, r1, #1
 8006d12:	f1be 0f10 	cmp.w	lr, #16
 8006d16:	bfd8      	it	le
 8006d18:	fb05 fa0a 	mulle.w	sl, r5, sl
 8006d1c:	e7f5      	b.n	8006d0a <_strtod_l+0x25a>
 8006d1e:	2b10      	cmp	r3, #16
 8006d20:	bfdc      	itt	le
 8006d22:	210a      	movle	r1, #10
 8006d24:	fb01 2a0a 	mlale	sl, r1, sl, r2
 8006d28:	e7e1      	b.n	8006cee <_strtod_l+0x23e>
 8006d2a:	2700      	movs	r7, #0
 8006d2c:	2101      	movs	r1, #1
 8006d2e:	e780      	b.n	8006c32 <_strtod_l+0x182>
 8006d30:	f04f 0e00 	mov.w	lr, #0
 8006d34:	f10b 0202 	add.w	r2, fp, #2
 8006d38:	9211      	str	r2, [sp, #68]	; 0x44
 8006d3a:	f89b 2002 	ldrb.w	r2, [fp, #2]
 8006d3e:	e789      	b.n	8006c54 <_strtod_l+0x1a4>
 8006d40:	f04f 0e01 	mov.w	lr, #1
 8006d44:	e7f6      	b.n	8006d34 <_strtod_l+0x284>
 8006d46:	bf00      	nop
 8006d48:	080301d8 	.word	0x080301d8
 8006d4c:	0802ff8c 	.word	0x0802ff8c
 8006d50:	7ff00000 	.word	0x7ff00000
 8006d54:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006d56:	1c55      	adds	r5, r2, #1
 8006d58:	9511      	str	r5, [sp, #68]	; 0x44
 8006d5a:	7852      	ldrb	r2, [r2, #1]
 8006d5c:	2a30      	cmp	r2, #48	; 0x30
 8006d5e:	d0f9      	beq.n	8006d54 <_strtod_l+0x2a4>
 8006d60:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8006d64:	2d08      	cmp	r5, #8
 8006d66:	f63f af7b 	bhi.w	8006c60 <_strtod_l+0x1b0>
 8006d6a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8006d6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006d70:	9207      	str	r2, [sp, #28]
 8006d72:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006d74:	1c55      	adds	r5, r2, #1
 8006d76:	9511      	str	r5, [sp, #68]	; 0x44
 8006d78:	7852      	ldrb	r2, [r2, #1]
 8006d7a:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8006d7e:	2e09      	cmp	r6, #9
 8006d80:	d937      	bls.n	8006df2 <_strtod_l+0x342>
 8006d82:	9e07      	ldr	r6, [sp, #28]
 8006d84:	1bad      	subs	r5, r5, r6
 8006d86:	2d08      	cmp	r5, #8
 8006d88:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8006d8c:	dc02      	bgt.n	8006d94 <_strtod_l+0x2e4>
 8006d8e:	4565      	cmp	r5, ip
 8006d90:	bfa8      	it	ge
 8006d92:	4665      	movge	r5, ip
 8006d94:	f1be 0f00 	cmp.w	lr, #0
 8006d98:	d000      	beq.n	8006d9c <_strtod_l+0x2ec>
 8006d9a:	426d      	negs	r5, r5
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d14d      	bne.n	8006e3c <_strtod_l+0x38c>
 8006da0:	9b04      	ldr	r3, [sp, #16]
 8006da2:	4303      	orrs	r3, r0
 8006da4:	f47f aec8 	bne.w	8006b38 <_strtod_l+0x88>
 8006da8:	2900      	cmp	r1, #0
 8006daa:	f47f aee2 	bne.w	8006b72 <_strtod_l+0xc2>
 8006dae:	2a69      	cmp	r2, #105	; 0x69
 8006db0:	d027      	beq.n	8006e02 <_strtod_l+0x352>
 8006db2:	dc24      	bgt.n	8006dfe <_strtod_l+0x34e>
 8006db4:	2a49      	cmp	r2, #73	; 0x49
 8006db6:	d024      	beq.n	8006e02 <_strtod_l+0x352>
 8006db8:	2a4e      	cmp	r2, #78	; 0x4e
 8006dba:	f47f aeda 	bne.w	8006b72 <_strtod_l+0xc2>
 8006dbe:	4996      	ldr	r1, [pc, #600]	; (8007018 <_strtod_l+0x568>)
 8006dc0:	a811      	add	r0, sp, #68	; 0x44
 8006dc2:	f001 fd6f 	bl	80088a4 <__match>
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	f43f aed3 	beq.w	8006b72 <_strtod_l+0xc2>
 8006dcc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006dce:	781b      	ldrb	r3, [r3, #0]
 8006dd0:	2b28      	cmp	r3, #40	; 0x28
 8006dd2:	d12d      	bne.n	8006e30 <_strtod_l+0x380>
 8006dd4:	4991      	ldr	r1, [pc, #580]	; (800701c <_strtod_l+0x56c>)
 8006dd6:	aa14      	add	r2, sp, #80	; 0x50
 8006dd8:	a811      	add	r0, sp, #68	; 0x44
 8006dda:	f001 fd77 	bl	80088cc <__hexnan>
 8006dde:	2805      	cmp	r0, #5
 8006de0:	d126      	bne.n	8006e30 <_strtod_l+0x380>
 8006de2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006de4:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8006de8:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006dec:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006df0:	e6a2      	b.n	8006b38 <_strtod_l+0x88>
 8006df2:	250a      	movs	r5, #10
 8006df4:	fb05 250c 	mla	r5, r5, ip, r2
 8006df8:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8006dfc:	e7b9      	b.n	8006d72 <_strtod_l+0x2c2>
 8006dfe:	2a6e      	cmp	r2, #110	; 0x6e
 8006e00:	e7db      	b.n	8006dba <_strtod_l+0x30a>
 8006e02:	4987      	ldr	r1, [pc, #540]	; (8007020 <_strtod_l+0x570>)
 8006e04:	a811      	add	r0, sp, #68	; 0x44
 8006e06:	f001 fd4d 	bl	80088a4 <__match>
 8006e0a:	2800      	cmp	r0, #0
 8006e0c:	f43f aeb1 	beq.w	8006b72 <_strtod_l+0xc2>
 8006e10:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e12:	4984      	ldr	r1, [pc, #528]	; (8007024 <_strtod_l+0x574>)
 8006e14:	3b01      	subs	r3, #1
 8006e16:	a811      	add	r0, sp, #68	; 0x44
 8006e18:	9311      	str	r3, [sp, #68]	; 0x44
 8006e1a:	f001 fd43 	bl	80088a4 <__match>
 8006e1e:	b910      	cbnz	r0, 8006e26 <_strtod_l+0x376>
 8006e20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e22:	3301      	adds	r3, #1
 8006e24:	9311      	str	r3, [sp, #68]	; 0x44
 8006e26:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8007038 <_strtod_l+0x588>
 8006e2a:	f04f 0800 	mov.w	r8, #0
 8006e2e:	e683      	b.n	8006b38 <_strtod_l+0x88>
 8006e30:	487d      	ldr	r0, [pc, #500]	; (8007028 <_strtod_l+0x578>)
 8006e32:	f002 fd25 	bl	8009880 <nan>
 8006e36:	ec59 8b10 	vmov	r8, r9, d0
 8006e3a:	e67d      	b.n	8006b38 <_strtod_l+0x88>
 8006e3c:	1bea      	subs	r2, r5, r7
 8006e3e:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8006e42:	9207      	str	r2, [sp, #28]
 8006e44:	9a06      	ldr	r2, [sp, #24]
 8006e46:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006e4a:	2a00      	cmp	r2, #0
 8006e4c:	bf08      	it	eq
 8006e4e:	461a      	moveq	r2, r3
 8006e50:	2b10      	cmp	r3, #16
 8006e52:	9206      	str	r2, [sp, #24]
 8006e54:	461a      	mov	r2, r3
 8006e56:	bfa8      	it	ge
 8006e58:	2210      	movge	r2, #16
 8006e5a:	2b09      	cmp	r3, #9
 8006e5c:	ec59 8b17 	vmov	r8, r9, d7
 8006e60:	dd0c      	ble.n	8006e7c <_strtod_l+0x3cc>
 8006e62:	4972      	ldr	r1, [pc, #456]	; (800702c <_strtod_l+0x57c>)
 8006e64:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8006e68:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8006e6c:	ee06 aa90 	vmov	s13, sl
 8006e70:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8006e74:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006e78:	ec59 8b16 	vmov	r8, r9, d6
 8006e7c:	2b0f      	cmp	r3, #15
 8006e7e:	dc36      	bgt.n	8006eee <_strtod_l+0x43e>
 8006e80:	9907      	ldr	r1, [sp, #28]
 8006e82:	2900      	cmp	r1, #0
 8006e84:	f43f ae58 	beq.w	8006b38 <_strtod_l+0x88>
 8006e88:	dd23      	ble.n	8006ed2 <_strtod_l+0x422>
 8006e8a:	2916      	cmp	r1, #22
 8006e8c:	dc0b      	bgt.n	8006ea6 <_strtod_l+0x3f6>
 8006e8e:	4b67      	ldr	r3, [pc, #412]	; (800702c <_strtod_l+0x57c>)
 8006e90:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006e94:	ed93 7b00 	vldr	d7, [r3]
 8006e98:	ec49 8b16 	vmov	d6, r8, r9
 8006e9c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006ea0:	ec59 8b17 	vmov	r8, r9, d7
 8006ea4:	e648      	b.n	8006b38 <_strtod_l+0x88>
 8006ea6:	9807      	ldr	r0, [sp, #28]
 8006ea8:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8006eac:	4281      	cmp	r1, r0
 8006eae:	db1e      	blt.n	8006eee <_strtod_l+0x43e>
 8006eb0:	4a5e      	ldr	r2, [pc, #376]	; (800702c <_strtod_l+0x57c>)
 8006eb2:	f1c3 030f 	rsb	r3, r3, #15
 8006eb6:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8006eba:	ed91 7b00 	vldr	d7, [r1]
 8006ebe:	ec49 8b16 	vmov	d6, r8, r9
 8006ec2:	1ac3      	subs	r3, r0, r3
 8006ec4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8006ec8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006ecc:	ed92 6b00 	vldr	d6, [r2]
 8006ed0:	e7e4      	b.n	8006e9c <_strtod_l+0x3ec>
 8006ed2:	9907      	ldr	r1, [sp, #28]
 8006ed4:	3116      	adds	r1, #22
 8006ed6:	db0a      	blt.n	8006eee <_strtod_l+0x43e>
 8006ed8:	4b54      	ldr	r3, [pc, #336]	; (800702c <_strtod_l+0x57c>)
 8006eda:	1b7d      	subs	r5, r7, r5
 8006edc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006ee0:	ed95 7b00 	vldr	d7, [r5]
 8006ee4:	ec49 8b16 	vmov	d6, r8, r9
 8006ee8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006eec:	e7d8      	b.n	8006ea0 <_strtod_l+0x3f0>
 8006eee:	9907      	ldr	r1, [sp, #28]
 8006ef0:	1a9a      	subs	r2, r3, r2
 8006ef2:	440a      	add	r2, r1
 8006ef4:	2a00      	cmp	r2, #0
 8006ef6:	dd6f      	ble.n	8006fd8 <_strtod_l+0x528>
 8006ef8:	f012 000f 	ands.w	r0, r2, #15
 8006efc:	d00a      	beq.n	8006f14 <_strtod_l+0x464>
 8006efe:	494b      	ldr	r1, [pc, #300]	; (800702c <_strtod_l+0x57c>)
 8006f00:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006f04:	ed91 7b00 	vldr	d7, [r1]
 8006f08:	ec49 8b16 	vmov	d6, r8, r9
 8006f0c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006f10:	ec59 8b17 	vmov	r8, r9, d7
 8006f14:	f032 020f 	bics.w	r2, r2, #15
 8006f18:	d04f      	beq.n	8006fba <_strtod_l+0x50a>
 8006f1a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8006f1e:	dd22      	ble.n	8006f66 <_strtod_l+0x4b6>
 8006f20:	2500      	movs	r5, #0
 8006f22:	462e      	mov	r6, r5
 8006f24:	9506      	str	r5, [sp, #24]
 8006f26:	462f      	mov	r7, r5
 8006f28:	2322      	movs	r3, #34	; 0x22
 8006f2a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8007038 <_strtod_l+0x588>
 8006f2e:	6023      	str	r3, [r4, #0]
 8006f30:	f04f 0800 	mov.w	r8, #0
 8006f34:	9b06      	ldr	r3, [sp, #24]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	f43f adfe 	beq.w	8006b38 <_strtod_l+0x88>
 8006f3c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006f3e:	4620      	mov	r0, r4
 8006f40:	f001 fdcc 	bl	8008adc <_Bfree>
 8006f44:	4639      	mov	r1, r7
 8006f46:	4620      	mov	r0, r4
 8006f48:	f001 fdc8 	bl	8008adc <_Bfree>
 8006f4c:	4631      	mov	r1, r6
 8006f4e:	4620      	mov	r0, r4
 8006f50:	f001 fdc4 	bl	8008adc <_Bfree>
 8006f54:	9906      	ldr	r1, [sp, #24]
 8006f56:	4620      	mov	r0, r4
 8006f58:	f001 fdc0 	bl	8008adc <_Bfree>
 8006f5c:	4629      	mov	r1, r5
 8006f5e:	4620      	mov	r0, r4
 8006f60:	f001 fdbc 	bl	8008adc <_Bfree>
 8006f64:	e5e8      	b.n	8006b38 <_strtod_l+0x88>
 8006f66:	2000      	movs	r0, #0
 8006f68:	ec49 8b17 	vmov	d7, r8, r9
 8006f6c:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8007030 <_strtod_l+0x580>
 8006f70:	1112      	asrs	r2, r2, #4
 8006f72:	4601      	mov	r1, r0
 8006f74:	2a01      	cmp	r2, #1
 8006f76:	dc23      	bgt.n	8006fc0 <_strtod_l+0x510>
 8006f78:	b108      	cbz	r0, 8006f7e <_strtod_l+0x4ce>
 8006f7a:	ec59 8b17 	vmov	r8, r9, d7
 8006f7e:	4a2c      	ldr	r2, [pc, #176]	; (8007030 <_strtod_l+0x580>)
 8006f80:	482c      	ldr	r0, [pc, #176]	; (8007034 <_strtod_l+0x584>)
 8006f82:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006f86:	ed92 7b00 	vldr	d7, [r2]
 8006f8a:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006f8e:	ec49 8b16 	vmov	d6, r8, r9
 8006f92:	4a29      	ldr	r2, [pc, #164]	; (8007038 <_strtod_l+0x588>)
 8006f94:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006f98:	ee17 1a90 	vmov	r1, s15
 8006f9c:	400a      	ands	r2, r1
 8006f9e:	4282      	cmp	r2, r0
 8006fa0:	ec59 8b17 	vmov	r8, r9, d7
 8006fa4:	d8bc      	bhi.n	8006f20 <_strtod_l+0x470>
 8006fa6:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8006faa:	4282      	cmp	r2, r0
 8006fac:	bf86      	itte	hi
 8006fae:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800703c <_strtod_l+0x58c>
 8006fb2:	f04f 38ff 	movhi.w	r8, #4294967295
 8006fb6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8006fba:	2200      	movs	r2, #0
 8006fbc:	9204      	str	r2, [sp, #16]
 8006fbe:	e078      	b.n	80070b2 <_strtod_l+0x602>
 8006fc0:	07d6      	lsls	r6, r2, #31
 8006fc2:	d504      	bpl.n	8006fce <_strtod_l+0x51e>
 8006fc4:	ed9c 6b00 	vldr	d6, [ip]
 8006fc8:	2001      	movs	r0, #1
 8006fca:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006fce:	3101      	adds	r1, #1
 8006fd0:	1052      	asrs	r2, r2, #1
 8006fd2:	f10c 0c08 	add.w	ip, ip, #8
 8006fd6:	e7cd      	b.n	8006f74 <_strtod_l+0x4c4>
 8006fd8:	d0ef      	beq.n	8006fba <_strtod_l+0x50a>
 8006fda:	4252      	negs	r2, r2
 8006fdc:	f012 000f 	ands.w	r0, r2, #15
 8006fe0:	d00a      	beq.n	8006ff8 <_strtod_l+0x548>
 8006fe2:	4912      	ldr	r1, [pc, #72]	; (800702c <_strtod_l+0x57c>)
 8006fe4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006fe8:	ed91 7b00 	vldr	d7, [r1]
 8006fec:	ec49 8b16 	vmov	d6, r8, r9
 8006ff0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006ff4:	ec59 8b17 	vmov	r8, r9, d7
 8006ff8:	1112      	asrs	r2, r2, #4
 8006ffa:	d0de      	beq.n	8006fba <_strtod_l+0x50a>
 8006ffc:	2a1f      	cmp	r2, #31
 8006ffe:	dd1f      	ble.n	8007040 <_strtod_l+0x590>
 8007000:	2500      	movs	r5, #0
 8007002:	462e      	mov	r6, r5
 8007004:	9506      	str	r5, [sp, #24]
 8007006:	462f      	mov	r7, r5
 8007008:	2322      	movs	r3, #34	; 0x22
 800700a:	f04f 0800 	mov.w	r8, #0
 800700e:	f04f 0900 	mov.w	r9, #0
 8007012:	6023      	str	r3, [r4, #0]
 8007014:	e78e      	b.n	8006f34 <_strtod_l+0x484>
 8007016:	bf00      	nop
 8007018:	0802ff5d 	.word	0x0802ff5d
 800701c:	0802ffa0 	.word	0x0802ffa0
 8007020:	0802ff55 	.word	0x0802ff55
 8007024:	080300e4 	.word	0x080300e4
 8007028:	08030390 	.word	0x08030390
 800702c:	08030270 	.word	0x08030270
 8007030:	08030248 	.word	0x08030248
 8007034:	7ca00000 	.word	0x7ca00000
 8007038:	7ff00000 	.word	0x7ff00000
 800703c:	7fefffff 	.word	0x7fefffff
 8007040:	f012 0110 	ands.w	r1, r2, #16
 8007044:	bf18      	it	ne
 8007046:	216a      	movne	r1, #106	; 0x6a
 8007048:	9104      	str	r1, [sp, #16]
 800704a:	ec49 8b17 	vmov	d7, r8, r9
 800704e:	49be      	ldr	r1, [pc, #760]	; (8007348 <_strtod_l+0x898>)
 8007050:	2000      	movs	r0, #0
 8007052:	07d6      	lsls	r6, r2, #31
 8007054:	d504      	bpl.n	8007060 <_strtod_l+0x5b0>
 8007056:	ed91 6b00 	vldr	d6, [r1]
 800705a:	2001      	movs	r0, #1
 800705c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007060:	1052      	asrs	r2, r2, #1
 8007062:	f101 0108 	add.w	r1, r1, #8
 8007066:	d1f4      	bne.n	8007052 <_strtod_l+0x5a2>
 8007068:	b108      	cbz	r0, 800706e <_strtod_l+0x5be>
 800706a:	ec59 8b17 	vmov	r8, r9, d7
 800706e:	9a04      	ldr	r2, [sp, #16]
 8007070:	b1c2      	cbz	r2, 80070a4 <_strtod_l+0x5f4>
 8007072:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8007076:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800707a:	2a00      	cmp	r2, #0
 800707c:	4648      	mov	r0, r9
 800707e:	dd11      	ble.n	80070a4 <_strtod_l+0x5f4>
 8007080:	2a1f      	cmp	r2, #31
 8007082:	f340 812e 	ble.w	80072e2 <_strtod_l+0x832>
 8007086:	2a34      	cmp	r2, #52	; 0x34
 8007088:	bfde      	ittt	le
 800708a:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800708e:	f04f 32ff 	movle.w	r2, #4294967295
 8007092:	fa02 f101 	lslle.w	r1, r2, r1
 8007096:	f04f 0800 	mov.w	r8, #0
 800709a:	bfcc      	ite	gt
 800709c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80070a0:	ea01 0900 	andle.w	r9, r1, r0
 80070a4:	ec49 8b17 	vmov	d7, r8, r9
 80070a8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80070ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070b0:	d0a6      	beq.n	8007000 <_strtod_l+0x550>
 80070b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070b4:	9200      	str	r2, [sp, #0]
 80070b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80070b8:	9a06      	ldr	r2, [sp, #24]
 80070ba:	4620      	mov	r0, r4
 80070bc:	f001 fd76 	bl	8008bac <__s2b>
 80070c0:	9006      	str	r0, [sp, #24]
 80070c2:	2800      	cmp	r0, #0
 80070c4:	f43f af2c 	beq.w	8006f20 <_strtod_l+0x470>
 80070c8:	9b07      	ldr	r3, [sp, #28]
 80070ca:	1b7d      	subs	r5, r7, r5
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	bfb4      	ite	lt
 80070d0:	462b      	movlt	r3, r5
 80070d2:	2300      	movge	r3, #0
 80070d4:	9309      	str	r3, [sp, #36]	; 0x24
 80070d6:	9b07      	ldr	r3, [sp, #28]
 80070d8:	ed9f 9b93 	vldr	d9, [pc, #588]	; 8007328 <_strtod_l+0x878>
 80070dc:	ed9f ab94 	vldr	d10, [pc, #592]	; 8007330 <_strtod_l+0x880>
 80070e0:	ed9f bb95 	vldr	d11, [pc, #596]	; 8007338 <_strtod_l+0x888>
 80070e4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80070e8:	2500      	movs	r5, #0
 80070ea:	930c      	str	r3, [sp, #48]	; 0x30
 80070ec:	462e      	mov	r6, r5
 80070ee:	9b06      	ldr	r3, [sp, #24]
 80070f0:	4620      	mov	r0, r4
 80070f2:	6859      	ldr	r1, [r3, #4]
 80070f4:	f001 fcb2 	bl	8008a5c <_Balloc>
 80070f8:	4607      	mov	r7, r0
 80070fa:	2800      	cmp	r0, #0
 80070fc:	f43f af14 	beq.w	8006f28 <_strtod_l+0x478>
 8007100:	9b06      	ldr	r3, [sp, #24]
 8007102:	691a      	ldr	r2, [r3, #16]
 8007104:	3202      	adds	r2, #2
 8007106:	f103 010c 	add.w	r1, r3, #12
 800710a:	0092      	lsls	r2, r2, #2
 800710c:	300c      	adds	r0, #12
 800710e:	f001 fc97 	bl	8008a40 <memcpy>
 8007112:	ec49 8b10 	vmov	d0, r8, r9
 8007116:	aa14      	add	r2, sp, #80	; 0x50
 8007118:	a913      	add	r1, sp, #76	; 0x4c
 800711a:	4620      	mov	r0, r4
 800711c:	f002 f88c 	bl	8009238 <__d2b>
 8007120:	ec49 8b18 	vmov	d8, r8, r9
 8007124:	9012      	str	r0, [sp, #72]	; 0x48
 8007126:	2800      	cmp	r0, #0
 8007128:	f43f aefe 	beq.w	8006f28 <_strtod_l+0x478>
 800712c:	2101      	movs	r1, #1
 800712e:	4620      	mov	r0, r4
 8007130:	f001 fdd6 	bl	8008ce0 <__i2b>
 8007134:	4606      	mov	r6, r0
 8007136:	2800      	cmp	r0, #0
 8007138:	f43f aef6 	beq.w	8006f28 <_strtod_l+0x478>
 800713c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800713e:	9914      	ldr	r1, [sp, #80]	; 0x50
 8007140:	2b00      	cmp	r3, #0
 8007142:	bfab      	itete	ge
 8007144:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8007146:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8007148:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 800714c:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8007150:	bfac      	ite	ge
 8007152:	eb03 0b02 	addge.w	fp, r3, r2
 8007156:	eba2 0a03 	sublt.w	sl, r2, r3
 800715a:	9a04      	ldr	r2, [sp, #16]
 800715c:	1a9b      	subs	r3, r3, r2
 800715e:	440b      	add	r3, r1
 8007160:	4a7a      	ldr	r2, [pc, #488]	; (800734c <_strtod_l+0x89c>)
 8007162:	3b01      	subs	r3, #1
 8007164:	4293      	cmp	r3, r2
 8007166:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800716a:	f280 80cd 	bge.w	8007308 <_strtod_l+0x858>
 800716e:	1ad2      	subs	r2, r2, r3
 8007170:	2a1f      	cmp	r2, #31
 8007172:	eba1 0102 	sub.w	r1, r1, r2
 8007176:	f04f 0001 	mov.w	r0, #1
 800717a:	f300 80b9 	bgt.w	80072f0 <_strtod_l+0x840>
 800717e:	fa00 f302 	lsl.w	r3, r0, r2
 8007182:	930b      	str	r3, [sp, #44]	; 0x2c
 8007184:	2300      	movs	r3, #0
 8007186:	930a      	str	r3, [sp, #40]	; 0x28
 8007188:	eb0b 0301 	add.w	r3, fp, r1
 800718c:	9a04      	ldr	r2, [sp, #16]
 800718e:	459b      	cmp	fp, r3
 8007190:	448a      	add	sl, r1
 8007192:	4492      	add	sl, r2
 8007194:	465a      	mov	r2, fp
 8007196:	bfa8      	it	ge
 8007198:	461a      	movge	r2, r3
 800719a:	4552      	cmp	r2, sl
 800719c:	bfa8      	it	ge
 800719e:	4652      	movge	r2, sl
 80071a0:	2a00      	cmp	r2, #0
 80071a2:	bfc2      	ittt	gt
 80071a4:	1a9b      	subgt	r3, r3, r2
 80071a6:	ebaa 0a02 	subgt.w	sl, sl, r2
 80071aa:	ebab 0b02 	subgt.w	fp, fp, r2
 80071ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071b0:	2a00      	cmp	r2, #0
 80071b2:	dd18      	ble.n	80071e6 <_strtod_l+0x736>
 80071b4:	4631      	mov	r1, r6
 80071b6:	4620      	mov	r0, r4
 80071b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80071ba:	f001 fe51 	bl	8008e60 <__pow5mult>
 80071be:	4606      	mov	r6, r0
 80071c0:	2800      	cmp	r0, #0
 80071c2:	f43f aeb1 	beq.w	8006f28 <_strtod_l+0x478>
 80071c6:	4601      	mov	r1, r0
 80071c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80071ca:	4620      	mov	r0, r4
 80071cc:	f001 fd9e 	bl	8008d0c <__multiply>
 80071d0:	900e      	str	r0, [sp, #56]	; 0x38
 80071d2:	2800      	cmp	r0, #0
 80071d4:	f43f aea8 	beq.w	8006f28 <_strtod_l+0x478>
 80071d8:	9912      	ldr	r1, [sp, #72]	; 0x48
 80071da:	4620      	mov	r0, r4
 80071dc:	f001 fc7e 	bl	8008adc <_Bfree>
 80071e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80071e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80071e4:	9212      	str	r2, [sp, #72]	; 0x48
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f300 8093 	bgt.w	8007312 <_strtod_l+0x862>
 80071ec:	9b07      	ldr	r3, [sp, #28]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	dd08      	ble.n	8007204 <_strtod_l+0x754>
 80071f2:	4639      	mov	r1, r7
 80071f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80071f6:	4620      	mov	r0, r4
 80071f8:	f001 fe32 	bl	8008e60 <__pow5mult>
 80071fc:	4607      	mov	r7, r0
 80071fe:	2800      	cmp	r0, #0
 8007200:	f43f ae92 	beq.w	8006f28 <_strtod_l+0x478>
 8007204:	f1ba 0f00 	cmp.w	sl, #0
 8007208:	dd08      	ble.n	800721c <_strtod_l+0x76c>
 800720a:	4639      	mov	r1, r7
 800720c:	4652      	mov	r2, sl
 800720e:	4620      	mov	r0, r4
 8007210:	f001 fe80 	bl	8008f14 <__lshift>
 8007214:	4607      	mov	r7, r0
 8007216:	2800      	cmp	r0, #0
 8007218:	f43f ae86 	beq.w	8006f28 <_strtod_l+0x478>
 800721c:	f1bb 0f00 	cmp.w	fp, #0
 8007220:	dd08      	ble.n	8007234 <_strtod_l+0x784>
 8007222:	4631      	mov	r1, r6
 8007224:	465a      	mov	r2, fp
 8007226:	4620      	mov	r0, r4
 8007228:	f001 fe74 	bl	8008f14 <__lshift>
 800722c:	4606      	mov	r6, r0
 800722e:	2800      	cmp	r0, #0
 8007230:	f43f ae7a 	beq.w	8006f28 <_strtod_l+0x478>
 8007234:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007236:	463a      	mov	r2, r7
 8007238:	4620      	mov	r0, r4
 800723a:	f001 fef7 	bl	800902c <__mdiff>
 800723e:	4605      	mov	r5, r0
 8007240:	2800      	cmp	r0, #0
 8007242:	f43f ae71 	beq.w	8006f28 <_strtod_l+0x478>
 8007246:	2300      	movs	r3, #0
 8007248:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800724c:	60c3      	str	r3, [r0, #12]
 800724e:	4631      	mov	r1, r6
 8007250:	f001 fed0 	bl	8008ff4 <__mcmp>
 8007254:	2800      	cmp	r0, #0
 8007256:	da7d      	bge.n	8007354 <_strtod_l+0x8a4>
 8007258:	ea5a 0308 	orrs.w	r3, sl, r8
 800725c:	f040 80a3 	bne.w	80073a6 <_strtod_l+0x8f6>
 8007260:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007264:	2b00      	cmp	r3, #0
 8007266:	f040 809e 	bne.w	80073a6 <_strtod_l+0x8f6>
 800726a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800726e:	0d1b      	lsrs	r3, r3, #20
 8007270:	051b      	lsls	r3, r3, #20
 8007272:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007276:	f240 8096 	bls.w	80073a6 <_strtod_l+0x8f6>
 800727a:	696b      	ldr	r3, [r5, #20]
 800727c:	b91b      	cbnz	r3, 8007286 <_strtod_l+0x7d6>
 800727e:	692b      	ldr	r3, [r5, #16]
 8007280:	2b01      	cmp	r3, #1
 8007282:	f340 8090 	ble.w	80073a6 <_strtod_l+0x8f6>
 8007286:	4629      	mov	r1, r5
 8007288:	2201      	movs	r2, #1
 800728a:	4620      	mov	r0, r4
 800728c:	f001 fe42 	bl	8008f14 <__lshift>
 8007290:	4631      	mov	r1, r6
 8007292:	4605      	mov	r5, r0
 8007294:	f001 feae 	bl	8008ff4 <__mcmp>
 8007298:	2800      	cmp	r0, #0
 800729a:	f340 8084 	ble.w	80073a6 <_strtod_l+0x8f6>
 800729e:	9904      	ldr	r1, [sp, #16]
 80072a0:	4a2b      	ldr	r2, [pc, #172]	; (8007350 <_strtod_l+0x8a0>)
 80072a2:	464b      	mov	r3, r9
 80072a4:	2900      	cmp	r1, #0
 80072a6:	f000 809d 	beq.w	80073e4 <_strtod_l+0x934>
 80072aa:	ea02 0109 	and.w	r1, r2, r9
 80072ae:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80072b2:	f300 8097 	bgt.w	80073e4 <_strtod_l+0x934>
 80072b6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80072ba:	f77f aea5 	ble.w	8007008 <_strtod_l+0x558>
 80072be:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8007340 <_strtod_l+0x890>
 80072c2:	ec49 8b16 	vmov	d6, r8, r9
 80072c6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80072ca:	ed8d 7b04 	vstr	d7, [sp, #16]
 80072ce:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80072d2:	4313      	orrs	r3, r2
 80072d4:	bf08      	it	eq
 80072d6:	2322      	moveq	r3, #34	; 0x22
 80072d8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80072dc:	bf08      	it	eq
 80072de:	6023      	streq	r3, [r4, #0]
 80072e0:	e62c      	b.n	8006f3c <_strtod_l+0x48c>
 80072e2:	f04f 31ff 	mov.w	r1, #4294967295
 80072e6:	fa01 f202 	lsl.w	r2, r1, r2
 80072ea:	ea02 0808 	and.w	r8, r2, r8
 80072ee:	e6d9      	b.n	80070a4 <_strtod_l+0x5f4>
 80072f0:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80072f4:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80072f8:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 80072fc:	33e2      	adds	r3, #226	; 0xe2
 80072fe:	fa00 f303 	lsl.w	r3, r0, r3
 8007302:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8007306:	e73f      	b.n	8007188 <_strtod_l+0x6d8>
 8007308:	2200      	movs	r2, #0
 800730a:	2301      	movs	r3, #1
 800730c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007310:	e73a      	b.n	8007188 <_strtod_l+0x6d8>
 8007312:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007314:	461a      	mov	r2, r3
 8007316:	4620      	mov	r0, r4
 8007318:	f001 fdfc 	bl	8008f14 <__lshift>
 800731c:	9012      	str	r0, [sp, #72]	; 0x48
 800731e:	2800      	cmp	r0, #0
 8007320:	f47f af64 	bne.w	80071ec <_strtod_l+0x73c>
 8007324:	e600      	b.n	8006f28 <_strtod_l+0x478>
 8007326:	bf00      	nop
 8007328:	94a03595 	.word	0x94a03595
 800732c:	3fcfffff 	.word	0x3fcfffff
 8007330:	94a03595 	.word	0x94a03595
 8007334:	3fdfffff 	.word	0x3fdfffff
 8007338:	35afe535 	.word	0x35afe535
 800733c:	3fe00000 	.word	0x3fe00000
 8007340:	00000000 	.word	0x00000000
 8007344:	39500000 	.word	0x39500000
 8007348:	0802ffb8 	.word	0x0802ffb8
 800734c:	fffffc02 	.word	0xfffffc02
 8007350:	7ff00000 	.word	0x7ff00000
 8007354:	46cb      	mov	fp, r9
 8007356:	d15f      	bne.n	8007418 <_strtod_l+0x968>
 8007358:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800735c:	f1ba 0f00 	cmp.w	sl, #0
 8007360:	d02a      	beq.n	80073b8 <_strtod_l+0x908>
 8007362:	4aa7      	ldr	r2, [pc, #668]	; (8007600 <_strtod_l+0xb50>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d12b      	bne.n	80073c0 <_strtod_l+0x910>
 8007368:	9b04      	ldr	r3, [sp, #16]
 800736a:	4642      	mov	r2, r8
 800736c:	b1fb      	cbz	r3, 80073ae <_strtod_l+0x8fe>
 800736e:	4ba5      	ldr	r3, [pc, #660]	; (8007604 <_strtod_l+0xb54>)
 8007370:	ea09 0303 	and.w	r3, r9, r3
 8007374:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007378:	f04f 31ff 	mov.w	r1, #4294967295
 800737c:	d81a      	bhi.n	80073b4 <_strtod_l+0x904>
 800737e:	0d1b      	lsrs	r3, r3, #20
 8007380:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007384:	fa01 f303 	lsl.w	r3, r1, r3
 8007388:	429a      	cmp	r2, r3
 800738a:	d119      	bne.n	80073c0 <_strtod_l+0x910>
 800738c:	4b9e      	ldr	r3, [pc, #632]	; (8007608 <_strtod_l+0xb58>)
 800738e:	459b      	cmp	fp, r3
 8007390:	d102      	bne.n	8007398 <_strtod_l+0x8e8>
 8007392:	3201      	adds	r2, #1
 8007394:	f43f adc8 	beq.w	8006f28 <_strtod_l+0x478>
 8007398:	4b9a      	ldr	r3, [pc, #616]	; (8007604 <_strtod_l+0xb54>)
 800739a:	ea0b 0303 	and.w	r3, fp, r3
 800739e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80073a2:	f04f 0800 	mov.w	r8, #0
 80073a6:	9b04      	ldr	r3, [sp, #16]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d188      	bne.n	80072be <_strtod_l+0x80e>
 80073ac:	e5c6      	b.n	8006f3c <_strtod_l+0x48c>
 80073ae:	f04f 33ff 	mov.w	r3, #4294967295
 80073b2:	e7e9      	b.n	8007388 <_strtod_l+0x8d8>
 80073b4:	460b      	mov	r3, r1
 80073b6:	e7e7      	b.n	8007388 <_strtod_l+0x8d8>
 80073b8:	ea53 0308 	orrs.w	r3, r3, r8
 80073bc:	f43f af6f 	beq.w	800729e <_strtod_l+0x7ee>
 80073c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073c2:	b1cb      	cbz	r3, 80073f8 <_strtod_l+0x948>
 80073c4:	ea13 0f0b 	tst.w	r3, fp
 80073c8:	d0ed      	beq.n	80073a6 <_strtod_l+0x8f6>
 80073ca:	9a04      	ldr	r2, [sp, #16]
 80073cc:	4640      	mov	r0, r8
 80073ce:	4649      	mov	r1, r9
 80073d0:	f1ba 0f00 	cmp.w	sl, #0
 80073d4:	d014      	beq.n	8007400 <_strtod_l+0x950>
 80073d6:	f7ff fb51 	bl	8006a7c <sulp>
 80073da:	ee38 7b00 	vadd.f64	d7, d8, d0
 80073de:	ec59 8b17 	vmov	r8, r9, d7
 80073e2:	e7e0      	b.n	80073a6 <_strtod_l+0x8f6>
 80073e4:	4013      	ands	r3, r2
 80073e6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80073ea:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80073ee:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80073f2:	f04f 38ff 	mov.w	r8, #4294967295
 80073f6:	e7d6      	b.n	80073a6 <_strtod_l+0x8f6>
 80073f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073fa:	ea13 0f08 	tst.w	r3, r8
 80073fe:	e7e3      	b.n	80073c8 <_strtod_l+0x918>
 8007400:	f7ff fb3c 	bl	8006a7c <sulp>
 8007404:	ee38 0b40 	vsub.f64	d0, d8, d0
 8007408:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800740c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007410:	ec59 8b10 	vmov	r8, r9, d0
 8007414:	d1c7      	bne.n	80073a6 <_strtod_l+0x8f6>
 8007416:	e5f7      	b.n	8007008 <_strtod_l+0x558>
 8007418:	4631      	mov	r1, r6
 800741a:	4628      	mov	r0, r5
 800741c:	f001 ff68 	bl	80092f0 <__ratio>
 8007420:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8007424:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800742c:	d865      	bhi.n	80074fa <_strtod_l+0xa4a>
 800742e:	f1ba 0f00 	cmp.w	sl, #0
 8007432:	d042      	beq.n	80074ba <_strtod_l+0xa0a>
 8007434:	4b75      	ldr	r3, [pc, #468]	; (800760c <_strtod_l+0xb5c>)
 8007436:	2200      	movs	r2, #0
 8007438:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800743c:	4871      	ldr	r0, [pc, #452]	; (8007604 <_strtod_l+0xb54>)
 800743e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8007618 <_strtod_l+0xb68>
 8007442:	ea0b 0100 	and.w	r1, fp, r0
 8007446:	4561      	cmp	r1, ip
 8007448:	f040 808e 	bne.w	8007568 <_strtod_l+0xab8>
 800744c:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8007450:	ec49 8b10 	vmov	d0, r8, r9
 8007454:	ec43 2b1c 	vmov	d12, r2, r3
 8007458:	910a      	str	r1, [sp, #40]	; 0x28
 800745a:	f001 fe71 	bl	8009140 <__ulp>
 800745e:	ec49 8b1e 	vmov	d14, r8, r9
 8007462:	4868      	ldr	r0, [pc, #416]	; (8007604 <_strtod_l+0xb54>)
 8007464:	eeac eb00 	vfma.f64	d14, d12, d0
 8007468:	ee1e 3a90 	vmov	r3, s29
 800746c:	4a68      	ldr	r2, [pc, #416]	; (8007610 <_strtod_l+0xb60>)
 800746e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007470:	4018      	ands	r0, r3
 8007472:	4290      	cmp	r0, r2
 8007474:	ec59 8b1e 	vmov	r8, r9, d14
 8007478:	d94e      	bls.n	8007518 <_strtod_l+0xa68>
 800747a:	ee18 3a90 	vmov	r3, s17
 800747e:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007482:	4293      	cmp	r3, r2
 8007484:	d104      	bne.n	8007490 <_strtod_l+0x9e0>
 8007486:	ee18 3a10 	vmov	r3, s16
 800748a:	3301      	adds	r3, #1
 800748c:	f43f ad4c 	beq.w	8006f28 <_strtod_l+0x478>
 8007490:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8007608 <_strtod_l+0xb58>
 8007494:	f04f 38ff 	mov.w	r8, #4294967295
 8007498:	9912      	ldr	r1, [sp, #72]	; 0x48
 800749a:	4620      	mov	r0, r4
 800749c:	f001 fb1e 	bl	8008adc <_Bfree>
 80074a0:	4639      	mov	r1, r7
 80074a2:	4620      	mov	r0, r4
 80074a4:	f001 fb1a 	bl	8008adc <_Bfree>
 80074a8:	4631      	mov	r1, r6
 80074aa:	4620      	mov	r0, r4
 80074ac:	f001 fb16 	bl	8008adc <_Bfree>
 80074b0:	4629      	mov	r1, r5
 80074b2:	4620      	mov	r0, r4
 80074b4:	f001 fb12 	bl	8008adc <_Bfree>
 80074b8:	e619      	b.n	80070ee <_strtod_l+0x63e>
 80074ba:	f1b8 0f00 	cmp.w	r8, #0
 80074be:	d112      	bne.n	80074e6 <_strtod_l+0xa36>
 80074c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80074c4:	b9b3      	cbnz	r3, 80074f4 <_strtod_l+0xa44>
 80074c6:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 80074ca:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80074ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074d2:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80074d6:	bf58      	it	pl
 80074d8:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 80074dc:	eeb1 7b4d 	vneg.f64	d7, d13
 80074e0:	ec53 2b17 	vmov	r2, r3, d7
 80074e4:	e7aa      	b.n	800743c <_strtod_l+0x98c>
 80074e6:	f1b8 0f01 	cmp.w	r8, #1
 80074ea:	d103      	bne.n	80074f4 <_strtod_l+0xa44>
 80074ec:	f1b9 0f00 	cmp.w	r9, #0
 80074f0:	f43f ad8a 	beq.w	8007008 <_strtod_l+0x558>
 80074f4:	4b47      	ldr	r3, [pc, #284]	; (8007614 <_strtod_l+0xb64>)
 80074f6:	2200      	movs	r2, #0
 80074f8:	e79e      	b.n	8007438 <_strtod_l+0x988>
 80074fa:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80074fe:	ee20 db0d 	vmul.f64	d13, d0, d13
 8007502:	f1ba 0f00 	cmp.w	sl, #0
 8007506:	d104      	bne.n	8007512 <_strtod_l+0xa62>
 8007508:	eeb1 7b4d 	vneg.f64	d7, d13
 800750c:	ec53 2b17 	vmov	r2, r3, d7
 8007510:	e794      	b.n	800743c <_strtod_l+0x98c>
 8007512:	eeb0 7b4d 	vmov.f64	d7, d13
 8007516:	e7f9      	b.n	800750c <_strtod_l+0xa5c>
 8007518:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800751c:	9b04      	ldr	r3, [sp, #16]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d1ba      	bne.n	8007498 <_strtod_l+0x9e8>
 8007522:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007526:	0d1b      	lsrs	r3, r3, #20
 8007528:	051b      	lsls	r3, r3, #20
 800752a:	4299      	cmp	r1, r3
 800752c:	d1b4      	bne.n	8007498 <_strtod_l+0x9e8>
 800752e:	ec51 0b1d 	vmov	r0, r1, d13
 8007532:	f7f9 f8b1 	bl	8000698 <__aeabi_d2lz>
 8007536:	f7f9 f869 	bl	800060c <__aeabi_l2d>
 800753a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800753e:	ec41 0b17 	vmov	d7, r0, r1
 8007542:	ea43 0308 	orr.w	r3, r3, r8
 8007546:	ea53 030a 	orrs.w	r3, r3, sl
 800754a:	ee3d db47 	vsub.f64	d13, d13, d7
 800754e:	d03c      	beq.n	80075ca <_strtod_l+0xb1a>
 8007550:	eeb4 dbca 	vcmpe.f64	d13, d10
 8007554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007558:	f53f acf0 	bmi.w	8006f3c <_strtod_l+0x48c>
 800755c:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8007560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007564:	dd98      	ble.n	8007498 <_strtod_l+0x9e8>
 8007566:	e4e9      	b.n	8006f3c <_strtod_l+0x48c>
 8007568:	9804      	ldr	r0, [sp, #16]
 800756a:	b1f0      	cbz	r0, 80075aa <_strtod_l+0xafa>
 800756c:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8007570:	d81b      	bhi.n	80075aa <_strtod_l+0xafa>
 8007572:	ed9f 7b21 	vldr	d7, [pc, #132]	; 80075f8 <_strtod_l+0xb48>
 8007576:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800757a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800757e:	d811      	bhi.n	80075a4 <_strtod_l+0xaf4>
 8007580:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8007584:	ee1d 3a10 	vmov	r3, s26
 8007588:	2b01      	cmp	r3, #1
 800758a:	bf38      	it	cc
 800758c:	2301      	movcc	r3, #1
 800758e:	ee0d 3a10 	vmov	s26, r3
 8007592:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8007596:	f1ba 0f00 	cmp.w	sl, #0
 800759a:	d113      	bne.n	80075c4 <_strtod_l+0xb14>
 800759c:	eeb1 7b4d 	vneg.f64	d7, d13
 80075a0:	ec53 2b17 	vmov	r2, r3, d7
 80075a4:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 80075a8:	1a43      	subs	r3, r0, r1
 80075aa:	eeb0 0b48 	vmov.f64	d0, d8
 80075ae:	ec43 2b1c 	vmov	d12, r2, r3
 80075b2:	910a      	str	r1, [sp, #40]	; 0x28
 80075b4:	f001 fdc4 	bl	8009140 <__ulp>
 80075b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80075ba:	eeac 8b00 	vfma.f64	d8, d12, d0
 80075be:	ec59 8b18 	vmov	r8, r9, d8
 80075c2:	e7ab      	b.n	800751c <_strtod_l+0xa6c>
 80075c4:	eeb0 7b4d 	vmov.f64	d7, d13
 80075c8:	e7ea      	b.n	80075a0 <_strtod_l+0xaf0>
 80075ca:	eeb4 dbc9 	vcmpe.f64	d13, d9
 80075ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075d2:	f57f af61 	bpl.w	8007498 <_strtod_l+0x9e8>
 80075d6:	e4b1      	b.n	8006f3c <_strtod_l+0x48c>
 80075d8:	2300      	movs	r3, #0
 80075da:	9308      	str	r3, [sp, #32]
 80075dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80075de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80075e0:	6013      	str	r3, [r2, #0]
 80075e2:	f7ff baad 	b.w	8006b40 <_strtod_l+0x90>
 80075e6:	2a65      	cmp	r2, #101	; 0x65
 80075e8:	f43f ab9f 	beq.w	8006d2a <_strtod_l+0x27a>
 80075ec:	2a45      	cmp	r2, #69	; 0x45
 80075ee:	f43f ab9c 	beq.w	8006d2a <_strtod_l+0x27a>
 80075f2:	2101      	movs	r1, #1
 80075f4:	f7ff bbd4 	b.w	8006da0 <_strtod_l+0x2f0>
 80075f8:	ffc00000 	.word	0xffc00000
 80075fc:	41dfffff 	.word	0x41dfffff
 8007600:	000fffff 	.word	0x000fffff
 8007604:	7ff00000 	.word	0x7ff00000
 8007608:	7fefffff 	.word	0x7fefffff
 800760c:	3ff00000 	.word	0x3ff00000
 8007610:	7c9fffff 	.word	0x7c9fffff
 8007614:	bff00000 	.word	0xbff00000
 8007618:	7fe00000 	.word	0x7fe00000

0800761c <_strtod_r>:
 800761c:	4b01      	ldr	r3, [pc, #4]	; (8007624 <_strtod_r+0x8>)
 800761e:	f7ff ba47 	b.w	8006ab0 <_strtod_l>
 8007622:	bf00      	nop
 8007624:	20000080 	.word	0x20000080

08007628 <_strtol_l.constprop.0>:
 8007628:	2b01      	cmp	r3, #1
 800762a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800762e:	d001      	beq.n	8007634 <_strtol_l.constprop.0+0xc>
 8007630:	2b24      	cmp	r3, #36	; 0x24
 8007632:	d906      	bls.n	8007642 <_strtol_l.constprop.0+0x1a>
 8007634:	f7fe fb82 	bl	8005d3c <__errno>
 8007638:	2316      	movs	r3, #22
 800763a:	6003      	str	r3, [r0, #0]
 800763c:	2000      	movs	r0, #0
 800763e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007642:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007728 <_strtol_l.constprop.0+0x100>
 8007646:	460d      	mov	r5, r1
 8007648:	462e      	mov	r6, r5
 800764a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800764e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007652:	f017 0708 	ands.w	r7, r7, #8
 8007656:	d1f7      	bne.n	8007648 <_strtol_l.constprop.0+0x20>
 8007658:	2c2d      	cmp	r4, #45	; 0x2d
 800765a:	d132      	bne.n	80076c2 <_strtol_l.constprop.0+0x9a>
 800765c:	782c      	ldrb	r4, [r5, #0]
 800765e:	2701      	movs	r7, #1
 8007660:	1cb5      	adds	r5, r6, #2
 8007662:	2b00      	cmp	r3, #0
 8007664:	d05b      	beq.n	800771e <_strtol_l.constprop.0+0xf6>
 8007666:	2b10      	cmp	r3, #16
 8007668:	d109      	bne.n	800767e <_strtol_l.constprop.0+0x56>
 800766a:	2c30      	cmp	r4, #48	; 0x30
 800766c:	d107      	bne.n	800767e <_strtol_l.constprop.0+0x56>
 800766e:	782c      	ldrb	r4, [r5, #0]
 8007670:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007674:	2c58      	cmp	r4, #88	; 0x58
 8007676:	d14d      	bne.n	8007714 <_strtol_l.constprop.0+0xec>
 8007678:	786c      	ldrb	r4, [r5, #1]
 800767a:	2310      	movs	r3, #16
 800767c:	3502      	adds	r5, #2
 800767e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007682:	f108 38ff 	add.w	r8, r8, #4294967295
 8007686:	f04f 0c00 	mov.w	ip, #0
 800768a:	fbb8 f9f3 	udiv	r9, r8, r3
 800768e:	4666      	mov	r6, ip
 8007690:	fb03 8a19 	mls	sl, r3, r9, r8
 8007694:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007698:	f1be 0f09 	cmp.w	lr, #9
 800769c:	d816      	bhi.n	80076cc <_strtol_l.constprop.0+0xa4>
 800769e:	4674      	mov	r4, lr
 80076a0:	42a3      	cmp	r3, r4
 80076a2:	dd24      	ble.n	80076ee <_strtol_l.constprop.0+0xc6>
 80076a4:	f1bc 0f00 	cmp.w	ip, #0
 80076a8:	db1e      	blt.n	80076e8 <_strtol_l.constprop.0+0xc0>
 80076aa:	45b1      	cmp	r9, r6
 80076ac:	d31c      	bcc.n	80076e8 <_strtol_l.constprop.0+0xc0>
 80076ae:	d101      	bne.n	80076b4 <_strtol_l.constprop.0+0x8c>
 80076b0:	45a2      	cmp	sl, r4
 80076b2:	db19      	blt.n	80076e8 <_strtol_l.constprop.0+0xc0>
 80076b4:	fb06 4603 	mla	r6, r6, r3, r4
 80076b8:	f04f 0c01 	mov.w	ip, #1
 80076bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076c0:	e7e8      	b.n	8007694 <_strtol_l.constprop.0+0x6c>
 80076c2:	2c2b      	cmp	r4, #43	; 0x2b
 80076c4:	bf04      	itt	eq
 80076c6:	782c      	ldrbeq	r4, [r5, #0]
 80076c8:	1cb5      	addeq	r5, r6, #2
 80076ca:	e7ca      	b.n	8007662 <_strtol_l.constprop.0+0x3a>
 80076cc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80076d0:	f1be 0f19 	cmp.w	lr, #25
 80076d4:	d801      	bhi.n	80076da <_strtol_l.constprop.0+0xb2>
 80076d6:	3c37      	subs	r4, #55	; 0x37
 80076d8:	e7e2      	b.n	80076a0 <_strtol_l.constprop.0+0x78>
 80076da:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80076de:	f1be 0f19 	cmp.w	lr, #25
 80076e2:	d804      	bhi.n	80076ee <_strtol_l.constprop.0+0xc6>
 80076e4:	3c57      	subs	r4, #87	; 0x57
 80076e6:	e7db      	b.n	80076a0 <_strtol_l.constprop.0+0x78>
 80076e8:	f04f 3cff 	mov.w	ip, #4294967295
 80076ec:	e7e6      	b.n	80076bc <_strtol_l.constprop.0+0x94>
 80076ee:	f1bc 0f00 	cmp.w	ip, #0
 80076f2:	da05      	bge.n	8007700 <_strtol_l.constprop.0+0xd8>
 80076f4:	2322      	movs	r3, #34	; 0x22
 80076f6:	6003      	str	r3, [r0, #0]
 80076f8:	4646      	mov	r6, r8
 80076fa:	b942      	cbnz	r2, 800770e <_strtol_l.constprop.0+0xe6>
 80076fc:	4630      	mov	r0, r6
 80076fe:	e79e      	b.n	800763e <_strtol_l.constprop.0+0x16>
 8007700:	b107      	cbz	r7, 8007704 <_strtol_l.constprop.0+0xdc>
 8007702:	4276      	negs	r6, r6
 8007704:	2a00      	cmp	r2, #0
 8007706:	d0f9      	beq.n	80076fc <_strtol_l.constprop.0+0xd4>
 8007708:	f1bc 0f00 	cmp.w	ip, #0
 800770c:	d000      	beq.n	8007710 <_strtol_l.constprop.0+0xe8>
 800770e:	1e69      	subs	r1, r5, #1
 8007710:	6011      	str	r1, [r2, #0]
 8007712:	e7f3      	b.n	80076fc <_strtol_l.constprop.0+0xd4>
 8007714:	2430      	movs	r4, #48	; 0x30
 8007716:	2b00      	cmp	r3, #0
 8007718:	d1b1      	bne.n	800767e <_strtol_l.constprop.0+0x56>
 800771a:	2308      	movs	r3, #8
 800771c:	e7af      	b.n	800767e <_strtol_l.constprop.0+0x56>
 800771e:	2c30      	cmp	r4, #48	; 0x30
 8007720:	d0a5      	beq.n	800766e <_strtol_l.constprop.0+0x46>
 8007722:	230a      	movs	r3, #10
 8007724:	e7ab      	b.n	800767e <_strtol_l.constprop.0+0x56>
 8007726:	bf00      	nop
 8007728:	0802ffe1 	.word	0x0802ffe1

0800772c <_strtol_r>:
 800772c:	f7ff bf7c 	b.w	8007628 <_strtol_l.constprop.0>

08007730 <quorem>:
 8007730:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007734:	6903      	ldr	r3, [r0, #16]
 8007736:	690c      	ldr	r4, [r1, #16]
 8007738:	42a3      	cmp	r3, r4
 800773a:	4607      	mov	r7, r0
 800773c:	f2c0 8081 	blt.w	8007842 <quorem+0x112>
 8007740:	3c01      	subs	r4, #1
 8007742:	f101 0814 	add.w	r8, r1, #20
 8007746:	f100 0514 	add.w	r5, r0, #20
 800774a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800774e:	9301      	str	r3, [sp, #4]
 8007750:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007754:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007758:	3301      	adds	r3, #1
 800775a:	429a      	cmp	r2, r3
 800775c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007760:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007764:	fbb2 f6f3 	udiv	r6, r2, r3
 8007768:	d331      	bcc.n	80077ce <quorem+0x9e>
 800776a:	f04f 0e00 	mov.w	lr, #0
 800776e:	4640      	mov	r0, r8
 8007770:	46ac      	mov	ip, r5
 8007772:	46f2      	mov	sl, lr
 8007774:	f850 2b04 	ldr.w	r2, [r0], #4
 8007778:	b293      	uxth	r3, r2
 800777a:	fb06 e303 	mla	r3, r6, r3, lr
 800777e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007782:	b29b      	uxth	r3, r3
 8007784:	ebaa 0303 	sub.w	r3, sl, r3
 8007788:	f8dc a000 	ldr.w	sl, [ip]
 800778c:	0c12      	lsrs	r2, r2, #16
 800778e:	fa13 f38a 	uxtah	r3, r3, sl
 8007792:	fb06 e202 	mla	r2, r6, r2, lr
 8007796:	9300      	str	r3, [sp, #0]
 8007798:	9b00      	ldr	r3, [sp, #0]
 800779a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800779e:	b292      	uxth	r2, r2
 80077a0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80077a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80077a8:	f8bd 3000 	ldrh.w	r3, [sp]
 80077ac:	4581      	cmp	r9, r0
 80077ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077b2:	f84c 3b04 	str.w	r3, [ip], #4
 80077b6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80077ba:	d2db      	bcs.n	8007774 <quorem+0x44>
 80077bc:	f855 300b 	ldr.w	r3, [r5, fp]
 80077c0:	b92b      	cbnz	r3, 80077ce <quorem+0x9e>
 80077c2:	9b01      	ldr	r3, [sp, #4]
 80077c4:	3b04      	subs	r3, #4
 80077c6:	429d      	cmp	r5, r3
 80077c8:	461a      	mov	r2, r3
 80077ca:	d32e      	bcc.n	800782a <quorem+0xfa>
 80077cc:	613c      	str	r4, [r7, #16]
 80077ce:	4638      	mov	r0, r7
 80077d0:	f001 fc10 	bl	8008ff4 <__mcmp>
 80077d4:	2800      	cmp	r0, #0
 80077d6:	db24      	blt.n	8007822 <quorem+0xf2>
 80077d8:	3601      	adds	r6, #1
 80077da:	4628      	mov	r0, r5
 80077dc:	f04f 0c00 	mov.w	ip, #0
 80077e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80077e4:	f8d0 e000 	ldr.w	lr, [r0]
 80077e8:	b293      	uxth	r3, r2
 80077ea:	ebac 0303 	sub.w	r3, ip, r3
 80077ee:	0c12      	lsrs	r2, r2, #16
 80077f0:	fa13 f38e 	uxtah	r3, r3, lr
 80077f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80077f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007802:	45c1      	cmp	r9, r8
 8007804:	f840 3b04 	str.w	r3, [r0], #4
 8007808:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800780c:	d2e8      	bcs.n	80077e0 <quorem+0xb0>
 800780e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007812:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007816:	b922      	cbnz	r2, 8007822 <quorem+0xf2>
 8007818:	3b04      	subs	r3, #4
 800781a:	429d      	cmp	r5, r3
 800781c:	461a      	mov	r2, r3
 800781e:	d30a      	bcc.n	8007836 <quorem+0x106>
 8007820:	613c      	str	r4, [r7, #16]
 8007822:	4630      	mov	r0, r6
 8007824:	b003      	add	sp, #12
 8007826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800782a:	6812      	ldr	r2, [r2, #0]
 800782c:	3b04      	subs	r3, #4
 800782e:	2a00      	cmp	r2, #0
 8007830:	d1cc      	bne.n	80077cc <quorem+0x9c>
 8007832:	3c01      	subs	r4, #1
 8007834:	e7c7      	b.n	80077c6 <quorem+0x96>
 8007836:	6812      	ldr	r2, [r2, #0]
 8007838:	3b04      	subs	r3, #4
 800783a:	2a00      	cmp	r2, #0
 800783c:	d1f0      	bne.n	8007820 <quorem+0xf0>
 800783e:	3c01      	subs	r4, #1
 8007840:	e7eb      	b.n	800781a <quorem+0xea>
 8007842:	2000      	movs	r0, #0
 8007844:	e7ee      	b.n	8007824 <quorem+0xf4>
	...

08007848 <_dtoa_r>:
 8007848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800784c:	ed2d 8b02 	vpush	{d8}
 8007850:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007852:	b091      	sub	sp, #68	; 0x44
 8007854:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007858:	ec59 8b10 	vmov	r8, r9, d0
 800785c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800785e:	9106      	str	r1, [sp, #24]
 8007860:	4606      	mov	r6, r0
 8007862:	9208      	str	r2, [sp, #32]
 8007864:	930c      	str	r3, [sp, #48]	; 0x30
 8007866:	b975      	cbnz	r5, 8007886 <_dtoa_r+0x3e>
 8007868:	2010      	movs	r0, #16
 800786a:	f001 f8cf 	bl	8008a0c <malloc>
 800786e:	4602      	mov	r2, r0
 8007870:	6270      	str	r0, [r6, #36]	; 0x24
 8007872:	b920      	cbnz	r0, 800787e <_dtoa_r+0x36>
 8007874:	4baa      	ldr	r3, [pc, #680]	; (8007b20 <_dtoa_r+0x2d8>)
 8007876:	21ea      	movs	r1, #234	; 0xea
 8007878:	48aa      	ldr	r0, [pc, #680]	; (8007b24 <_dtoa_r+0x2dc>)
 800787a:	f002 f83b 	bl	80098f4 <__assert_func>
 800787e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007882:	6005      	str	r5, [r0, #0]
 8007884:	60c5      	str	r5, [r0, #12]
 8007886:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007888:	6819      	ldr	r1, [r3, #0]
 800788a:	b151      	cbz	r1, 80078a2 <_dtoa_r+0x5a>
 800788c:	685a      	ldr	r2, [r3, #4]
 800788e:	604a      	str	r2, [r1, #4]
 8007890:	2301      	movs	r3, #1
 8007892:	4093      	lsls	r3, r2
 8007894:	608b      	str	r3, [r1, #8]
 8007896:	4630      	mov	r0, r6
 8007898:	f001 f920 	bl	8008adc <_Bfree>
 800789c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800789e:	2200      	movs	r2, #0
 80078a0:	601a      	str	r2, [r3, #0]
 80078a2:	f1b9 0300 	subs.w	r3, r9, #0
 80078a6:	bfbb      	ittet	lt
 80078a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80078ac:	9303      	strlt	r3, [sp, #12]
 80078ae:	2300      	movge	r3, #0
 80078b0:	2201      	movlt	r2, #1
 80078b2:	bfac      	ite	ge
 80078b4:	6023      	strge	r3, [r4, #0]
 80078b6:	6022      	strlt	r2, [r4, #0]
 80078b8:	4b9b      	ldr	r3, [pc, #620]	; (8007b28 <_dtoa_r+0x2e0>)
 80078ba:	9c03      	ldr	r4, [sp, #12]
 80078bc:	43a3      	bics	r3, r4
 80078be:	d11c      	bne.n	80078fa <_dtoa_r+0xb2>
 80078c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80078c2:	f242 730f 	movw	r3, #9999	; 0x270f
 80078c6:	6013      	str	r3, [r2, #0]
 80078c8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80078cc:	ea53 0308 	orrs.w	r3, r3, r8
 80078d0:	f000 84fd 	beq.w	80082ce <_dtoa_r+0xa86>
 80078d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80078d6:	b963      	cbnz	r3, 80078f2 <_dtoa_r+0xaa>
 80078d8:	4b94      	ldr	r3, [pc, #592]	; (8007b2c <_dtoa_r+0x2e4>)
 80078da:	e01f      	b.n	800791c <_dtoa_r+0xd4>
 80078dc:	4b94      	ldr	r3, [pc, #592]	; (8007b30 <_dtoa_r+0x2e8>)
 80078de:	9301      	str	r3, [sp, #4]
 80078e0:	3308      	adds	r3, #8
 80078e2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80078e4:	6013      	str	r3, [r2, #0]
 80078e6:	9801      	ldr	r0, [sp, #4]
 80078e8:	b011      	add	sp, #68	; 0x44
 80078ea:	ecbd 8b02 	vpop	{d8}
 80078ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f2:	4b8e      	ldr	r3, [pc, #568]	; (8007b2c <_dtoa_r+0x2e4>)
 80078f4:	9301      	str	r3, [sp, #4]
 80078f6:	3303      	adds	r3, #3
 80078f8:	e7f3      	b.n	80078e2 <_dtoa_r+0x9a>
 80078fa:	ed9d 8b02 	vldr	d8, [sp, #8]
 80078fe:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007906:	d10b      	bne.n	8007920 <_dtoa_r+0xd8>
 8007908:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800790a:	2301      	movs	r3, #1
 800790c:	6013      	str	r3, [r2, #0]
 800790e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007910:	2b00      	cmp	r3, #0
 8007912:	f000 84d9 	beq.w	80082c8 <_dtoa_r+0xa80>
 8007916:	4887      	ldr	r0, [pc, #540]	; (8007b34 <_dtoa_r+0x2ec>)
 8007918:	6018      	str	r0, [r3, #0]
 800791a:	1e43      	subs	r3, r0, #1
 800791c:	9301      	str	r3, [sp, #4]
 800791e:	e7e2      	b.n	80078e6 <_dtoa_r+0x9e>
 8007920:	a90f      	add	r1, sp, #60	; 0x3c
 8007922:	aa0e      	add	r2, sp, #56	; 0x38
 8007924:	4630      	mov	r0, r6
 8007926:	eeb0 0b48 	vmov.f64	d0, d8
 800792a:	f001 fc85 	bl	8009238 <__d2b>
 800792e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8007932:	4605      	mov	r5, r0
 8007934:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007936:	2900      	cmp	r1, #0
 8007938:	d046      	beq.n	80079c8 <_dtoa_r+0x180>
 800793a:	ee18 4a90 	vmov	r4, s17
 800793e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007942:	ec53 2b18 	vmov	r2, r3, d8
 8007946:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800794a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800794e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8007952:	2400      	movs	r4, #0
 8007954:	ec43 2b16 	vmov	d6, r2, r3
 8007958:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800795c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8007b08 <_dtoa_r+0x2c0>
 8007960:	ee36 7b47 	vsub.f64	d7, d6, d7
 8007964:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8007b10 <_dtoa_r+0x2c8>
 8007968:	eea7 6b05 	vfma.f64	d6, d7, d5
 800796c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 8007b18 <_dtoa_r+0x2d0>
 8007970:	ee07 1a90 	vmov	s15, r1
 8007974:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8007978:	eeb0 7b46 	vmov.f64	d7, d6
 800797c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8007980:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8007984:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8007988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800798c:	ee16 ba90 	vmov	fp, s13
 8007990:	940a      	str	r4, [sp, #40]	; 0x28
 8007992:	d508      	bpl.n	80079a6 <_dtoa_r+0x15e>
 8007994:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8007998:	eeb4 6b47 	vcmp.f64	d6, d7
 800799c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079a0:	bf18      	it	ne
 80079a2:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80079a6:	f1bb 0f16 	cmp.w	fp, #22
 80079aa:	d82f      	bhi.n	8007a0c <_dtoa_r+0x1c4>
 80079ac:	4b62      	ldr	r3, [pc, #392]	; (8007b38 <_dtoa_r+0x2f0>)
 80079ae:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80079b2:	ed93 7b00 	vldr	d7, [r3]
 80079b6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80079ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079be:	d501      	bpl.n	80079c4 <_dtoa_r+0x17c>
 80079c0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80079c4:	2300      	movs	r3, #0
 80079c6:	e022      	b.n	8007a0e <_dtoa_r+0x1c6>
 80079c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80079ca:	4401      	add	r1, r0
 80079cc:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80079d0:	2b20      	cmp	r3, #32
 80079d2:	bfc1      	itttt	gt
 80079d4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80079d8:	fa04 f303 	lslgt.w	r3, r4, r3
 80079dc:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80079e0:	fa28 f804 	lsrgt.w	r8, r8, r4
 80079e4:	bfd6      	itet	le
 80079e6:	f1c3 0320 	rsble	r3, r3, #32
 80079ea:	ea43 0808 	orrgt.w	r8, r3, r8
 80079ee:	fa08 f803 	lslle.w	r8, r8, r3
 80079f2:	ee07 8a90 	vmov	s15, r8
 80079f6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80079fa:	3901      	subs	r1, #1
 80079fc:	ee17 4a90 	vmov	r4, s15
 8007a00:	ec53 2b17 	vmov	r2, r3, d7
 8007a04:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8007a08:	2401      	movs	r4, #1
 8007a0a:	e7a3      	b.n	8007954 <_dtoa_r+0x10c>
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a10:	1a43      	subs	r3, r0, r1
 8007a12:	1e5a      	subs	r2, r3, #1
 8007a14:	bf45      	ittet	mi
 8007a16:	f1c3 0301 	rsbmi	r3, r3, #1
 8007a1a:	9304      	strmi	r3, [sp, #16]
 8007a1c:	2300      	movpl	r3, #0
 8007a1e:	2300      	movmi	r3, #0
 8007a20:	9205      	str	r2, [sp, #20]
 8007a22:	bf54      	ite	pl
 8007a24:	9304      	strpl	r3, [sp, #16]
 8007a26:	9305      	strmi	r3, [sp, #20]
 8007a28:	f1bb 0f00 	cmp.w	fp, #0
 8007a2c:	db18      	blt.n	8007a60 <_dtoa_r+0x218>
 8007a2e:	9b05      	ldr	r3, [sp, #20]
 8007a30:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8007a34:	445b      	add	r3, fp
 8007a36:	9305      	str	r3, [sp, #20]
 8007a38:	2300      	movs	r3, #0
 8007a3a:	9a06      	ldr	r2, [sp, #24]
 8007a3c:	2a09      	cmp	r2, #9
 8007a3e:	d849      	bhi.n	8007ad4 <_dtoa_r+0x28c>
 8007a40:	2a05      	cmp	r2, #5
 8007a42:	bfc4      	itt	gt
 8007a44:	3a04      	subgt	r2, #4
 8007a46:	9206      	strgt	r2, [sp, #24]
 8007a48:	9a06      	ldr	r2, [sp, #24]
 8007a4a:	f1a2 0202 	sub.w	r2, r2, #2
 8007a4e:	bfcc      	ite	gt
 8007a50:	2400      	movgt	r4, #0
 8007a52:	2401      	movle	r4, #1
 8007a54:	2a03      	cmp	r2, #3
 8007a56:	d848      	bhi.n	8007aea <_dtoa_r+0x2a2>
 8007a58:	e8df f002 	tbb	[pc, r2]
 8007a5c:	3a2c2e0b 	.word	0x3a2c2e0b
 8007a60:	9b04      	ldr	r3, [sp, #16]
 8007a62:	2200      	movs	r2, #0
 8007a64:	eba3 030b 	sub.w	r3, r3, fp
 8007a68:	9304      	str	r3, [sp, #16]
 8007a6a:	9209      	str	r2, [sp, #36]	; 0x24
 8007a6c:	f1cb 0300 	rsb	r3, fp, #0
 8007a70:	e7e3      	b.n	8007a3a <_dtoa_r+0x1f2>
 8007a72:	2200      	movs	r2, #0
 8007a74:	9207      	str	r2, [sp, #28]
 8007a76:	9a08      	ldr	r2, [sp, #32]
 8007a78:	2a00      	cmp	r2, #0
 8007a7a:	dc39      	bgt.n	8007af0 <_dtoa_r+0x2a8>
 8007a7c:	f04f 0a01 	mov.w	sl, #1
 8007a80:	46d1      	mov	r9, sl
 8007a82:	4652      	mov	r2, sl
 8007a84:	f8cd a020 	str.w	sl, [sp, #32]
 8007a88:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8007a8a:	2100      	movs	r1, #0
 8007a8c:	6079      	str	r1, [r7, #4]
 8007a8e:	2004      	movs	r0, #4
 8007a90:	f100 0c14 	add.w	ip, r0, #20
 8007a94:	4594      	cmp	ip, r2
 8007a96:	6879      	ldr	r1, [r7, #4]
 8007a98:	d92f      	bls.n	8007afa <_dtoa_r+0x2b2>
 8007a9a:	4630      	mov	r0, r6
 8007a9c:	930d      	str	r3, [sp, #52]	; 0x34
 8007a9e:	f000 ffdd 	bl	8008a5c <_Balloc>
 8007aa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007aa4:	9001      	str	r0, [sp, #4]
 8007aa6:	4602      	mov	r2, r0
 8007aa8:	2800      	cmp	r0, #0
 8007aaa:	d149      	bne.n	8007b40 <_dtoa_r+0x2f8>
 8007aac:	4b23      	ldr	r3, [pc, #140]	; (8007b3c <_dtoa_r+0x2f4>)
 8007aae:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007ab2:	e6e1      	b.n	8007878 <_dtoa_r+0x30>
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	e7dd      	b.n	8007a74 <_dtoa_r+0x22c>
 8007ab8:	2200      	movs	r2, #0
 8007aba:	9207      	str	r2, [sp, #28]
 8007abc:	9a08      	ldr	r2, [sp, #32]
 8007abe:	eb0b 0a02 	add.w	sl, fp, r2
 8007ac2:	f10a 0901 	add.w	r9, sl, #1
 8007ac6:	464a      	mov	r2, r9
 8007ac8:	2a01      	cmp	r2, #1
 8007aca:	bfb8      	it	lt
 8007acc:	2201      	movlt	r2, #1
 8007ace:	e7db      	b.n	8007a88 <_dtoa_r+0x240>
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	e7f2      	b.n	8007aba <_dtoa_r+0x272>
 8007ad4:	2401      	movs	r4, #1
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8007adc:	f04f 3aff 	mov.w	sl, #4294967295
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	46d1      	mov	r9, sl
 8007ae4:	2212      	movs	r2, #18
 8007ae6:	9108      	str	r1, [sp, #32]
 8007ae8:	e7ce      	b.n	8007a88 <_dtoa_r+0x240>
 8007aea:	2201      	movs	r2, #1
 8007aec:	9207      	str	r2, [sp, #28]
 8007aee:	e7f5      	b.n	8007adc <_dtoa_r+0x294>
 8007af0:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007af4:	46d1      	mov	r9, sl
 8007af6:	4652      	mov	r2, sl
 8007af8:	e7c6      	b.n	8007a88 <_dtoa_r+0x240>
 8007afa:	3101      	adds	r1, #1
 8007afc:	6079      	str	r1, [r7, #4]
 8007afe:	0040      	lsls	r0, r0, #1
 8007b00:	e7c6      	b.n	8007a90 <_dtoa_r+0x248>
 8007b02:	bf00      	nop
 8007b04:	f3af 8000 	nop.w
 8007b08:	636f4361 	.word	0x636f4361
 8007b0c:	3fd287a7 	.word	0x3fd287a7
 8007b10:	8b60c8b3 	.word	0x8b60c8b3
 8007b14:	3fc68a28 	.word	0x3fc68a28
 8007b18:	509f79fb 	.word	0x509f79fb
 8007b1c:	3fd34413 	.word	0x3fd34413
 8007b20:	080300ee 	.word	0x080300ee
 8007b24:	08030105 	.word	0x08030105
 8007b28:	7ff00000 	.word	0x7ff00000
 8007b2c:	080300ea 	.word	0x080300ea
 8007b30:	080300e1 	.word	0x080300e1
 8007b34:	0802ff61 	.word	0x0802ff61
 8007b38:	08030270 	.word	0x08030270
 8007b3c:	08030160 	.word	0x08030160
 8007b40:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8007b42:	9901      	ldr	r1, [sp, #4]
 8007b44:	6011      	str	r1, [r2, #0]
 8007b46:	f1b9 0f0e 	cmp.w	r9, #14
 8007b4a:	d86c      	bhi.n	8007c26 <_dtoa_r+0x3de>
 8007b4c:	2c00      	cmp	r4, #0
 8007b4e:	d06a      	beq.n	8007c26 <_dtoa_r+0x3de>
 8007b50:	f1bb 0f00 	cmp.w	fp, #0
 8007b54:	f340 80a0 	ble.w	8007c98 <_dtoa_r+0x450>
 8007b58:	49c1      	ldr	r1, [pc, #772]	; (8007e60 <_dtoa_r+0x618>)
 8007b5a:	f00b 020f 	and.w	r2, fp, #15
 8007b5e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8007b62:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007b66:	ed92 7b00 	vldr	d7, [r2]
 8007b6a:	ea4f 112b 	mov.w	r1, fp, asr #4
 8007b6e:	f000 8087 	beq.w	8007c80 <_dtoa_r+0x438>
 8007b72:	4abc      	ldr	r2, [pc, #752]	; (8007e64 <_dtoa_r+0x61c>)
 8007b74:	ed92 6b08 	vldr	d6, [r2, #32]
 8007b78:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8007b7c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007b80:	f001 010f 	and.w	r1, r1, #15
 8007b84:	2203      	movs	r2, #3
 8007b86:	48b7      	ldr	r0, [pc, #732]	; (8007e64 <_dtoa_r+0x61c>)
 8007b88:	2900      	cmp	r1, #0
 8007b8a:	d17b      	bne.n	8007c84 <_dtoa_r+0x43c>
 8007b8c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007b90:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007b94:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007b98:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007b9a:	2900      	cmp	r1, #0
 8007b9c:	f000 80a2 	beq.w	8007ce4 <_dtoa_r+0x49c>
 8007ba0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8007ba4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007ba8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007bb0:	f140 8098 	bpl.w	8007ce4 <_dtoa_r+0x49c>
 8007bb4:	f1b9 0f00 	cmp.w	r9, #0
 8007bb8:	f000 8094 	beq.w	8007ce4 <_dtoa_r+0x49c>
 8007bbc:	f1ba 0f00 	cmp.w	sl, #0
 8007bc0:	dd2f      	ble.n	8007c22 <_dtoa_r+0x3da>
 8007bc2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8007bc6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007bca:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007bce:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007bd2:	3201      	adds	r2, #1
 8007bd4:	4650      	mov	r0, sl
 8007bd6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007bda:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8007bde:	ee07 2a90 	vmov	s15, r2
 8007be2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8007be6:	eea7 5b06 	vfma.f64	d5, d7, d6
 8007bea:	ee15 4a90 	vmov	r4, s11
 8007bee:	ec52 1b15 	vmov	r1, r2, d5
 8007bf2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8007bf6:	2800      	cmp	r0, #0
 8007bf8:	d177      	bne.n	8007cea <_dtoa_r+0x4a2>
 8007bfa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007bfe:	ee36 6b47 	vsub.f64	d6, d6, d7
 8007c02:	ec42 1b17 	vmov	d7, r1, r2
 8007c06:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c0e:	f300 8263 	bgt.w	80080d8 <_dtoa_r+0x890>
 8007c12:	eeb1 7b47 	vneg.f64	d7, d7
 8007c16:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c1e:	f100 8258 	bmi.w	80080d2 <_dtoa_r+0x88a>
 8007c22:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007c26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c28:	2a00      	cmp	r2, #0
 8007c2a:	f2c0 811d 	blt.w	8007e68 <_dtoa_r+0x620>
 8007c2e:	f1bb 0f0e 	cmp.w	fp, #14
 8007c32:	f300 8119 	bgt.w	8007e68 <_dtoa_r+0x620>
 8007c36:	4b8a      	ldr	r3, [pc, #552]	; (8007e60 <_dtoa_r+0x618>)
 8007c38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007c3c:	ed93 6b00 	vldr	d6, [r3]
 8007c40:	9b08      	ldr	r3, [sp, #32]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	f280 80b7 	bge.w	8007db6 <_dtoa_r+0x56e>
 8007c48:	f1b9 0f00 	cmp.w	r9, #0
 8007c4c:	f300 80b3 	bgt.w	8007db6 <_dtoa_r+0x56e>
 8007c50:	f040 823f 	bne.w	80080d2 <_dtoa_r+0x88a>
 8007c54:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8007c58:	ee26 6b07 	vmul.f64	d6, d6, d7
 8007c5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c60:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c68:	464c      	mov	r4, r9
 8007c6a:	464f      	mov	r7, r9
 8007c6c:	f280 8215 	bge.w	800809a <_dtoa_r+0x852>
 8007c70:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007c74:	2331      	movs	r3, #49	; 0x31
 8007c76:	f808 3b01 	strb.w	r3, [r8], #1
 8007c7a:	f10b 0b01 	add.w	fp, fp, #1
 8007c7e:	e211      	b.n	80080a4 <_dtoa_r+0x85c>
 8007c80:	2202      	movs	r2, #2
 8007c82:	e780      	b.n	8007b86 <_dtoa_r+0x33e>
 8007c84:	07cc      	lsls	r4, r1, #31
 8007c86:	d504      	bpl.n	8007c92 <_dtoa_r+0x44a>
 8007c88:	ed90 6b00 	vldr	d6, [r0]
 8007c8c:	3201      	adds	r2, #1
 8007c8e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007c92:	1049      	asrs	r1, r1, #1
 8007c94:	3008      	adds	r0, #8
 8007c96:	e777      	b.n	8007b88 <_dtoa_r+0x340>
 8007c98:	d022      	beq.n	8007ce0 <_dtoa_r+0x498>
 8007c9a:	f1cb 0100 	rsb	r1, fp, #0
 8007c9e:	4a70      	ldr	r2, [pc, #448]	; (8007e60 <_dtoa_r+0x618>)
 8007ca0:	f001 000f 	and.w	r0, r1, #15
 8007ca4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007ca8:	ed92 7b00 	vldr	d7, [r2]
 8007cac:	ee28 7b07 	vmul.f64	d7, d8, d7
 8007cb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007cb4:	486b      	ldr	r0, [pc, #428]	; (8007e64 <_dtoa_r+0x61c>)
 8007cb6:	1109      	asrs	r1, r1, #4
 8007cb8:	2400      	movs	r4, #0
 8007cba:	2202      	movs	r2, #2
 8007cbc:	b929      	cbnz	r1, 8007cca <_dtoa_r+0x482>
 8007cbe:	2c00      	cmp	r4, #0
 8007cc0:	f43f af6a 	beq.w	8007b98 <_dtoa_r+0x350>
 8007cc4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007cc8:	e766      	b.n	8007b98 <_dtoa_r+0x350>
 8007cca:	07cf      	lsls	r7, r1, #31
 8007ccc:	d505      	bpl.n	8007cda <_dtoa_r+0x492>
 8007cce:	ed90 6b00 	vldr	d6, [r0]
 8007cd2:	3201      	adds	r2, #1
 8007cd4:	2401      	movs	r4, #1
 8007cd6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007cda:	1049      	asrs	r1, r1, #1
 8007cdc:	3008      	adds	r0, #8
 8007cde:	e7ed      	b.n	8007cbc <_dtoa_r+0x474>
 8007ce0:	2202      	movs	r2, #2
 8007ce2:	e759      	b.n	8007b98 <_dtoa_r+0x350>
 8007ce4:	465f      	mov	r7, fp
 8007ce6:	4648      	mov	r0, r9
 8007ce8:	e775      	b.n	8007bd6 <_dtoa_r+0x38e>
 8007cea:	ec42 1b17 	vmov	d7, r1, r2
 8007cee:	4a5c      	ldr	r2, [pc, #368]	; (8007e60 <_dtoa_r+0x618>)
 8007cf0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8007cf4:	ed12 4b02 	vldr	d4, [r2, #-8]
 8007cf8:	9a01      	ldr	r2, [sp, #4]
 8007cfa:	1814      	adds	r4, r2, r0
 8007cfc:	9a07      	ldr	r2, [sp, #28]
 8007cfe:	b352      	cbz	r2, 8007d56 <_dtoa_r+0x50e>
 8007d00:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8007d04:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8007d08:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007d0c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007d10:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007d14:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007d18:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007d1c:	ee14 2a90 	vmov	r2, s9
 8007d20:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007d24:	3230      	adds	r2, #48	; 0x30
 8007d26:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007d2a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d32:	f808 2b01 	strb.w	r2, [r8], #1
 8007d36:	d439      	bmi.n	8007dac <_dtoa_r+0x564>
 8007d38:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007d3c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d44:	d472      	bmi.n	8007e2c <_dtoa_r+0x5e4>
 8007d46:	45a0      	cmp	r8, r4
 8007d48:	f43f af6b 	beq.w	8007c22 <_dtoa_r+0x3da>
 8007d4c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8007d50:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007d54:	e7e0      	b.n	8007d18 <_dtoa_r+0x4d0>
 8007d56:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007d5a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007d5e:	4621      	mov	r1, r4
 8007d60:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8007d64:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007d68:	ee14 2a90 	vmov	r2, s9
 8007d6c:	3230      	adds	r2, #48	; 0x30
 8007d6e:	f808 2b01 	strb.w	r2, [r8], #1
 8007d72:	45a0      	cmp	r8, r4
 8007d74:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8007d78:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007d7c:	d118      	bne.n	8007db0 <_dtoa_r+0x568>
 8007d7e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8007d82:	ee37 4b05 	vadd.f64	d4, d7, d5
 8007d86:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8007d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d8e:	dc4d      	bgt.n	8007e2c <_dtoa_r+0x5e4>
 8007d90:	ee35 7b47 	vsub.f64	d7, d5, d7
 8007d94:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007d98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d9c:	f57f af41 	bpl.w	8007c22 <_dtoa_r+0x3da>
 8007da0:	4688      	mov	r8, r1
 8007da2:	3901      	subs	r1, #1
 8007da4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8007da8:	2b30      	cmp	r3, #48	; 0x30
 8007daa:	d0f9      	beq.n	8007da0 <_dtoa_r+0x558>
 8007dac:	46bb      	mov	fp, r7
 8007dae:	e02a      	b.n	8007e06 <_dtoa_r+0x5be>
 8007db0:	ee26 6b03 	vmul.f64	d6, d6, d3
 8007db4:	e7d6      	b.n	8007d64 <_dtoa_r+0x51c>
 8007db6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007dba:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8007dbe:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007dc2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8007dc6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8007dca:	ee15 3a10 	vmov	r3, s10
 8007dce:	3330      	adds	r3, #48	; 0x30
 8007dd0:	f808 3b01 	strb.w	r3, [r8], #1
 8007dd4:	9b01      	ldr	r3, [sp, #4]
 8007dd6:	eba8 0303 	sub.w	r3, r8, r3
 8007dda:	4599      	cmp	r9, r3
 8007ddc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8007de0:	eea3 7b46 	vfms.f64	d7, d3, d6
 8007de4:	d133      	bne.n	8007e4e <_dtoa_r+0x606>
 8007de6:	ee37 7b07 	vadd.f64	d7, d7, d7
 8007dea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8007dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007df2:	dc1a      	bgt.n	8007e2a <_dtoa_r+0x5e2>
 8007df4:	eeb4 7b46 	vcmp.f64	d7, d6
 8007df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dfc:	d103      	bne.n	8007e06 <_dtoa_r+0x5be>
 8007dfe:	ee15 3a10 	vmov	r3, s10
 8007e02:	07d9      	lsls	r1, r3, #31
 8007e04:	d411      	bmi.n	8007e2a <_dtoa_r+0x5e2>
 8007e06:	4629      	mov	r1, r5
 8007e08:	4630      	mov	r0, r6
 8007e0a:	f000 fe67 	bl	8008adc <_Bfree>
 8007e0e:	2300      	movs	r3, #0
 8007e10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e12:	f888 3000 	strb.w	r3, [r8]
 8007e16:	f10b 0301 	add.w	r3, fp, #1
 8007e1a:	6013      	str	r3, [r2, #0]
 8007e1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	f43f ad61 	beq.w	80078e6 <_dtoa_r+0x9e>
 8007e24:	f8c3 8000 	str.w	r8, [r3]
 8007e28:	e55d      	b.n	80078e6 <_dtoa_r+0x9e>
 8007e2a:	465f      	mov	r7, fp
 8007e2c:	4643      	mov	r3, r8
 8007e2e:	4698      	mov	r8, r3
 8007e30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e34:	2a39      	cmp	r2, #57	; 0x39
 8007e36:	d106      	bne.n	8007e46 <_dtoa_r+0x5fe>
 8007e38:	9a01      	ldr	r2, [sp, #4]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d1f7      	bne.n	8007e2e <_dtoa_r+0x5e6>
 8007e3e:	9901      	ldr	r1, [sp, #4]
 8007e40:	2230      	movs	r2, #48	; 0x30
 8007e42:	3701      	adds	r7, #1
 8007e44:	700a      	strb	r2, [r1, #0]
 8007e46:	781a      	ldrb	r2, [r3, #0]
 8007e48:	3201      	adds	r2, #1
 8007e4a:	701a      	strb	r2, [r3, #0]
 8007e4c:	e7ae      	b.n	8007dac <_dtoa_r+0x564>
 8007e4e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007e52:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e5a:	d1b2      	bne.n	8007dc2 <_dtoa_r+0x57a>
 8007e5c:	e7d3      	b.n	8007e06 <_dtoa_r+0x5be>
 8007e5e:	bf00      	nop
 8007e60:	08030270 	.word	0x08030270
 8007e64:	08030248 	.word	0x08030248
 8007e68:	9907      	ldr	r1, [sp, #28]
 8007e6a:	2900      	cmp	r1, #0
 8007e6c:	f000 80d0 	beq.w	8008010 <_dtoa_r+0x7c8>
 8007e70:	9906      	ldr	r1, [sp, #24]
 8007e72:	2901      	cmp	r1, #1
 8007e74:	f300 80b4 	bgt.w	8007fe0 <_dtoa_r+0x798>
 8007e78:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007e7a:	2900      	cmp	r1, #0
 8007e7c:	f000 80ac 	beq.w	8007fd8 <_dtoa_r+0x790>
 8007e80:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007e84:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007e88:	461c      	mov	r4, r3
 8007e8a:	930a      	str	r3, [sp, #40]	; 0x28
 8007e8c:	9b04      	ldr	r3, [sp, #16]
 8007e8e:	4413      	add	r3, r2
 8007e90:	9304      	str	r3, [sp, #16]
 8007e92:	9b05      	ldr	r3, [sp, #20]
 8007e94:	2101      	movs	r1, #1
 8007e96:	4413      	add	r3, r2
 8007e98:	4630      	mov	r0, r6
 8007e9a:	9305      	str	r3, [sp, #20]
 8007e9c:	f000 ff20 	bl	8008ce0 <__i2b>
 8007ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ea2:	4607      	mov	r7, r0
 8007ea4:	f1b8 0f00 	cmp.w	r8, #0
 8007ea8:	dd0d      	ble.n	8007ec6 <_dtoa_r+0x67e>
 8007eaa:	9a05      	ldr	r2, [sp, #20]
 8007eac:	2a00      	cmp	r2, #0
 8007eae:	dd0a      	ble.n	8007ec6 <_dtoa_r+0x67e>
 8007eb0:	4542      	cmp	r2, r8
 8007eb2:	9904      	ldr	r1, [sp, #16]
 8007eb4:	bfa8      	it	ge
 8007eb6:	4642      	movge	r2, r8
 8007eb8:	1a89      	subs	r1, r1, r2
 8007eba:	9104      	str	r1, [sp, #16]
 8007ebc:	9905      	ldr	r1, [sp, #20]
 8007ebe:	eba8 0802 	sub.w	r8, r8, r2
 8007ec2:	1a8a      	subs	r2, r1, r2
 8007ec4:	9205      	str	r2, [sp, #20]
 8007ec6:	b303      	cbz	r3, 8007f0a <_dtoa_r+0x6c2>
 8007ec8:	9a07      	ldr	r2, [sp, #28]
 8007eca:	2a00      	cmp	r2, #0
 8007ecc:	f000 80a5 	beq.w	800801a <_dtoa_r+0x7d2>
 8007ed0:	2c00      	cmp	r4, #0
 8007ed2:	dd13      	ble.n	8007efc <_dtoa_r+0x6b4>
 8007ed4:	4639      	mov	r1, r7
 8007ed6:	4622      	mov	r2, r4
 8007ed8:	4630      	mov	r0, r6
 8007eda:	930d      	str	r3, [sp, #52]	; 0x34
 8007edc:	f000 ffc0 	bl	8008e60 <__pow5mult>
 8007ee0:	462a      	mov	r2, r5
 8007ee2:	4601      	mov	r1, r0
 8007ee4:	4607      	mov	r7, r0
 8007ee6:	4630      	mov	r0, r6
 8007ee8:	f000 ff10 	bl	8008d0c <__multiply>
 8007eec:	4629      	mov	r1, r5
 8007eee:	900a      	str	r0, [sp, #40]	; 0x28
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	f000 fdf3 	bl	8008adc <_Bfree>
 8007ef6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ef8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007efa:	4615      	mov	r5, r2
 8007efc:	1b1a      	subs	r2, r3, r4
 8007efe:	d004      	beq.n	8007f0a <_dtoa_r+0x6c2>
 8007f00:	4629      	mov	r1, r5
 8007f02:	4630      	mov	r0, r6
 8007f04:	f000 ffac 	bl	8008e60 <__pow5mult>
 8007f08:	4605      	mov	r5, r0
 8007f0a:	2101      	movs	r1, #1
 8007f0c:	4630      	mov	r0, r6
 8007f0e:	f000 fee7 	bl	8008ce0 <__i2b>
 8007f12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	4604      	mov	r4, r0
 8007f18:	f340 8081 	ble.w	800801e <_dtoa_r+0x7d6>
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	4601      	mov	r1, r0
 8007f20:	4630      	mov	r0, r6
 8007f22:	f000 ff9d 	bl	8008e60 <__pow5mult>
 8007f26:	9b06      	ldr	r3, [sp, #24]
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	4604      	mov	r4, r0
 8007f2c:	dd7a      	ble.n	8008024 <_dtoa_r+0x7dc>
 8007f2e:	2300      	movs	r3, #0
 8007f30:	930a      	str	r3, [sp, #40]	; 0x28
 8007f32:	6922      	ldr	r2, [r4, #16]
 8007f34:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007f38:	6910      	ldr	r0, [r2, #16]
 8007f3a:	f000 fe81 	bl	8008c40 <__hi0bits>
 8007f3e:	f1c0 0020 	rsb	r0, r0, #32
 8007f42:	9b05      	ldr	r3, [sp, #20]
 8007f44:	4418      	add	r0, r3
 8007f46:	f010 001f 	ands.w	r0, r0, #31
 8007f4a:	f000 808c 	beq.w	8008066 <_dtoa_r+0x81e>
 8007f4e:	f1c0 0220 	rsb	r2, r0, #32
 8007f52:	2a04      	cmp	r2, #4
 8007f54:	f340 8085 	ble.w	8008062 <_dtoa_r+0x81a>
 8007f58:	f1c0 001c 	rsb	r0, r0, #28
 8007f5c:	9b04      	ldr	r3, [sp, #16]
 8007f5e:	4403      	add	r3, r0
 8007f60:	9304      	str	r3, [sp, #16]
 8007f62:	9b05      	ldr	r3, [sp, #20]
 8007f64:	4403      	add	r3, r0
 8007f66:	4480      	add	r8, r0
 8007f68:	9305      	str	r3, [sp, #20]
 8007f6a:	9b04      	ldr	r3, [sp, #16]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	dd05      	ble.n	8007f7c <_dtoa_r+0x734>
 8007f70:	4629      	mov	r1, r5
 8007f72:	461a      	mov	r2, r3
 8007f74:	4630      	mov	r0, r6
 8007f76:	f000 ffcd 	bl	8008f14 <__lshift>
 8007f7a:	4605      	mov	r5, r0
 8007f7c:	9b05      	ldr	r3, [sp, #20]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	dd05      	ble.n	8007f8e <_dtoa_r+0x746>
 8007f82:	4621      	mov	r1, r4
 8007f84:	461a      	mov	r2, r3
 8007f86:	4630      	mov	r0, r6
 8007f88:	f000 ffc4 	bl	8008f14 <__lshift>
 8007f8c:	4604      	mov	r4, r0
 8007f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d06a      	beq.n	800806a <_dtoa_r+0x822>
 8007f94:	4621      	mov	r1, r4
 8007f96:	4628      	mov	r0, r5
 8007f98:	f001 f82c 	bl	8008ff4 <__mcmp>
 8007f9c:	2800      	cmp	r0, #0
 8007f9e:	da64      	bge.n	800806a <_dtoa_r+0x822>
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	4629      	mov	r1, r5
 8007fa4:	220a      	movs	r2, #10
 8007fa6:	4630      	mov	r0, r6
 8007fa8:	f000 fdba 	bl	8008b20 <__multadd>
 8007fac:	9b07      	ldr	r3, [sp, #28]
 8007fae:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007fb2:	4605      	mov	r5, r0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	f000 8191 	beq.w	80082dc <_dtoa_r+0xa94>
 8007fba:	4639      	mov	r1, r7
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	220a      	movs	r2, #10
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	f000 fdad 	bl	8008b20 <__multadd>
 8007fc6:	f1ba 0f00 	cmp.w	sl, #0
 8007fca:	4607      	mov	r7, r0
 8007fcc:	f300 808d 	bgt.w	80080ea <_dtoa_r+0x8a2>
 8007fd0:	9b06      	ldr	r3, [sp, #24]
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	dc50      	bgt.n	8008078 <_dtoa_r+0x830>
 8007fd6:	e088      	b.n	80080ea <_dtoa_r+0x8a2>
 8007fd8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007fda:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007fde:	e751      	b.n	8007e84 <_dtoa_r+0x63c>
 8007fe0:	f109 34ff 	add.w	r4, r9, #4294967295
 8007fe4:	42a3      	cmp	r3, r4
 8007fe6:	bfbf      	itttt	lt
 8007fe8:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 8007fea:	1ae3      	sublt	r3, r4, r3
 8007fec:	18d2      	addlt	r2, r2, r3
 8007fee:	9209      	strlt	r2, [sp, #36]	; 0x24
 8007ff0:	bfb6      	itet	lt
 8007ff2:	4623      	movlt	r3, r4
 8007ff4:	1b1c      	subge	r4, r3, r4
 8007ff6:	2400      	movlt	r4, #0
 8007ff8:	f1b9 0f00 	cmp.w	r9, #0
 8007ffc:	bfb5      	itete	lt
 8007ffe:	9a04      	ldrlt	r2, [sp, #16]
 8008000:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8008004:	eba2 0809 	sublt.w	r8, r2, r9
 8008008:	464a      	movge	r2, r9
 800800a:	bfb8      	it	lt
 800800c:	2200      	movlt	r2, #0
 800800e:	e73c      	b.n	8007e8a <_dtoa_r+0x642>
 8008010:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8008014:	9f07      	ldr	r7, [sp, #28]
 8008016:	461c      	mov	r4, r3
 8008018:	e744      	b.n	8007ea4 <_dtoa_r+0x65c>
 800801a:	461a      	mov	r2, r3
 800801c:	e770      	b.n	8007f00 <_dtoa_r+0x6b8>
 800801e:	9b06      	ldr	r3, [sp, #24]
 8008020:	2b01      	cmp	r3, #1
 8008022:	dc18      	bgt.n	8008056 <_dtoa_r+0x80e>
 8008024:	9b02      	ldr	r3, [sp, #8]
 8008026:	b9b3      	cbnz	r3, 8008056 <_dtoa_r+0x80e>
 8008028:	9b03      	ldr	r3, [sp, #12]
 800802a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800802e:	b9a2      	cbnz	r2, 800805a <_dtoa_r+0x812>
 8008030:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008034:	0d12      	lsrs	r2, r2, #20
 8008036:	0512      	lsls	r2, r2, #20
 8008038:	b18a      	cbz	r2, 800805e <_dtoa_r+0x816>
 800803a:	9b04      	ldr	r3, [sp, #16]
 800803c:	3301      	adds	r3, #1
 800803e:	9304      	str	r3, [sp, #16]
 8008040:	9b05      	ldr	r3, [sp, #20]
 8008042:	3301      	adds	r3, #1
 8008044:	9305      	str	r3, [sp, #20]
 8008046:	2301      	movs	r3, #1
 8008048:	930a      	str	r3, [sp, #40]	; 0x28
 800804a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800804c:	2b00      	cmp	r3, #0
 800804e:	f47f af70 	bne.w	8007f32 <_dtoa_r+0x6ea>
 8008052:	2001      	movs	r0, #1
 8008054:	e775      	b.n	8007f42 <_dtoa_r+0x6fa>
 8008056:	2300      	movs	r3, #0
 8008058:	e7f6      	b.n	8008048 <_dtoa_r+0x800>
 800805a:	9b02      	ldr	r3, [sp, #8]
 800805c:	e7f4      	b.n	8008048 <_dtoa_r+0x800>
 800805e:	920a      	str	r2, [sp, #40]	; 0x28
 8008060:	e7f3      	b.n	800804a <_dtoa_r+0x802>
 8008062:	d082      	beq.n	8007f6a <_dtoa_r+0x722>
 8008064:	4610      	mov	r0, r2
 8008066:	301c      	adds	r0, #28
 8008068:	e778      	b.n	8007f5c <_dtoa_r+0x714>
 800806a:	f1b9 0f00 	cmp.w	r9, #0
 800806e:	dc37      	bgt.n	80080e0 <_dtoa_r+0x898>
 8008070:	9b06      	ldr	r3, [sp, #24]
 8008072:	2b02      	cmp	r3, #2
 8008074:	dd34      	ble.n	80080e0 <_dtoa_r+0x898>
 8008076:	46ca      	mov	sl, r9
 8008078:	f1ba 0f00 	cmp.w	sl, #0
 800807c:	d10d      	bne.n	800809a <_dtoa_r+0x852>
 800807e:	4621      	mov	r1, r4
 8008080:	4653      	mov	r3, sl
 8008082:	2205      	movs	r2, #5
 8008084:	4630      	mov	r0, r6
 8008086:	f000 fd4b 	bl	8008b20 <__multadd>
 800808a:	4601      	mov	r1, r0
 800808c:	4604      	mov	r4, r0
 800808e:	4628      	mov	r0, r5
 8008090:	f000 ffb0 	bl	8008ff4 <__mcmp>
 8008094:	2800      	cmp	r0, #0
 8008096:	f73f adeb 	bgt.w	8007c70 <_dtoa_r+0x428>
 800809a:	9b08      	ldr	r3, [sp, #32]
 800809c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80080a0:	ea6f 0b03 	mvn.w	fp, r3
 80080a4:	f04f 0900 	mov.w	r9, #0
 80080a8:	4621      	mov	r1, r4
 80080aa:	4630      	mov	r0, r6
 80080ac:	f000 fd16 	bl	8008adc <_Bfree>
 80080b0:	2f00      	cmp	r7, #0
 80080b2:	f43f aea8 	beq.w	8007e06 <_dtoa_r+0x5be>
 80080b6:	f1b9 0f00 	cmp.w	r9, #0
 80080ba:	d005      	beq.n	80080c8 <_dtoa_r+0x880>
 80080bc:	45b9      	cmp	r9, r7
 80080be:	d003      	beq.n	80080c8 <_dtoa_r+0x880>
 80080c0:	4649      	mov	r1, r9
 80080c2:	4630      	mov	r0, r6
 80080c4:	f000 fd0a 	bl	8008adc <_Bfree>
 80080c8:	4639      	mov	r1, r7
 80080ca:	4630      	mov	r0, r6
 80080cc:	f000 fd06 	bl	8008adc <_Bfree>
 80080d0:	e699      	b.n	8007e06 <_dtoa_r+0x5be>
 80080d2:	2400      	movs	r4, #0
 80080d4:	4627      	mov	r7, r4
 80080d6:	e7e0      	b.n	800809a <_dtoa_r+0x852>
 80080d8:	46bb      	mov	fp, r7
 80080da:	4604      	mov	r4, r0
 80080dc:	4607      	mov	r7, r0
 80080de:	e5c7      	b.n	8007c70 <_dtoa_r+0x428>
 80080e0:	9b07      	ldr	r3, [sp, #28]
 80080e2:	46ca      	mov	sl, r9
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	f000 8100 	beq.w	80082ea <_dtoa_r+0xaa2>
 80080ea:	f1b8 0f00 	cmp.w	r8, #0
 80080ee:	dd05      	ble.n	80080fc <_dtoa_r+0x8b4>
 80080f0:	4639      	mov	r1, r7
 80080f2:	4642      	mov	r2, r8
 80080f4:	4630      	mov	r0, r6
 80080f6:	f000 ff0d 	bl	8008f14 <__lshift>
 80080fa:	4607      	mov	r7, r0
 80080fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d05d      	beq.n	80081be <_dtoa_r+0x976>
 8008102:	6879      	ldr	r1, [r7, #4]
 8008104:	4630      	mov	r0, r6
 8008106:	f000 fca9 	bl	8008a5c <_Balloc>
 800810a:	4680      	mov	r8, r0
 800810c:	b928      	cbnz	r0, 800811a <_dtoa_r+0x8d2>
 800810e:	4b82      	ldr	r3, [pc, #520]	; (8008318 <_dtoa_r+0xad0>)
 8008110:	4602      	mov	r2, r0
 8008112:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008116:	f7ff bbaf 	b.w	8007878 <_dtoa_r+0x30>
 800811a:	693a      	ldr	r2, [r7, #16]
 800811c:	3202      	adds	r2, #2
 800811e:	0092      	lsls	r2, r2, #2
 8008120:	f107 010c 	add.w	r1, r7, #12
 8008124:	300c      	adds	r0, #12
 8008126:	f000 fc8b 	bl	8008a40 <memcpy>
 800812a:	2201      	movs	r2, #1
 800812c:	4641      	mov	r1, r8
 800812e:	4630      	mov	r0, r6
 8008130:	f000 fef0 	bl	8008f14 <__lshift>
 8008134:	9b01      	ldr	r3, [sp, #4]
 8008136:	3301      	adds	r3, #1
 8008138:	9304      	str	r3, [sp, #16]
 800813a:	9b01      	ldr	r3, [sp, #4]
 800813c:	4453      	add	r3, sl
 800813e:	9308      	str	r3, [sp, #32]
 8008140:	9b02      	ldr	r3, [sp, #8]
 8008142:	f003 0301 	and.w	r3, r3, #1
 8008146:	46b9      	mov	r9, r7
 8008148:	9307      	str	r3, [sp, #28]
 800814a:	4607      	mov	r7, r0
 800814c:	9b04      	ldr	r3, [sp, #16]
 800814e:	4621      	mov	r1, r4
 8008150:	3b01      	subs	r3, #1
 8008152:	4628      	mov	r0, r5
 8008154:	9302      	str	r3, [sp, #8]
 8008156:	f7ff faeb 	bl	8007730 <quorem>
 800815a:	4603      	mov	r3, r0
 800815c:	3330      	adds	r3, #48	; 0x30
 800815e:	9005      	str	r0, [sp, #20]
 8008160:	4649      	mov	r1, r9
 8008162:	4628      	mov	r0, r5
 8008164:	9309      	str	r3, [sp, #36]	; 0x24
 8008166:	f000 ff45 	bl	8008ff4 <__mcmp>
 800816a:	463a      	mov	r2, r7
 800816c:	4682      	mov	sl, r0
 800816e:	4621      	mov	r1, r4
 8008170:	4630      	mov	r0, r6
 8008172:	f000 ff5b 	bl	800902c <__mdiff>
 8008176:	68c2      	ldr	r2, [r0, #12]
 8008178:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800817a:	4680      	mov	r8, r0
 800817c:	bb0a      	cbnz	r2, 80081c2 <_dtoa_r+0x97a>
 800817e:	4601      	mov	r1, r0
 8008180:	4628      	mov	r0, r5
 8008182:	f000 ff37 	bl	8008ff4 <__mcmp>
 8008186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008188:	4602      	mov	r2, r0
 800818a:	4641      	mov	r1, r8
 800818c:	4630      	mov	r0, r6
 800818e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8008192:	f000 fca3 	bl	8008adc <_Bfree>
 8008196:	9b06      	ldr	r3, [sp, #24]
 8008198:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800819a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800819e:	ea43 0102 	orr.w	r1, r3, r2
 80081a2:	9b07      	ldr	r3, [sp, #28]
 80081a4:	430b      	orrs	r3, r1
 80081a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081a8:	d10d      	bne.n	80081c6 <_dtoa_r+0x97e>
 80081aa:	2b39      	cmp	r3, #57	; 0x39
 80081ac:	d029      	beq.n	8008202 <_dtoa_r+0x9ba>
 80081ae:	f1ba 0f00 	cmp.w	sl, #0
 80081b2:	dd01      	ble.n	80081b8 <_dtoa_r+0x970>
 80081b4:	9b05      	ldr	r3, [sp, #20]
 80081b6:	3331      	adds	r3, #49	; 0x31
 80081b8:	9a02      	ldr	r2, [sp, #8]
 80081ba:	7013      	strb	r3, [r2, #0]
 80081bc:	e774      	b.n	80080a8 <_dtoa_r+0x860>
 80081be:	4638      	mov	r0, r7
 80081c0:	e7b8      	b.n	8008134 <_dtoa_r+0x8ec>
 80081c2:	2201      	movs	r2, #1
 80081c4:	e7e1      	b.n	800818a <_dtoa_r+0x942>
 80081c6:	f1ba 0f00 	cmp.w	sl, #0
 80081ca:	db06      	blt.n	80081da <_dtoa_r+0x992>
 80081cc:	9906      	ldr	r1, [sp, #24]
 80081ce:	ea41 0a0a 	orr.w	sl, r1, sl
 80081d2:	9907      	ldr	r1, [sp, #28]
 80081d4:	ea5a 0101 	orrs.w	r1, sl, r1
 80081d8:	d120      	bne.n	800821c <_dtoa_r+0x9d4>
 80081da:	2a00      	cmp	r2, #0
 80081dc:	ddec      	ble.n	80081b8 <_dtoa_r+0x970>
 80081de:	4629      	mov	r1, r5
 80081e0:	2201      	movs	r2, #1
 80081e2:	4630      	mov	r0, r6
 80081e4:	9304      	str	r3, [sp, #16]
 80081e6:	f000 fe95 	bl	8008f14 <__lshift>
 80081ea:	4621      	mov	r1, r4
 80081ec:	4605      	mov	r5, r0
 80081ee:	f000 ff01 	bl	8008ff4 <__mcmp>
 80081f2:	2800      	cmp	r0, #0
 80081f4:	9b04      	ldr	r3, [sp, #16]
 80081f6:	dc02      	bgt.n	80081fe <_dtoa_r+0x9b6>
 80081f8:	d1de      	bne.n	80081b8 <_dtoa_r+0x970>
 80081fa:	07da      	lsls	r2, r3, #31
 80081fc:	d5dc      	bpl.n	80081b8 <_dtoa_r+0x970>
 80081fe:	2b39      	cmp	r3, #57	; 0x39
 8008200:	d1d8      	bne.n	80081b4 <_dtoa_r+0x96c>
 8008202:	9a02      	ldr	r2, [sp, #8]
 8008204:	2339      	movs	r3, #57	; 0x39
 8008206:	7013      	strb	r3, [r2, #0]
 8008208:	4643      	mov	r3, r8
 800820a:	4698      	mov	r8, r3
 800820c:	3b01      	subs	r3, #1
 800820e:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8008212:	2a39      	cmp	r2, #57	; 0x39
 8008214:	d051      	beq.n	80082ba <_dtoa_r+0xa72>
 8008216:	3201      	adds	r2, #1
 8008218:	701a      	strb	r2, [r3, #0]
 800821a:	e745      	b.n	80080a8 <_dtoa_r+0x860>
 800821c:	2a00      	cmp	r2, #0
 800821e:	dd03      	ble.n	8008228 <_dtoa_r+0x9e0>
 8008220:	2b39      	cmp	r3, #57	; 0x39
 8008222:	d0ee      	beq.n	8008202 <_dtoa_r+0x9ba>
 8008224:	3301      	adds	r3, #1
 8008226:	e7c7      	b.n	80081b8 <_dtoa_r+0x970>
 8008228:	9a04      	ldr	r2, [sp, #16]
 800822a:	9908      	ldr	r1, [sp, #32]
 800822c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008230:	428a      	cmp	r2, r1
 8008232:	d02b      	beq.n	800828c <_dtoa_r+0xa44>
 8008234:	4629      	mov	r1, r5
 8008236:	2300      	movs	r3, #0
 8008238:	220a      	movs	r2, #10
 800823a:	4630      	mov	r0, r6
 800823c:	f000 fc70 	bl	8008b20 <__multadd>
 8008240:	45b9      	cmp	r9, r7
 8008242:	4605      	mov	r5, r0
 8008244:	f04f 0300 	mov.w	r3, #0
 8008248:	f04f 020a 	mov.w	r2, #10
 800824c:	4649      	mov	r1, r9
 800824e:	4630      	mov	r0, r6
 8008250:	d107      	bne.n	8008262 <_dtoa_r+0xa1a>
 8008252:	f000 fc65 	bl	8008b20 <__multadd>
 8008256:	4681      	mov	r9, r0
 8008258:	4607      	mov	r7, r0
 800825a:	9b04      	ldr	r3, [sp, #16]
 800825c:	3301      	adds	r3, #1
 800825e:	9304      	str	r3, [sp, #16]
 8008260:	e774      	b.n	800814c <_dtoa_r+0x904>
 8008262:	f000 fc5d 	bl	8008b20 <__multadd>
 8008266:	4639      	mov	r1, r7
 8008268:	4681      	mov	r9, r0
 800826a:	2300      	movs	r3, #0
 800826c:	220a      	movs	r2, #10
 800826e:	4630      	mov	r0, r6
 8008270:	f000 fc56 	bl	8008b20 <__multadd>
 8008274:	4607      	mov	r7, r0
 8008276:	e7f0      	b.n	800825a <_dtoa_r+0xa12>
 8008278:	f1ba 0f00 	cmp.w	sl, #0
 800827c:	9a01      	ldr	r2, [sp, #4]
 800827e:	bfcc      	ite	gt
 8008280:	46d0      	movgt	r8, sl
 8008282:	f04f 0801 	movle.w	r8, #1
 8008286:	4490      	add	r8, r2
 8008288:	f04f 0900 	mov.w	r9, #0
 800828c:	4629      	mov	r1, r5
 800828e:	2201      	movs	r2, #1
 8008290:	4630      	mov	r0, r6
 8008292:	9302      	str	r3, [sp, #8]
 8008294:	f000 fe3e 	bl	8008f14 <__lshift>
 8008298:	4621      	mov	r1, r4
 800829a:	4605      	mov	r5, r0
 800829c:	f000 feaa 	bl	8008ff4 <__mcmp>
 80082a0:	2800      	cmp	r0, #0
 80082a2:	dcb1      	bgt.n	8008208 <_dtoa_r+0x9c0>
 80082a4:	d102      	bne.n	80082ac <_dtoa_r+0xa64>
 80082a6:	9b02      	ldr	r3, [sp, #8]
 80082a8:	07db      	lsls	r3, r3, #31
 80082aa:	d4ad      	bmi.n	8008208 <_dtoa_r+0x9c0>
 80082ac:	4643      	mov	r3, r8
 80082ae:	4698      	mov	r8, r3
 80082b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082b4:	2a30      	cmp	r2, #48	; 0x30
 80082b6:	d0fa      	beq.n	80082ae <_dtoa_r+0xa66>
 80082b8:	e6f6      	b.n	80080a8 <_dtoa_r+0x860>
 80082ba:	9a01      	ldr	r2, [sp, #4]
 80082bc:	429a      	cmp	r2, r3
 80082be:	d1a4      	bne.n	800820a <_dtoa_r+0x9c2>
 80082c0:	f10b 0b01 	add.w	fp, fp, #1
 80082c4:	2331      	movs	r3, #49	; 0x31
 80082c6:	e778      	b.n	80081ba <_dtoa_r+0x972>
 80082c8:	4b14      	ldr	r3, [pc, #80]	; (800831c <_dtoa_r+0xad4>)
 80082ca:	f7ff bb27 	b.w	800791c <_dtoa_r+0xd4>
 80082ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	f47f ab03 	bne.w	80078dc <_dtoa_r+0x94>
 80082d6:	4b12      	ldr	r3, [pc, #72]	; (8008320 <_dtoa_r+0xad8>)
 80082d8:	f7ff bb20 	b.w	800791c <_dtoa_r+0xd4>
 80082dc:	f1ba 0f00 	cmp.w	sl, #0
 80082e0:	dc03      	bgt.n	80082ea <_dtoa_r+0xaa2>
 80082e2:	9b06      	ldr	r3, [sp, #24]
 80082e4:	2b02      	cmp	r3, #2
 80082e6:	f73f aec7 	bgt.w	8008078 <_dtoa_r+0x830>
 80082ea:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80082ee:	4621      	mov	r1, r4
 80082f0:	4628      	mov	r0, r5
 80082f2:	f7ff fa1d 	bl	8007730 <quorem>
 80082f6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80082fa:	f808 3b01 	strb.w	r3, [r8], #1
 80082fe:	9a01      	ldr	r2, [sp, #4]
 8008300:	eba8 0202 	sub.w	r2, r8, r2
 8008304:	4592      	cmp	sl, r2
 8008306:	ddb7      	ble.n	8008278 <_dtoa_r+0xa30>
 8008308:	4629      	mov	r1, r5
 800830a:	2300      	movs	r3, #0
 800830c:	220a      	movs	r2, #10
 800830e:	4630      	mov	r0, r6
 8008310:	f000 fc06 	bl	8008b20 <__multadd>
 8008314:	4605      	mov	r5, r0
 8008316:	e7ea      	b.n	80082ee <_dtoa_r+0xaa6>
 8008318:	08030160 	.word	0x08030160
 800831c:	0802ff60 	.word	0x0802ff60
 8008320:	080300e1 	.word	0x080300e1

08008324 <rshift>:
 8008324:	6903      	ldr	r3, [r0, #16]
 8008326:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800832a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800832e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008332:	f100 0414 	add.w	r4, r0, #20
 8008336:	dd45      	ble.n	80083c4 <rshift+0xa0>
 8008338:	f011 011f 	ands.w	r1, r1, #31
 800833c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008340:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008344:	d10c      	bne.n	8008360 <rshift+0x3c>
 8008346:	f100 0710 	add.w	r7, r0, #16
 800834a:	4629      	mov	r1, r5
 800834c:	42b1      	cmp	r1, r6
 800834e:	d334      	bcc.n	80083ba <rshift+0x96>
 8008350:	1a9b      	subs	r3, r3, r2
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	1eea      	subs	r2, r5, #3
 8008356:	4296      	cmp	r6, r2
 8008358:	bf38      	it	cc
 800835a:	2300      	movcc	r3, #0
 800835c:	4423      	add	r3, r4
 800835e:	e015      	b.n	800838c <rshift+0x68>
 8008360:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008364:	f1c1 0820 	rsb	r8, r1, #32
 8008368:	40cf      	lsrs	r7, r1
 800836a:	f105 0e04 	add.w	lr, r5, #4
 800836e:	46a1      	mov	r9, r4
 8008370:	4576      	cmp	r6, lr
 8008372:	46f4      	mov	ip, lr
 8008374:	d815      	bhi.n	80083a2 <rshift+0x7e>
 8008376:	1a9a      	subs	r2, r3, r2
 8008378:	0092      	lsls	r2, r2, #2
 800837a:	3a04      	subs	r2, #4
 800837c:	3501      	adds	r5, #1
 800837e:	42ae      	cmp	r6, r5
 8008380:	bf38      	it	cc
 8008382:	2200      	movcc	r2, #0
 8008384:	18a3      	adds	r3, r4, r2
 8008386:	50a7      	str	r7, [r4, r2]
 8008388:	b107      	cbz	r7, 800838c <rshift+0x68>
 800838a:	3304      	adds	r3, #4
 800838c:	1b1a      	subs	r2, r3, r4
 800838e:	42a3      	cmp	r3, r4
 8008390:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008394:	bf08      	it	eq
 8008396:	2300      	moveq	r3, #0
 8008398:	6102      	str	r2, [r0, #16]
 800839a:	bf08      	it	eq
 800839c:	6143      	streq	r3, [r0, #20]
 800839e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083a2:	f8dc c000 	ldr.w	ip, [ip]
 80083a6:	fa0c fc08 	lsl.w	ip, ip, r8
 80083aa:	ea4c 0707 	orr.w	r7, ip, r7
 80083ae:	f849 7b04 	str.w	r7, [r9], #4
 80083b2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80083b6:	40cf      	lsrs	r7, r1
 80083b8:	e7da      	b.n	8008370 <rshift+0x4c>
 80083ba:	f851 cb04 	ldr.w	ip, [r1], #4
 80083be:	f847 cf04 	str.w	ip, [r7, #4]!
 80083c2:	e7c3      	b.n	800834c <rshift+0x28>
 80083c4:	4623      	mov	r3, r4
 80083c6:	e7e1      	b.n	800838c <rshift+0x68>

080083c8 <__hexdig_fun>:
 80083c8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80083cc:	2b09      	cmp	r3, #9
 80083ce:	d802      	bhi.n	80083d6 <__hexdig_fun+0xe>
 80083d0:	3820      	subs	r0, #32
 80083d2:	b2c0      	uxtb	r0, r0
 80083d4:	4770      	bx	lr
 80083d6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80083da:	2b05      	cmp	r3, #5
 80083dc:	d801      	bhi.n	80083e2 <__hexdig_fun+0x1a>
 80083de:	3847      	subs	r0, #71	; 0x47
 80083e0:	e7f7      	b.n	80083d2 <__hexdig_fun+0xa>
 80083e2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80083e6:	2b05      	cmp	r3, #5
 80083e8:	d801      	bhi.n	80083ee <__hexdig_fun+0x26>
 80083ea:	3827      	subs	r0, #39	; 0x27
 80083ec:	e7f1      	b.n	80083d2 <__hexdig_fun+0xa>
 80083ee:	2000      	movs	r0, #0
 80083f0:	4770      	bx	lr
	...

080083f4 <__gethex>:
 80083f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083f8:	ed2d 8b02 	vpush	{d8}
 80083fc:	b089      	sub	sp, #36	; 0x24
 80083fe:	ee08 0a10 	vmov	s16, r0
 8008402:	9304      	str	r3, [sp, #16]
 8008404:	4bb4      	ldr	r3, [pc, #720]	; (80086d8 <__gethex+0x2e4>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	9301      	str	r3, [sp, #4]
 800840a:	4618      	mov	r0, r3
 800840c:	468b      	mov	fp, r1
 800840e:	4690      	mov	r8, r2
 8008410:	f7f7 ff16 	bl	8000240 <strlen>
 8008414:	9b01      	ldr	r3, [sp, #4]
 8008416:	f8db 2000 	ldr.w	r2, [fp]
 800841a:	4403      	add	r3, r0
 800841c:	4682      	mov	sl, r0
 800841e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008422:	9305      	str	r3, [sp, #20]
 8008424:	1c93      	adds	r3, r2, #2
 8008426:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800842a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800842e:	32fe      	adds	r2, #254	; 0xfe
 8008430:	18d1      	adds	r1, r2, r3
 8008432:	461f      	mov	r7, r3
 8008434:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008438:	9100      	str	r1, [sp, #0]
 800843a:	2830      	cmp	r0, #48	; 0x30
 800843c:	d0f8      	beq.n	8008430 <__gethex+0x3c>
 800843e:	f7ff ffc3 	bl	80083c8 <__hexdig_fun>
 8008442:	4604      	mov	r4, r0
 8008444:	2800      	cmp	r0, #0
 8008446:	d13a      	bne.n	80084be <__gethex+0xca>
 8008448:	9901      	ldr	r1, [sp, #4]
 800844a:	4652      	mov	r2, sl
 800844c:	4638      	mov	r0, r7
 800844e:	f001 fa2f 	bl	80098b0 <strncmp>
 8008452:	4605      	mov	r5, r0
 8008454:	2800      	cmp	r0, #0
 8008456:	d168      	bne.n	800852a <__gethex+0x136>
 8008458:	f817 000a 	ldrb.w	r0, [r7, sl]
 800845c:	eb07 060a 	add.w	r6, r7, sl
 8008460:	f7ff ffb2 	bl	80083c8 <__hexdig_fun>
 8008464:	2800      	cmp	r0, #0
 8008466:	d062      	beq.n	800852e <__gethex+0x13a>
 8008468:	4633      	mov	r3, r6
 800846a:	7818      	ldrb	r0, [r3, #0]
 800846c:	2830      	cmp	r0, #48	; 0x30
 800846e:	461f      	mov	r7, r3
 8008470:	f103 0301 	add.w	r3, r3, #1
 8008474:	d0f9      	beq.n	800846a <__gethex+0x76>
 8008476:	f7ff ffa7 	bl	80083c8 <__hexdig_fun>
 800847a:	2301      	movs	r3, #1
 800847c:	fab0 f480 	clz	r4, r0
 8008480:	0964      	lsrs	r4, r4, #5
 8008482:	4635      	mov	r5, r6
 8008484:	9300      	str	r3, [sp, #0]
 8008486:	463a      	mov	r2, r7
 8008488:	4616      	mov	r6, r2
 800848a:	3201      	adds	r2, #1
 800848c:	7830      	ldrb	r0, [r6, #0]
 800848e:	f7ff ff9b 	bl	80083c8 <__hexdig_fun>
 8008492:	2800      	cmp	r0, #0
 8008494:	d1f8      	bne.n	8008488 <__gethex+0x94>
 8008496:	9901      	ldr	r1, [sp, #4]
 8008498:	4652      	mov	r2, sl
 800849a:	4630      	mov	r0, r6
 800849c:	f001 fa08 	bl	80098b0 <strncmp>
 80084a0:	b980      	cbnz	r0, 80084c4 <__gethex+0xd0>
 80084a2:	b94d      	cbnz	r5, 80084b8 <__gethex+0xc4>
 80084a4:	eb06 050a 	add.w	r5, r6, sl
 80084a8:	462a      	mov	r2, r5
 80084aa:	4616      	mov	r6, r2
 80084ac:	3201      	adds	r2, #1
 80084ae:	7830      	ldrb	r0, [r6, #0]
 80084b0:	f7ff ff8a 	bl	80083c8 <__hexdig_fun>
 80084b4:	2800      	cmp	r0, #0
 80084b6:	d1f8      	bne.n	80084aa <__gethex+0xb6>
 80084b8:	1bad      	subs	r5, r5, r6
 80084ba:	00ad      	lsls	r5, r5, #2
 80084bc:	e004      	b.n	80084c8 <__gethex+0xd4>
 80084be:	2400      	movs	r4, #0
 80084c0:	4625      	mov	r5, r4
 80084c2:	e7e0      	b.n	8008486 <__gethex+0x92>
 80084c4:	2d00      	cmp	r5, #0
 80084c6:	d1f7      	bne.n	80084b8 <__gethex+0xc4>
 80084c8:	7833      	ldrb	r3, [r6, #0]
 80084ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80084ce:	2b50      	cmp	r3, #80	; 0x50
 80084d0:	d13b      	bne.n	800854a <__gethex+0x156>
 80084d2:	7873      	ldrb	r3, [r6, #1]
 80084d4:	2b2b      	cmp	r3, #43	; 0x2b
 80084d6:	d02c      	beq.n	8008532 <__gethex+0x13e>
 80084d8:	2b2d      	cmp	r3, #45	; 0x2d
 80084da:	d02e      	beq.n	800853a <__gethex+0x146>
 80084dc:	1c71      	adds	r1, r6, #1
 80084de:	f04f 0900 	mov.w	r9, #0
 80084e2:	7808      	ldrb	r0, [r1, #0]
 80084e4:	f7ff ff70 	bl	80083c8 <__hexdig_fun>
 80084e8:	1e43      	subs	r3, r0, #1
 80084ea:	b2db      	uxtb	r3, r3
 80084ec:	2b18      	cmp	r3, #24
 80084ee:	d82c      	bhi.n	800854a <__gethex+0x156>
 80084f0:	f1a0 0210 	sub.w	r2, r0, #16
 80084f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80084f8:	f7ff ff66 	bl	80083c8 <__hexdig_fun>
 80084fc:	1e43      	subs	r3, r0, #1
 80084fe:	b2db      	uxtb	r3, r3
 8008500:	2b18      	cmp	r3, #24
 8008502:	d91d      	bls.n	8008540 <__gethex+0x14c>
 8008504:	f1b9 0f00 	cmp.w	r9, #0
 8008508:	d000      	beq.n	800850c <__gethex+0x118>
 800850a:	4252      	negs	r2, r2
 800850c:	4415      	add	r5, r2
 800850e:	f8cb 1000 	str.w	r1, [fp]
 8008512:	b1e4      	cbz	r4, 800854e <__gethex+0x15a>
 8008514:	9b00      	ldr	r3, [sp, #0]
 8008516:	2b00      	cmp	r3, #0
 8008518:	bf14      	ite	ne
 800851a:	2700      	movne	r7, #0
 800851c:	2706      	moveq	r7, #6
 800851e:	4638      	mov	r0, r7
 8008520:	b009      	add	sp, #36	; 0x24
 8008522:	ecbd 8b02 	vpop	{d8}
 8008526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800852a:	463e      	mov	r6, r7
 800852c:	4625      	mov	r5, r4
 800852e:	2401      	movs	r4, #1
 8008530:	e7ca      	b.n	80084c8 <__gethex+0xd4>
 8008532:	f04f 0900 	mov.w	r9, #0
 8008536:	1cb1      	adds	r1, r6, #2
 8008538:	e7d3      	b.n	80084e2 <__gethex+0xee>
 800853a:	f04f 0901 	mov.w	r9, #1
 800853e:	e7fa      	b.n	8008536 <__gethex+0x142>
 8008540:	230a      	movs	r3, #10
 8008542:	fb03 0202 	mla	r2, r3, r2, r0
 8008546:	3a10      	subs	r2, #16
 8008548:	e7d4      	b.n	80084f4 <__gethex+0x100>
 800854a:	4631      	mov	r1, r6
 800854c:	e7df      	b.n	800850e <__gethex+0x11a>
 800854e:	1bf3      	subs	r3, r6, r7
 8008550:	3b01      	subs	r3, #1
 8008552:	4621      	mov	r1, r4
 8008554:	2b07      	cmp	r3, #7
 8008556:	dc0b      	bgt.n	8008570 <__gethex+0x17c>
 8008558:	ee18 0a10 	vmov	r0, s16
 800855c:	f000 fa7e 	bl	8008a5c <_Balloc>
 8008560:	4604      	mov	r4, r0
 8008562:	b940      	cbnz	r0, 8008576 <__gethex+0x182>
 8008564:	4b5d      	ldr	r3, [pc, #372]	; (80086dc <__gethex+0x2e8>)
 8008566:	4602      	mov	r2, r0
 8008568:	21de      	movs	r1, #222	; 0xde
 800856a:	485d      	ldr	r0, [pc, #372]	; (80086e0 <__gethex+0x2ec>)
 800856c:	f001 f9c2 	bl	80098f4 <__assert_func>
 8008570:	3101      	adds	r1, #1
 8008572:	105b      	asrs	r3, r3, #1
 8008574:	e7ee      	b.n	8008554 <__gethex+0x160>
 8008576:	f100 0914 	add.w	r9, r0, #20
 800857a:	f04f 0b00 	mov.w	fp, #0
 800857e:	f1ca 0301 	rsb	r3, sl, #1
 8008582:	f8cd 9008 	str.w	r9, [sp, #8]
 8008586:	f8cd b000 	str.w	fp, [sp]
 800858a:	9306      	str	r3, [sp, #24]
 800858c:	42b7      	cmp	r7, r6
 800858e:	d340      	bcc.n	8008612 <__gethex+0x21e>
 8008590:	9802      	ldr	r0, [sp, #8]
 8008592:	9b00      	ldr	r3, [sp, #0]
 8008594:	f840 3b04 	str.w	r3, [r0], #4
 8008598:	eba0 0009 	sub.w	r0, r0, r9
 800859c:	1080      	asrs	r0, r0, #2
 800859e:	0146      	lsls	r6, r0, #5
 80085a0:	6120      	str	r0, [r4, #16]
 80085a2:	4618      	mov	r0, r3
 80085a4:	f000 fb4c 	bl	8008c40 <__hi0bits>
 80085a8:	1a30      	subs	r0, r6, r0
 80085aa:	f8d8 6000 	ldr.w	r6, [r8]
 80085ae:	42b0      	cmp	r0, r6
 80085b0:	dd63      	ble.n	800867a <__gethex+0x286>
 80085b2:	1b87      	subs	r7, r0, r6
 80085b4:	4639      	mov	r1, r7
 80085b6:	4620      	mov	r0, r4
 80085b8:	f000 feed 	bl	8009396 <__any_on>
 80085bc:	4682      	mov	sl, r0
 80085be:	b1a8      	cbz	r0, 80085ec <__gethex+0x1f8>
 80085c0:	1e7b      	subs	r3, r7, #1
 80085c2:	1159      	asrs	r1, r3, #5
 80085c4:	f003 021f 	and.w	r2, r3, #31
 80085c8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80085cc:	f04f 0a01 	mov.w	sl, #1
 80085d0:	fa0a f202 	lsl.w	r2, sl, r2
 80085d4:	420a      	tst	r2, r1
 80085d6:	d009      	beq.n	80085ec <__gethex+0x1f8>
 80085d8:	4553      	cmp	r3, sl
 80085da:	dd05      	ble.n	80085e8 <__gethex+0x1f4>
 80085dc:	1eb9      	subs	r1, r7, #2
 80085de:	4620      	mov	r0, r4
 80085e0:	f000 fed9 	bl	8009396 <__any_on>
 80085e4:	2800      	cmp	r0, #0
 80085e6:	d145      	bne.n	8008674 <__gethex+0x280>
 80085e8:	f04f 0a02 	mov.w	sl, #2
 80085ec:	4639      	mov	r1, r7
 80085ee:	4620      	mov	r0, r4
 80085f0:	f7ff fe98 	bl	8008324 <rshift>
 80085f4:	443d      	add	r5, r7
 80085f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80085fa:	42ab      	cmp	r3, r5
 80085fc:	da4c      	bge.n	8008698 <__gethex+0x2a4>
 80085fe:	ee18 0a10 	vmov	r0, s16
 8008602:	4621      	mov	r1, r4
 8008604:	f000 fa6a 	bl	8008adc <_Bfree>
 8008608:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800860a:	2300      	movs	r3, #0
 800860c:	6013      	str	r3, [r2, #0]
 800860e:	27a3      	movs	r7, #163	; 0xa3
 8008610:	e785      	b.n	800851e <__gethex+0x12a>
 8008612:	1e73      	subs	r3, r6, #1
 8008614:	9a05      	ldr	r2, [sp, #20]
 8008616:	9303      	str	r3, [sp, #12]
 8008618:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800861c:	4293      	cmp	r3, r2
 800861e:	d019      	beq.n	8008654 <__gethex+0x260>
 8008620:	f1bb 0f20 	cmp.w	fp, #32
 8008624:	d107      	bne.n	8008636 <__gethex+0x242>
 8008626:	9b02      	ldr	r3, [sp, #8]
 8008628:	9a00      	ldr	r2, [sp, #0]
 800862a:	f843 2b04 	str.w	r2, [r3], #4
 800862e:	9302      	str	r3, [sp, #8]
 8008630:	2300      	movs	r3, #0
 8008632:	9300      	str	r3, [sp, #0]
 8008634:	469b      	mov	fp, r3
 8008636:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800863a:	f7ff fec5 	bl	80083c8 <__hexdig_fun>
 800863e:	9b00      	ldr	r3, [sp, #0]
 8008640:	f000 000f 	and.w	r0, r0, #15
 8008644:	fa00 f00b 	lsl.w	r0, r0, fp
 8008648:	4303      	orrs	r3, r0
 800864a:	9300      	str	r3, [sp, #0]
 800864c:	f10b 0b04 	add.w	fp, fp, #4
 8008650:	9b03      	ldr	r3, [sp, #12]
 8008652:	e00d      	b.n	8008670 <__gethex+0x27c>
 8008654:	9b03      	ldr	r3, [sp, #12]
 8008656:	9a06      	ldr	r2, [sp, #24]
 8008658:	4413      	add	r3, r2
 800865a:	42bb      	cmp	r3, r7
 800865c:	d3e0      	bcc.n	8008620 <__gethex+0x22c>
 800865e:	4618      	mov	r0, r3
 8008660:	9901      	ldr	r1, [sp, #4]
 8008662:	9307      	str	r3, [sp, #28]
 8008664:	4652      	mov	r2, sl
 8008666:	f001 f923 	bl	80098b0 <strncmp>
 800866a:	9b07      	ldr	r3, [sp, #28]
 800866c:	2800      	cmp	r0, #0
 800866e:	d1d7      	bne.n	8008620 <__gethex+0x22c>
 8008670:	461e      	mov	r6, r3
 8008672:	e78b      	b.n	800858c <__gethex+0x198>
 8008674:	f04f 0a03 	mov.w	sl, #3
 8008678:	e7b8      	b.n	80085ec <__gethex+0x1f8>
 800867a:	da0a      	bge.n	8008692 <__gethex+0x29e>
 800867c:	1a37      	subs	r7, r6, r0
 800867e:	4621      	mov	r1, r4
 8008680:	ee18 0a10 	vmov	r0, s16
 8008684:	463a      	mov	r2, r7
 8008686:	f000 fc45 	bl	8008f14 <__lshift>
 800868a:	1bed      	subs	r5, r5, r7
 800868c:	4604      	mov	r4, r0
 800868e:	f100 0914 	add.w	r9, r0, #20
 8008692:	f04f 0a00 	mov.w	sl, #0
 8008696:	e7ae      	b.n	80085f6 <__gethex+0x202>
 8008698:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800869c:	42a8      	cmp	r0, r5
 800869e:	dd72      	ble.n	8008786 <__gethex+0x392>
 80086a0:	1b45      	subs	r5, r0, r5
 80086a2:	42ae      	cmp	r6, r5
 80086a4:	dc36      	bgt.n	8008714 <__gethex+0x320>
 80086a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80086aa:	2b02      	cmp	r3, #2
 80086ac:	d02a      	beq.n	8008704 <__gethex+0x310>
 80086ae:	2b03      	cmp	r3, #3
 80086b0:	d02c      	beq.n	800870c <__gethex+0x318>
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	d11c      	bne.n	80086f0 <__gethex+0x2fc>
 80086b6:	42ae      	cmp	r6, r5
 80086b8:	d11a      	bne.n	80086f0 <__gethex+0x2fc>
 80086ba:	2e01      	cmp	r6, #1
 80086bc:	d112      	bne.n	80086e4 <__gethex+0x2f0>
 80086be:	9a04      	ldr	r2, [sp, #16]
 80086c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80086c4:	6013      	str	r3, [r2, #0]
 80086c6:	2301      	movs	r3, #1
 80086c8:	6123      	str	r3, [r4, #16]
 80086ca:	f8c9 3000 	str.w	r3, [r9]
 80086ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80086d0:	2762      	movs	r7, #98	; 0x62
 80086d2:	601c      	str	r4, [r3, #0]
 80086d4:	e723      	b.n	800851e <__gethex+0x12a>
 80086d6:	bf00      	nop
 80086d8:	080301d8 	.word	0x080301d8
 80086dc:	08030160 	.word	0x08030160
 80086e0:	08030171 	.word	0x08030171
 80086e4:	1e71      	subs	r1, r6, #1
 80086e6:	4620      	mov	r0, r4
 80086e8:	f000 fe55 	bl	8009396 <__any_on>
 80086ec:	2800      	cmp	r0, #0
 80086ee:	d1e6      	bne.n	80086be <__gethex+0x2ca>
 80086f0:	ee18 0a10 	vmov	r0, s16
 80086f4:	4621      	mov	r1, r4
 80086f6:	f000 f9f1 	bl	8008adc <_Bfree>
 80086fa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80086fc:	2300      	movs	r3, #0
 80086fe:	6013      	str	r3, [r2, #0]
 8008700:	2750      	movs	r7, #80	; 0x50
 8008702:	e70c      	b.n	800851e <__gethex+0x12a>
 8008704:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008706:	2b00      	cmp	r3, #0
 8008708:	d1f2      	bne.n	80086f0 <__gethex+0x2fc>
 800870a:	e7d8      	b.n	80086be <__gethex+0x2ca>
 800870c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1d5      	bne.n	80086be <__gethex+0x2ca>
 8008712:	e7ed      	b.n	80086f0 <__gethex+0x2fc>
 8008714:	1e6f      	subs	r7, r5, #1
 8008716:	f1ba 0f00 	cmp.w	sl, #0
 800871a:	d131      	bne.n	8008780 <__gethex+0x38c>
 800871c:	b127      	cbz	r7, 8008728 <__gethex+0x334>
 800871e:	4639      	mov	r1, r7
 8008720:	4620      	mov	r0, r4
 8008722:	f000 fe38 	bl	8009396 <__any_on>
 8008726:	4682      	mov	sl, r0
 8008728:	117b      	asrs	r3, r7, #5
 800872a:	2101      	movs	r1, #1
 800872c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008730:	f007 071f 	and.w	r7, r7, #31
 8008734:	fa01 f707 	lsl.w	r7, r1, r7
 8008738:	421f      	tst	r7, r3
 800873a:	4629      	mov	r1, r5
 800873c:	4620      	mov	r0, r4
 800873e:	bf18      	it	ne
 8008740:	f04a 0a02 	orrne.w	sl, sl, #2
 8008744:	1b76      	subs	r6, r6, r5
 8008746:	f7ff fded 	bl	8008324 <rshift>
 800874a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800874e:	2702      	movs	r7, #2
 8008750:	f1ba 0f00 	cmp.w	sl, #0
 8008754:	d048      	beq.n	80087e8 <__gethex+0x3f4>
 8008756:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800875a:	2b02      	cmp	r3, #2
 800875c:	d015      	beq.n	800878a <__gethex+0x396>
 800875e:	2b03      	cmp	r3, #3
 8008760:	d017      	beq.n	8008792 <__gethex+0x39e>
 8008762:	2b01      	cmp	r3, #1
 8008764:	d109      	bne.n	800877a <__gethex+0x386>
 8008766:	f01a 0f02 	tst.w	sl, #2
 800876a:	d006      	beq.n	800877a <__gethex+0x386>
 800876c:	f8d9 0000 	ldr.w	r0, [r9]
 8008770:	ea4a 0a00 	orr.w	sl, sl, r0
 8008774:	f01a 0f01 	tst.w	sl, #1
 8008778:	d10e      	bne.n	8008798 <__gethex+0x3a4>
 800877a:	f047 0710 	orr.w	r7, r7, #16
 800877e:	e033      	b.n	80087e8 <__gethex+0x3f4>
 8008780:	f04f 0a01 	mov.w	sl, #1
 8008784:	e7d0      	b.n	8008728 <__gethex+0x334>
 8008786:	2701      	movs	r7, #1
 8008788:	e7e2      	b.n	8008750 <__gethex+0x35c>
 800878a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800878c:	f1c3 0301 	rsb	r3, r3, #1
 8008790:	9315      	str	r3, [sp, #84]	; 0x54
 8008792:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008794:	2b00      	cmp	r3, #0
 8008796:	d0f0      	beq.n	800877a <__gethex+0x386>
 8008798:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800879c:	f104 0314 	add.w	r3, r4, #20
 80087a0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80087a4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80087a8:	f04f 0c00 	mov.w	ip, #0
 80087ac:	4618      	mov	r0, r3
 80087ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80087b2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80087b6:	d01c      	beq.n	80087f2 <__gethex+0x3fe>
 80087b8:	3201      	adds	r2, #1
 80087ba:	6002      	str	r2, [r0, #0]
 80087bc:	2f02      	cmp	r7, #2
 80087be:	f104 0314 	add.w	r3, r4, #20
 80087c2:	d13f      	bne.n	8008844 <__gethex+0x450>
 80087c4:	f8d8 2000 	ldr.w	r2, [r8]
 80087c8:	3a01      	subs	r2, #1
 80087ca:	42b2      	cmp	r2, r6
 80087cc:	d10a      	bne.n	80087e4 <__gethex+0x3f0>
 80087ce:	1171      	asrs	r1, r6, #5
 80087d0:	2201      	movs	r2, #1
 80087d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80087d6:	f006 061f 	and.w	r6, r6, #31
 80087da:	fa02 f606 	lsl.w	r6, r2, r6
 80087de:	421e      	tst	r6, r3
 80087e0:	bf18      	it	ne
 80087e2:	4617      	movne	r7, r2
 80087e4:	f047 0720 	orr.w	r7, r7, #32
 80087e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80087ea:	601c      	str	r4, [r3, #0]
 80087ec:	9b04      	ldr	r3, [sp, #16]
 80087ee:	601d      	str	r5, [r3, #0]
 80087f0:	e695      	b.n	800851e <__gethex+0x12a>
 80087f2:	4299      	cmp	r1, r3
 80087f4:	f843 cc04 	str.w	ip, [r3, #-4]
 80087f8:	d8d8      	bhi.n	80087ac <__gethex+0x3b8>
 80087fa:	68a3      	ldr	r3, [r4, #8]
 80087fc:	459b      	cmp	fp, r3
 80087fe:	db19      	blt.n	8008834 <__gethex+0x440>
 8008800:	6861      	ldr	r1, [r4, #4]
 8008802:	ee18 0a10 	vmov	r0, s16
 8008806:	3101      	adds	r1, #1
 8008808:	f000 f928 	bl	8008a5c <_Balloc>
 800880c:	4681      	mov	r9, r0
 800880e:	b918      	cbnz	r0, 8008818 <__gethex+0x424>
 8008810:	4b1a      	ldr	r3, [pc, #104]	; (800887c <__gethex+0x488>)
 8008812:	4602      	mov	r2, r0
 8008814:	2184      	movs	r1, #132	; 0x84
 8008816:	e6a8      	b.n	800856a <__gethex+0x176>
 8008818:	6922      	ldr	r2, [r4, #16]
 800881a:	3202      	adds	r2, #2
 800881c:	f104 010c 	add.w	r1, r4, #12
 8008820:	0092      	lsls	r2, r2, #2
 8008822:	300c      	adds	r0, #12
 8008824:	f000 f90c 	bl	8008a40 <memcpy>
 8008828:	4621      	mov	r1, r4
 800882a:	ee18 0a10 	vmov	r0, s16
 800882e:	f000 f955 	bl	8008adc <_Bfree>
 8008832:	464c      	mov	r4, r9
 8008834:	6923      	ldr	r3, [r4, #16]
 8008836:	1c5a      	adds	r2, r3, #1
 8008838:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800883c:	6122      	str	r2, [r4, #16]
 800883e:	2201      	movs	r2, #1
 8008840:	615a      	str	r2, [r3, #20]
 8008842:	e7bb      	b.n	80087bc <__gethex+0x3c8>
 8008844:	6922      	ldr	r2, [r4, #16]
 8008846:	455a      	cmp	r2, fp
 8008848:	dd0b      	ble.n	8008862 <__gethex+0x46e>
 800884a:	2101      	movs	r1, #1
 800884c:	4620      	mov	r0, r4
 800884e:	f7ff fd69 	bl	8008324 <rshift>
 8008852:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008856:	3501      	adds	r5, #1
 8008858:	42ab      	cmp	r3, r5
 800885a:	f6ff aed0 	blt.w	80085fe <__gethex+0x20a>
 800885e:	2701      	movs	r7, #1
 8008860:	e7c0      	b.n	80087e4 <__gethex+0x3f0>
 8008862:	f016 061f 	ands.w	r6, r6, #31
 8008866:	d0fa      	beq.n	800885e <__gethex+0x46a>
 8008868:	4453      	add	r3, sl
 800886a:	f1c6 0620 	rsb	r6, r6, #32
 800886e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008872:	f000 f9e5 	bl	8008c40 <__hi0bits>
 8008876:	42b0      	cmp	r0, r6
 8008878:	dbe7      	blt.n	800884a <__gethex+0x456>
 800887a:	e7f0      	b.n	800885e <__gethex+0x46a>
 800887c:	08030160 	.word	0x08030160

08008880 <L_shift>:
 8008880:	f1c2 0208 	rsb	r2, r2, #8
 8008884:	0092      	lsls	r2, r2, #2
 8008886:	b570      	push	{r4, r5, r6, lr}
 8008888:	f1c2 0620 	rsb	r6, r2, #32
 800888c:	6843      	ldr	r3, [r0, #4]
 800888e:	6804      	ldr	r4, [r0, #0]
 8008890:	fa03 f506 	lsl.w	r5, r3, r6
 8008894:	432c      	orrs	r4, r5
 8008896:	40d3      	lsrs	r3, r2
 8008898:	6004      	str	r4, [r0, #0]
 800889a:	f840 3f04 	str.w	r3, [r0, #4]!
 800889e:	4288      	cmp	r0, r1
 80088a0:	d3f4      	bcc.n	800888c <L_shift+0xc>
 80088a2:	bd70      	pop	{r4, r5, r6, pc}

080088a4 <__match>:
 80088a4:	b530      	push	{r4, r5, lr}
 80088a6:	6803      	ldr	r3, [r0, #0]
 80088a8:	3301      	adds	r3, #1
 80088aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088ae:	b914      	cbnz	r4, 80088b6 <__match+0x12>
 80088b0:	6003      	str	r3, [r0, #0]
 80088b2:	2001      	movs	r0, #1
 80088b4:	bd30      	pop	{r4, r5, pc}
 80088b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088ba:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80088be:	2d19      	cmp	r5, #25
 80088c0:	bf98      	it	ls
 80088c2:	3220      	addls	r2, #32
 80088c4:	42a2      	cmp	r2, r4
 80088c6:	d0f0      	beq.n	80088aa <__match+0x6>
 80088c8:	2000      	movs	r0, #0
 80088ca:	e7f3      	b.n	80088b4 <__match+0x10>

080088cc <__hexnan>:
 80088cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088d0:	680b      	ldr	r3, [r1, #0]
 80088d2:	115e      	asrs	r6, r3, #5
 80088d4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80088d8:	f013 031f 	ands.w	r3, r3, #31
 80088dc:	b087      	sub	sp, #28
 80088de:	bf18      	it	ne
 80088e0:	3604      	addne	r6, #4
 80088e2:	2500      	movs	r5, #0
 80088e4:	1f37      	subs	r7, r6, #4
 80088e6:	4690      	mov	r8, r2
 80088e8:	6802      	ldr	r2, [r0, #0]
 80088ea:	9301      	str	r3, [sp, #4]
 80088ec:	4682      	mov	sl, r0
 80088ee:	f846 5c04 	str.w	r5, [r6, #-4]
 80088f2:	46b9      	mov	r9, r7
 80088f4:	463c      	mov	r4, r7
 80088f6:	9502      	str	r5, [sp, #8]
 80088f8:	46ab      	mov	fp, r5
 80088fa:	7851      	ldrb	r1, [r2, #1]
 80088fc:	1c53      	adds	r3, r2, #1
 80088fe:	9303      	str	r3, [sp, #12]
 8008900:	b341      	cbz	r1, 8008954 <__hexnan+0x88>
 8008902:	4608      	mov	r0, r1
 8008904:	9205      	str	r2, [sp, #20]
 8008906:	9104      	str	r1, [sp, #16]
 8008908:	f7ff fd5e 	bl	80083c8 <__hexdig_fun>
 800890c:	2800      	cmp	r0, #0
 800890e:	d14f      	bne.n	80089b0 <__hexnan+0xe4>
 8008910:	9904      	ldr	r1, [sp, #16]
 8008912:	9a05      	ldr	r2, [sp, #20]
 8008914:	2920      	cmp	r1, #32
 8008916:	d818      	bhi.n	800894a <__hexnan+0x7e>
 8008918:	9b02      	ldr	r3, [sp, #8]
 800891a:	459b      	cmp	fp, r3
 800891c:	dd13      	ble.n	8008946 <__hexnan+0x7a>
 800891e:	454c      	cmp	r4, r9
 8008920:	d206      	bcs.n	8008930 <__hexnan+0x64>
 8008922:	2d07      	cmp	r5, #7
 8008924:	dc04      	bgt.n	8008930 <__hexnan+0x64>
 8008926:	462a      	mov	r2, r5
 8008928:	4649      	mov	r1, r9
 800892a:	4620      	mov	r0, r4
 800892c:	f7ff ffa8 	bl	8008880 <L_shift>
 8008930:	4544      	cmp	r4, r8
 8008932:	d950      	bls.n	80089d6 <__hexnan+0x10a>
 8008934:	2300      	movs	r3, #0
 8008936:	f1a4 0904 	sub.w	r9, r4, #4
 800893a:	f844 3c04 	str.w	r3, [r4, #-4]
 800893e:	f8cd b008 	str.w	fp, [sp, #8]
 8008942:	464c      	mov	r4, r9
 8008944:	461d      	mov	r5, r3
 8008946:	9a03      	ldr	r2, [sp, #12]
 8008948:	e7d7      	b.n	80088fa <__hexnan+0x2e>
 800894a:	2929      	cmp	r1, #41	; 0x29
 800894c:	d156      	bne.n	80089fc <__hexnan+0x130>
 800894e:	3202      	adds	r2, #2
 8008950:	f8ca 2000 	str.w	r2, [sl]
 8008954:	f1bb 0f00 	cmp.w	fp, #0
 8008958:	d050      	beq.n	80089fc <__hexnan+0x130>
 800895a:	454c      	cmp	r4, r9
 800895c:	d206      	bcs.n	800896c <__hexnan+0xa0>
 800895e:	2d07      	cmp	r5, #7
 8008960:	dc04      	bgt.n	800896c <__hexnan+0xa0>
 8008962:	462a      	mov	r2, r5
 8008964:	4649      	mov	r1, r9
 8008966:	4620      	mov	r0, r4
 8008968:	f7ff ff8a 	bl	8008880 <L_shift>
 800896c:	4544      	cmp	r4, r8
 800896e:	d934      	bls.n	80089da <__hexnan+0x10e>
 8008970:	f1a8 0204 	sub.w	r2, r8, #4
 8008974:	4623      	mov	r3, r4
 8008976:	f853 1b04 	ldr.w	r1, [r3], #4
 800897a:	f842 1f04 	str.w	r1, [r2, #4]!
 800897e:	429f      	cmp	r7, r3
 8008980:	d2f9      	bcs.n	8008976 <__hexnan+0xaa>
 8008982:	1b3b      	subs	r3, r7, r4
 8008984:	f023 0303 	bic.w	r3, r3, #3
 8008988:	3304      	adds	r3, #4
 800898a:	3401      	adds	r4, #1
 800898c:	3e03      	subs	r6, #3
 800898e:	42b4      	cmp	r4, r6
 8008990:	bf88      	it	hi
 8008992:	2304      	movhi	r3, #4
 8008994:	4443      	add	r3, r8
 8008996:	2200      	movs	r2, #0
 8008998:	f843 2b04 	str.w	r2, [r3], #4
 800899c:	429f      	cmp	r7, r3
 800899e:	d2fb      	bcs.n	8008998 <__hexnan+0xcc>
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	b91b      	cbnz	r3, 80089ac <__hexnan+0xe0>
 80089a4:	4547      	cmp	r7, r8
 80089a6:	d127      	bne.n	80089f8 <__hexnan+0x12c>
 80089a8:	2301      	movs	r3, #1
 80089aa:	603b      	str	r3, [r7, #0]
 80089ac:	2005      	movs	r0, #5
 80089ae:	e026      	b.n	80089fe <__hexnan+0x132>
 80089b0:	3501      	adds	r5, #1
 80089b2:	2d08      	cmp	r5, #8
 80089b4:	f10b 0b01 	add.w	fp, fp, #1
 80089b8:	dd06      	ble.n	80089c8 <__hexnan+0xfc>
 80089ba:	4544      	cmp	r4, r8
 80089bc:	d9c3      	bls.n	8008946 <__hexnan+0x7a>
 80089be:	2300      	movs	r3, #0
 80089c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80089c4:	2501      	movs	r5, #1
 80089c6:	3c04      	subs	r4, #4
 80089c8:	6822      	ldr	r2, [r4, #0]
 80089ca:	f000 000f 	and.w	r0, r0, #15
 80089ce:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80089d2:	6022      	str	r2, [r4, #0]
 80089d4:	e7b7      	b.n	8008946 <__hexnan+0x7a>
 80089d6:	2508      	movs	r5, #8
 80089d8:	e7b5      	b.n	8008946 <__hexnan+0x7a>
 80089da:	9b01      	ldr	r3, [sp, #4]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d0df      	beq.n	80089a0 <__hexnan+0xd4>
 80089e0:	f04f 32ff 	mov.w	r2, #4294967295
 80089e4:	f1c3 0320 	rsb	r3, r3, #32
 80089e8:	fa22 f303 	lsr.w	r3, r2, r3
 80089ec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80089f0:	401a      	ands	r2, r3
 80089f2:	f846 2c04 	str.w	r2, [r6, #-4]
 80089f6:	e7d3      	b.n	80089a0 <__hexnan+0xd4>
 80089f8:	3f04      	subs	r7, #4
 80089fa:	e7d1      	b.n	80089a0 <__hexnan+0xd4>
 80089fc:	2004      	movs	r0, #4
 80089fe:	b007      	add	sp, #28
 8008a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008a04 <_localeconv_r>:
 8008a04:	4800      	ldr	r0, [pc, #0]	; (8008a08 <_localeconv_r+0x4>)
 8008a06:	4770      	bx	lr
 8008a08:	20000170 	.word	0x20000170

08008a0c <malloc>:
 8008a0c:	4b02      	ldr	r3, [pc, #8]	; (8008a18 <malloc+0xc>)
 8008a0e:	4601      	mov	r1, r0
 8008a10:	6818      	ldr	r0, [r3, #0]
 8008a12:	f000 bd63 	b.w	80094dc <_malloc_r>
 8008a16:	bf00      	nop
 8008a18:	20000018 	.word	0x20000018

08008a1c <__ascii_mbtowc>:
 8008a1c:	b082      	sub	sp, #8
 8008a1e:	b901      	cbnz	r1, 8008a22 <__ascii_mbtowc+0x6>
 8008a20:	a901      	add	r1, sp, #4
 8008a22:	b142      	cbz	r2, 8008a36 <__ascii_mbtowc+0x1a>
 8008a24:	b14b      	cbz	r3, 8008a3a <__ascii_mbtowc+0x1e>
 8008a26:	7813      	ldrb	r3, [r2, #0]
 8008a28:	600b      	str	r3, [r1, #0]
 8008a2a:	7812      	ldrb	r2, [r2, #0]
 8008a2c:	1e10      	subs	r0, r2, #0
 8008a2e:	bf18      	it	ne
 8008a30:	2001      	movne	r0, #1
 8008a32:	b002      	add	sp, #8
 8008a34:	4770      	bx	lr
 8008a36:	4610      	mov	r0, r2
 8008a38:	e7fb      	b.n	8008a32 <__ascii_mbtowc+0x16>
 8008a3a:	f06f 0001 	mvn.w	r0, #1
 8008a3e:	e7f8      	b.n	8008a32 <__ascii_mbtowc+0x16>

08008a40 <memcpy>:
 8008a40:	440a      	add	r2, r1
 8008a42:	4291      	cmp	r1, r2
 8008a44:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a48:	d100      	bne.n	8008a4c <memcpy+0xc>
 8008a4a:	4770      	bx	lr
 8008a4c:	b510      	push	{r4, lr}
 8008a4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a56:	4291      	cmp	r1, r2
 8008a58:	d1f9      	bne.n	8008a4e <memcpy+0xe>
 8008a5a:	bd10      	pop	{r4, pc}

08008a5c <_Balloc>:
 8008a5c:	b570      	push	{r4, r5, r6, lr}
 8008a5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008a60:	4604      	mov	r4, r0
 8008a62:	460d      	mov	r5, r1
 8008a64:	b976      	cbnz	r6, 8008a84 <_Balloc+0x28>
 8008a66:	2010      	movs	r0, #16
 8008a68:	f7ff ffd0 	bl	8008a0c <malloc>
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	6260      	str	r0, [r4, #36]	; 0x24
 8008a70:	b920      	cbnz	r0, 8008a7c <_Balloc+0x20>
 8008a72:	4b18      	ldr	r3, [pc, #96]	; (8008ad4 <_Balloc+0x78>)
 8008a74:	4818      	ldr	r0, [pc, #96]	; (8008ad8 <_Balloc+0x7c>)
 8008a76:	2166      	movs	r1, #102	; 0x66
 8008a78:	f000 ff3c 	bl	80098f4 <__assert_func>
 8008a7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a80:	6006      	str	r6, [r0, #0]
 8008a82:	60c6      	str	r6, [r0, #12]
 8008a84:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008a86:	68f3      	ldr	r3, [r6, #12]
 8008a88:	b183      	cbz	r3, 8008aac <_Balloc+0x50>
 8008a8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a8c:	68db      	ldr	r3, [r3, #12]
 8008a8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a92:	b9b8      	cbnz	r0, 8008ac4 <_Balloc+0x68>
 8008a94:	2101      	movs	r1, #1
 8008a96:	fa01 f605 	lsl.w	r6, r1, r5
 8008a9a:	1d72      	adds	r2, r6, #5
 8008a9c:	0092      	lsls	r2, r2, #2
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	f000 fc9a 	bl	80093d8 <_calloc_r>
 8008aa4:	b160      	cbz	r0, 8008ac0 <_Balloc+0x64>
 8008aa6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008aaa:	e00e      	b.n	8008aca <_Balloc+0x6e>
 8008aac:	2221      	movs	r2, #33	; 0x21
 8008aae:	2104      	movs	r1, #4
 8008ab0:	4620      	mov	r0, r4
 8008ab2:	f000 fc91 	bl	80093d8 <_calloc_r>
 8008ab6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ab8:	60f0      	str	r0, [r6, #12]
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d1e4      	bne.n	8008a8a <_Balloc+0x2e>
 8008ac0:	2000      	movs	r0, #0
 8008ac2:	bd70      	pop	{r4, r5, r6, pc}
 8008ac4:	6802      	ldr	r2, [r0, #0]
 8008ac6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008aca:	2300      	movs	r3, #0
 8008acc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008ad0:	e7f7      	b.n	8008ac2 <_Balloc+0x66>
 8008ad2:	bf00      	nop
 8008ad4:	080300ee 	.word	0x080300ee
 8008ad8:	080301ec 	.word	0x080301ec

08008adc <_Bfree>:
 8008adc:	b570      	push	{r4, r5, r6, lr}
 8008ade:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008ae0:	4605      	mov	r5, r0
 8008ae2:	460c      	mov	r4, r1
 8008ae4:	b976      	cbnz	r6, 8008b04 <_Bfree+0x28>
 8008ae6:	2010      	movs	r0, #16
 8008ae8:	f7ff ff90 	bl	8008a0c <malloc>
 8008aec:	4602      	mov	r2, r0
 8008aee:	6268      	str	r0, [r5, #36]	; 0x24
 8008af0:	b920      	cbnz	r0, 8008afc <_Bfree+0x20>
 8008af2:	4b09      	ldr	r3, [pc, #36]	; (8008b18 <_Bfree+0x3c>)
 8008af4:	4809      	ldr	r0, [pc, #36]	; (8008b1c <_Bfree+0x40>)
 8008af6:	218a      	movs	r1, #138	; 0x8a
 8008af8:	f000 fefc 	bl	80098f4 <__assert_func>
 8008afc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b00:	6006      	str	r6, [r0, #0]
 8008b02:	60c6      	str	r6, [r0, #12]
 8008b04:	b13c      	cbz	r4, 8008b16 <_Bfree+0x3a>
 8008b06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008b08:	6862      	ldr	r2, [r4, #4]
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b10:	6021      	str	r1, [r4, #0]
 8008b12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b16:	bd70      	pop	{r4, r5, r6, pc}
 8008b18:	080300ee 	.word	0x080300ee
 8008b1c:	080301ec 	.word	0x080301ec

08008b20 <__multadd>:
 8008b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b24:	690d      	ldr	r5, [r1, #16]
 8008b26:	4607      	mov	r7, r0
 8008b28:	460c      	mov	r4, r1
 8008b2a:	461e      	mov	r6, r3
 8008b2c:	f101 0c14 	add.w	ip, r1, #20
 8008b30:	2000      	movs	r0, #0
 8008b32:	f8dc 3000 	ldr.w	r3, [ip]
 8008b36:	b299      	uxth	r1, r3
 8008b38:	fb02 6101 	mla	r1, r2, r1, r6
 8008b3c:	0c1e      	lsrs	r6, r3, #16
 8008b3e:	0c0b      	lsrs	r3, r1, #16
 8008b40:	fb02 3306 	mla	r3, r2, r6, r3
 8008b44:	b289      	uxth	r1, r1
 8008b46:	3001      	adds	r0, #1
 8008b48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b4c:	4285      	cmp	r5, r0
 8008b4e:	f84c 1b04 	str.w	r1, [ip], #4
 8008b52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008b56:	dcec      	bgt.n	8008b32 <__multadd+0x12>
 8008b58:	b30e      	cbz	r6, 8008b9e <__multadd+0x7e>
 8008b5a:	68a3      	ldr	r3, [r4, #8]
 8008b5c:	42ab      	cmp	r3, r5
 8008b5e:	dc19      	bgt.n	8008b94 <__multadd+0x74>
 8008b60:	6861      	ldr	r1, [r4, #4]
 8008b62:	4638      	mov	r0, r7
 8008b64:	3101      	adds	r1, #1
 8008b66:	f7ff ff79 	bl	8008a5c <_Balloc>
 8008b6a:	4680      	mov	r8, r0
 8008b6c:	b928      	cbnz	r0, 8008b7a <__multadd+0x5a>
 8008b6e:	4602      	mov	r2, r0
 8008b70:	4b0c      	ldr	r3, [pc, #48]	; (8008ba4 <__multadd+0x84>)
 8008b72:	480d      	ldr	r0, [pc, #52]	; (8008ba8 <__multadd+0x88>)
 8008b74:	21b5      	movs	r1, #181	; 0xb5
 8008b76:	f000 febd 	bl	80098f4 <__assert_func>
 8008b7a:	6922      	ldr	r2, [r4, #16]
 8008b7c:	3202      	adds	r2, #2
 8008b7e:	f104 010c 	add.w	r1, r4, #12
 8008b82:	0092      	lsls	r2, r2, #2
 8008b84:	300c      	adds	r0, #12
 8008b86:	f7ff ff5b 	bl	8008a40 <memcpy>
 8008b8a:	4621      	mov	r1, r4
 8008b8c:	4638      	mov	r0, r7
 8008b8e:	f7ff ffa5 	bl	8008adc <_Bfree>
 8008b92:	4644      	mov	r4, r8
 8008b94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b98:	3501      	adds	r5, #1
 8008b9a:	615e      	str	r6, [r3, #20]
 8008b9c:	6125      	str	r5, [r4, #16]
 8008b9e:	4620      	mov	r0, r4
 8008ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ba4:	08030160 	.word	0x08030160
 8008ba8:	080301ec 	.word	0x080301ec

08008bac <__s2b>:
 8008bac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bb0:	460c      	mov	r4, r1
 8008bb2:	4615      	mov	r5, r2
 8008bb4:	461f      	mov	r7, r3
 8008bb6:	2209      	movs	r2, #9
 8008bb8:	3308      	adds	r3, #8
 8008bba:	4606      	mov	r6, r0
 8008bbc:	fb93 f3f2 	sdiv	r3, r3, r2
 8008bc0:	2100      	movs	r1, #0
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	db09      	blt.n	8008bdc <__s2b+0x30>
 8008bc8:	4630      	mov	r0, r6
 8008bca:	f7ff ff47 	bl	8008a5c <_Balloc>
 8008bce:	b940      	cbnz	r0, 8008be2 <__s2b+0x36>
 8008bd0:	4602      	mov	r2, r0
 8008bd2:	4b19      	ldr	r3, [pc, #100]	; (8008c38 <__s2b+0x8c>)
 8008bd4:	4819      	ldr	r0, [pc, #100]	; (8008c3c <__s2b+0x90>)
 8008bd6:	21ce      	movs	r1, #206	; 0xce
 8008bd8:	f000 fe8c 	bl	80098f4 <__assert_func>
 8008bdc:	0052      	lsls	r2, r2, #1
 8008bde:	3101      	adds	r1, #1
 8008be0:	e7f0      	b.n	8008bc4 <__s2b+0x18>
 8008be2:	9b08      	ldr	r3, [sp, #32]
 8008be4:	6143      	str	r3, [r0, #20]
 8008be6:	2d09      	cmp	r5, #9
 8008be8:	f04f 0301 	mov.w	r3, #1
 8008bec:	6103      	str	r3, [r0, #16]
 8008bee:	dd16      	ble.n	8008c1e <__s2b+0x72>
 8008bf0:	f104 0909 	add.w	r9, r4, #9
 8008bf4:	46c8      	mov	r8, r9
 8008bf6:	442c      	add	r4, r5
 8008bf8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008bfc:	4601      	mov	r1, r0
 8008bfe:	3b30      	subs	r3, #48	; 0x30
 8008c00:	220a      	movs	r2, #10
 8008c02:	4630      	mov	r0, r6
 8008c04:	f7ff ff8c 	bl	8008b20 <__multadd>
 8008c08:	45a0      	cmp	r8, r4
 8008c0a:	d1f5      	bne.n	8008bf8 <__s2b+0x4c>
 8008c0c:	f1a5 0408 	sub.w	r4, r5, #8
 8008c10:	444c      	add	r4, r9
 8008c12:	1b2d      	subs	r5, r5, r4
 8008c14:	1963      	adds	r3, r4, r5
 8008c16:	42bb      	cmp	r3, r7
 8008c18:	db04      	blt.n	8008c24 <__s2b+0x78>
 8008c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c1e:	340a      	adds	r4, #10
 8008c20:	2509      	movs	r5, #9
 8008c22:	e7f6      	b.n	8008c12 <__s2b+0x66>
 8008c24:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008c28:	4601      	mov	r1, r0
 8008c2a:	3b30      	subs	r3, #48	; 0x30
 8008c2c:	220a      	movs	r2, #10
 8008c2e:	4630      	mov	r0, r6
 8008c30:	f7ff ff76 	bl	8008b20 <__multadd>
 8008c34:	e7ee      	b.n	8008c14 <__s2b+0x68>
 8008c36:	bf00      	nop
 8008c38:	08030160 	.word	0x08030160
 8008c3c:	080301ec 	.word	0x080301ec

08008c40 <__hi0bits>:
 8008c40:	0c03      	lsrs	r3, r0, #16
 8008c42:	041b      	lsls	r3, r3, #16
 8008c44:	b9d3      	cbnz	r3, 8008c7c <__hi0bits+0x3c>
 8008c46:	0400      	lsls	r0, r0, #16
 8008c48:	2310      	movs	r3, #16
 8008c4a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008c4e:	bf04      	itt	eq
 8008c50:	0200      	lsleq	r0, r0, #8
 8008c52:	3308      	addeq	r3, #8
 8008c54:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008c58:	bf04      	itt	eq
 8008c5a:	0100      	lsleq	r0, r0, #4
 8008c5c:	3304      	addeq	r3, #4
 8008c5e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008c62:	bf04      	itt	eq
 8008c64:	0080      	lsleq	r0, r0, #2
 8008c66:	3302      	addeq	r3, #2
 8008c68:	2800      	cmp	r0, #0
 8008c6a:	db05      	blt.n	8008c78 <__hi0bits+0x38>
 8008c6c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008c70:	f103 0301 	add.w	r3, r3, #1
 8008c74:	bf08      	it	eq
 8008c76:	2320      	moveq	r3, #32
 8008c78:	4618      	mov	r0, r3
 8008c7a:	4770      	bx	lr
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	e7e4      	b.n	8008c4a <__hi0bits+0xa>

08008c80 <__lo0bits>:
 8008c80:	6803      	ldr	r3, [r0, #0]
 8008c82:	f013 0207 	ands.w	r2, r3, #7
 8008c86:	4601      	mov	r1, r0
 8008c88:	d00b      	beq.n	8008ca2 <__lo0bits+0x22>
 8008c8a:	07da      	lsls	r2, r3, #31
 8008c8c:	d423      	bmi.n	8008cd6 <__lo0bits+0x56>
 8008c8e:	0798      	lsls	r0, r3, #30
 8008c90:	bf49      	itett	mi
 8008c92:	085b      	lsrmi	r3, r3, #1
 8008c94:	089b      	lsrpl	r3, r3, #2
 8008c96:	2001      	movmi	r0, #1
 8008c98:	600b      	strmi	r3, [r1, #0]
 8008c9a:	bf5c      	itt	pl
 8008c9c:	600b      	strpl	r3, [r1, #0]
 8008c9e:	2002      	movpl	r0, #2
 8008ca0:	4770      	bx	lr
 8008ca2:	b298      	uxth	r0, r3
 8008ca4:	b9a8      	cbnz	r0, 8008cd2 <__lo0bits+0x52>
 8008ca6:	0c1b      	lsrs	r3, r3, #16
 8008ca8:	2010      	movs	r0, #16
 8008caa:	b2da      	uxtb	r2, r3
 8008cac:	b90a      	cbnz	r2, 8008cb2 <__lo0bits+0x32>
 8008cae:	3008      	adds	r0, #8
 8008cb0:	0a1b      	lsrs	r3, r3, #8
 8008cb2:	071a      	lsls	r2, r3, #28
 8008cb4:	bf04      	itt	eq
 8008cb6:	091b      	lsreq	r3, r3, #4
 8008cb8:	3004      	addeq	r0, #4
 8008cba:	079a      	lsls	r2, r3, #30
 8008cbc:	bf04      	itt	eq
 8008cbe:	089b      	lsreq	r3, r3, #2
 8008cc0:	3002      	addeq	r0, #2
 8008cc2:	07da      	lsls	r2, r3, #31
 8008cc4:	d403      	bmi.n	8008cce <__lo0bits+0x4e>
 8008cc6:	085b      	lsrs	r3, r3, #1
 8008cc8:	f100 0001 	add.w	r0, r0, #1
 8008ccc:	d005      	beq.n	8008cda <__lo0bits+0x5a>
 8008cce:	600b      	str	r3, [r1, #0]
 8008cd0:	4770      	bx	lr
 8008cd2:	4610      	mov	r0, r2
 8008cd4:	e7e9      	b.n	8008caa <__lo0bits+0x2a>
 8008cd6:	2000      	movs	r0, #0
 8008cd8:	4770      	bx	lr
 8008cda:	2020      	movs	r0, #32
 8008cdc:	4770      	bx	lr
	...

08008ce0 <__i2b>:
 8008ce0:	b510      	push	{r4, lr}
 8008ce2:	460c      	mov	r4, r1
 8008ce4:	2101      	movs	r1, #1
 8008ce6:	f7ff feb9 	bl	8008a5c <_Balloc>
 8008cea:	4602      	mov	r2, r0
 8008cec:	b928      	cbnz	r0, 8008cfa <__i2b+0x1a>
 8008cee:	4b05      	ldr	r3, [pc, #20]	; (8008d04 <__i2b+0x24>)
 8008cf0:	4805      	ldr	r0, [pc, #20]	; (8008d08 <__i2b+0x28>)
 8008cf2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008cf6:	f000 fdfd 	bl	80098f4 <__assert_func>
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	6144      	str	r4, [r0, #20]
 8008cfe:	6103      	str	r3, [r0, #16]
 8008d00:	bd10      	pop	{r4, pc}
 8008d02:	bf00      	nop
 8008d04:	08030160 	.word	0x08030160
 8008d08:	080301ec 	.word	0x080301ec

08008d0c <__multiply>:
 8008d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d10:	4691      	mov	r9, r2
 8008d12:	690a      	ldr	r2, [r1, #16]
 8008d14:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008d18:	429a      	cmp	r2, r3
 8008d1a:	bfb8      	it	lt
 8008d1c:	460b      	movlt	r3, r1
 8008d1e:	460c      	mov	r4, r1
 8008d20:	bfbc      	itt	lt
 8008d22:	464c      	movlt	r4, r9
 8008d24:	4699      	movlt	r9, r3
 8008d26:	6927      	ldr	r7, [r4, #16]
 8008d28:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008d2c:	68a3      	ldr	r3, [r4, #8]
 8008d2e:	6861      	ldr	r1, [r4, #4]
 8008d30:	eb07 060a 	add.w	r6, r7, sl
 8008d34:	42b3      	cmp	r3, r6
 8008d36:	b085      	sub	sp, #20
 8008d38:	bfb8      	it	lt
 8008d3a:	3101      	addlt	r1, #1
 8008d3c:	f7ff fe8e 	bl	8008a5c <_Balloc>
 8008d40:	b930      	cbnz	r0, 8008d50 <__multiply+0x44>
 8008d42:	4602      	mov	r2, r0
 8008d44:	4b44      	ldr	r3, [pc, #272]	; (8008e58 <__multiply+0x14c>)
 8008d46:	4845      	ldr	r0, [pc, #276]	; (8008e5c <__multiply+0x150>)
 8008d48:	f240 115d 	movw	r1, #349	; 0x15d
 8008d4c:	f000 fdd2 	bl	80098f4 <__assert_func>
 8008d50:	f100 0514 	add.w	r5, r0, #20
 8008d54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008d58:	462b      	mov	r3, r5
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	4543      	cmp	r3, r8
 8008d5e:	d321      	bcc.n	8008da4 <__multiply+0x98>
 8008d60:	f104 0314 	add.w	r3, r4, #20
 8008d64:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008d68:	f109 0314 	add.w	r3, r9, #20
 8008d6c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008d70:	9202      	str	r2, [sp, #8]
 8008d72:	1b3a      	subs	r2, r7, r4
 8008d74:	3a15      	subs	r2, #21
 8008d76:	f022 0203 	bic.w	r2, r2, #3
 8008d7a:	3204      	adds	r2, #4
 8008d7c:	f104 0115 	add.w	r1, r4, #21
 8008d80:	428f      	cmp	r7, r1
 8008d82:	bf38      	it	cc
 8008d84:	2204      	movcc	r2, #4
 8008d86:	9201      	str	r2, [sp, #4]
 8008d88:	9a02      	ldr	r2, [sp, #8]
 8008d8a:	9303      	str	r3, [sp, #12]
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d80c      	bhi.n	8008daa <__multiply+0x9e>
 8008d90:	2e00      	cmp	r6, #0
 8008d92:	dd03      	ble.n	8008d9c <__multiply+0x90>
 8008d94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d05a      	beq.n	8008e52 <__multiply+0x146>
 8008d9c:	6106      	str	r6, [r0, #16]
 8008d9e:	b005      	add	sp, #20
 8008da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008da4:	f843 2b04 	str.w	r2, [r3], #4
 8008da8:	e7d8      	b.n	8008d5c <__multiply+0x50>
 8008daa:	f8b3 a000 	ldrh.w	sl, [r3]
 8008dae:	f1ba 0f00 	cmp.w	sl, #0
 8008db2:	d024      	beq.n	8008dfe <__multiply+0xf2>
 8008db4:	f104 0e14 	add.w	lr, r4, #20
 8008db8:	46a9      	mov	r9, r5
 8008dba:	f04f 0c00 	mov.w	ip, #0
 8008dbe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008dc2:	f8d9 1000 	ldr.w	r1, [r9]
 8008dc6:	fa1f fb82 	uxth.w	fp, r2
 8008dca:	b289      	uxth	r1, r1
 8008dcc:	fb0a 110b 	mla	r1, sl, fp, r1
 8008dd0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008dd4:	f8d9 2000 	ldr.w	r2, [r9]
 8008dd8:	4461      	add	r1, ip
 8008dda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008dde:	fb0a c20b 	mla	r2, sl, fp, ip
 8008de2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008de6:	b289      	uxth	r1, r1
 8008de8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008dec:	4577      	cmp	r7, lr
 8008dee:	f849 1b04 	str.w	r1, [r9], #4
 8008df2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008df6:	d8e2      	bhi.n	8008dbe <__multiply+0xb2>
 8008df8:	9a01      	ldr	r2, [sp, #4]
 8008dfa:	f845 c002 	str.w	ip, [r5, r2]
 8008dfe:	9a03      	ldr	r2, [sp, #12]
 8008e00:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008e04:	3304      	adds	r3, #4
 8008e06:	f1b9 0f00 	cmp.w	r9, #0
 8008e0a:	d020      	beq.n	8008e4e <__multiply+0x142>
 8008e0c:	6829      	ldr	r1, [r5, #0]
 8008e0e:	f104 0c14 	add.w	ip, r4, #20
 8008e12:	46ae      	mov	lr, r5
 8008e14:	f04f 0a00 	mov.w	sl, #0
 8008e18:	f8bc b000 	ldrh.w	fp, [ip]
 8008e1c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008e20:	fb09 220b 	mla	r2, r9, fp, r2
 8008e24:	4492      	add	sl, r2
 8008e26:	b289      	uxth	r1, r1
 8008e28:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008e2c:	f84e 1b04 	str.w	r1, [lr], #4
 8008e30:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008e34:	f8be 1000 	ldrh.w	r1, [lr]
 8008e38:	0c12      	lsrs	r2, r2, #16
 8008e3a:	fb09 1102 	mla	r1, r9, r2, r1
 8008e3e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008e42:	4567      	cmp	r7, ip
 8008e44:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008e48:	d8e6      	bhi.n	8008e18 <__multiply+0x10c>
 8008e4a:	9a01      	ldr	r2, [sp, #4]
 8008e4c:	50a9      	str	r1, [r5, r2]
 8008e4e:	3504      	adds	r5, #4
 8008e50:	e79a      	b.n	8008d88 <__multiply+0x7c>
 8008e52:	3e01      	subs	r6, #1
 8008e54:	e79c      	b.n	8008d90 <__multiply+0x84>
 8008e56:	bf00      	nop
 8008e58:	08030160 	.word	0x08030160
 8008e5c:	080301ec 	.word	0x080301ec

08008e60 <__pow5mult>:
 8008e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e64:	4615      	mov	r5, r2
 8008e66:	f012 0203 	ands.w	r2, r2, #3
 8008e6a:	4606      	mov	r6, r0
 8008e6c:	460f      	mov	r7, r1
 8008e6e:	d007      	beq.n	8008e80 <__pow5mult+0x20>
 8008e70:	4c25      	ldr	r4, [pc, #148]	; (8008f08 <__pow5mult+0xa8>)
 8008e72:	3a01      	subs	r2, #1
 8008e74:	2300      	movs	r3, #0
 8008e76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e7a:	f7ff fe51 	bl	8008b20 <__multadd>
 8008e7e:	4607      	mov	r7, r0
 8008e80:	10ad      	asrs	r5, r5, #2
 8008e82:	d03d      	beq.n	8008f00 <__pow5mult+0xa0>
 8008e84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008e86:	b97c      	cbnz	r4, 8008ea8 <__pow5mult+0x48>
 8008e88:	2010      	movs	r0, #16
 8008e8a:	f7ff fdbf 	bl	8008a0c <malloc>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	6270      	str	r0, [r6, #36]	; 0x24
 8008e92:	b928      	cbnz	r0, 8008ea0 <__pow5mult+0x40>
 8008e94:	4b1d      	ldr	r3, [pc, #116]	; (8008f0c <__pow5mult+0xac>)
 8008e96:	481e      	ldr	r0, [pc, #120]	; (8008f10 <__pow5mult+0xb0>)
 8008e98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008e9c:	f000 fd2a 	bl	80098f4 <__assert_func>
 8008ea0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ea4:	6004      	str	r4, [r0, #0]
 8008ea6:	60c4      	str	r4, [r0, #12]
 8008ea8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008eac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008eb0:	b94c      	cbnz	r4, 8008ec6 <__pow5mult+0x66>
 8008eb2:	f240 2171 	movw	r1, #625	; 0x271
 8008eb6:	4630      	mov	r0, r6
 8008eb8:	f7ff ff12 	bl	8008ce0 <__i2b>
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ec2:	4604      	mov	r4, r0
 8008ec4:	6003      	str	r3, [r0, #0]
 8008ec6:	f04f 0900 	mov.w	r9, #0
 8008eca:	07eb      	lsls	r3, r5, #31
 8008ecc:	d50a      	bpl.n	8008ee4 <__pow5mult+0x84>
 8008ece:	4639      	mov	r1, r7
 8008ed0:	4622      	mov	r2, r4
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	f7ff ff1a 	bl	8008d0c <__multiply>
 8008ed8:	4639      	mov	r1, r7
 8008eda:	4680      	mov	r8, r0
 8008edc:	4630      	mov	r0, r6
 8008ede:	f7ff fdfd 	bl	8008adc <_Bfree>
 8008ee2:	4647      	mov	r7, r8
 8008ee4:	106d      	asrs	r5, r5, #1
 8008ee6:	d00b      	beq.n	8008f00 <__pow5mult+0xa0>
 8008ee8:	6820      	ldr	r0, [r4, #0]
 8008eea:	b938      	cbnz	r0, 8008efc <__pow5mult+0x9c>
 8008eec:	4622      	mov	r2, r4
 8008eee:	4621      	mov	r1, r4
 8008ef0:	4630      	mov	r0, r6
 8008ef2:	f7ff ff0b 	bl	8008d0c <__multiply>
 8008ef6:	6020      	str	r0, [r4, #0]
 8008ef8:	f8c0 9000 	str.w	r9, [r0]
 8008efc:	4604      	mov	r4, r0
 8008efe:	e7e4      	b.n	8008eca <__pow5mult+0x6a>
 8008f00:	4638      	mov	r0, r7
 8008f02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f06:	bf00      	nop
 8008f08:	08030338 	.word	0x08030338
 8008f0c:	080300ee 	.word	0x080300ee
 8008f10:	080301ec 	.word	0x080301ec

08008f14 <__lshift>:
 8008f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f18:	460c      	mov	r4, r1
 8008f1a:	6849      	ldr	r1, [r1, #4]
 8008f1c:	6923      	ldr	r3, [r4, #16]
 8008f1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008f22:	68a3      	ldr	r3, [r4, #8]
 8008f24:	4607      	mov	r7, r0
 8008f26:	4691      	mov	r9, r2
 8008f28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f2c:	f108 0601 	add.w	r6, r8, #1
 8008f30:	42b3      	cmp	r3, r6
 8008f32:	db0b      	blt.n	8008f4c <__lshift+0x38>
 8008f34:	4638      	mov	r0, r7
 8008f36:	f7ff fd91 	bl	8008a5c <_Balloc>
 8008f3a:	4605      	mov	r5, r0
 8008f3c:	b948      	cbnz	r0, 8008f52 <__lshift+0x3e>
 8008f3e:	4602      	mov	r2, r0
 8008f40:	4b2a      	ldr	r3, [pc, #168]	; (8008fec <__lshift+0xd8>)
 8008f42:	482b      	ldr	r0, [pc, #172]	; (8008ff0 <__lshift+0xdc>)
 8008f44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008f48:	f000 fcd4 	bl	80098f4 <__assert_func>
 8008f4c:	3101      	adds	r1, #1
 8008f4e:	005b      	lsls	r3, r3, #1
 8008f50:	e7ee      	b.n	8008f30 <__lshift+0x1c>
 8008f52:	2300      	movs	r3, #0
 8008f54:	f100 0114 	add.w	r1, r0, #20
 8008f58:	f100 0210 	add.w	r2, r0, #16
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	4553      	cmp	r3, sl
 8008f60:	db37      	blt.n	8008fd2 <__lshift+0xbe>
 8008f62:	6920      	ldr	r0, [r4, #16]
 8008f64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f68:	f104 0314 	add.w	r3, r4, #20
 8008f6c:	f019 091f 	ands.w	r9, r9, #31
 8008f70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f74:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008f78:	d02f      	beq.n	8008fda <__lshift+0xc6>
 8008f7a:	f1c9 0e20 	rsb	lr, r9, #32
 8008f7e:	468a      	mov	sl, r1
 8008f80:	f04f 0c00 	mov.w	ip, #0
 8008f84:	681a      	ldr	r2, [r3, #0]
 8008f86:	fa02 f209 	lsl.w	r2, r2, r9
 8008f8a:	ea42 020c 	orr.w	r2, r2, ip
 8008f8e:	f84a 2b04 	str.w	r2, [sl], #4
 8008f92:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f96:	4298      	cmp	r0, r3
 8008f98:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008f9c:	d8f2      	bhi.n	8008f84 <__lshift+0x70>
 8008f9e:	1b03      	subs	r3, r0, r4
 8008fa0:	3b15      	subs	r3, #21
 8008fa2:	f023 0303 	bic.w	r3, r3, #3
 8008fa6:	3304      	adds	r3, #4
 8008fa8:	f104 0215 	add.w	r2, r4, #21
 8008fac:	4290      	cmp	r0, r2
 8008fae:	bf38      	it	cc
 8008fb0:	2304      	movcc	r3, #4
 8008fb2:	f841 c003 	str.w	ip, [r1, r3]
 8008fb6:	f1bc 0f00 	cmp.w	ip, #0
 8008fba:	d001      	beq.n	8008fc0 <__lshift+0xac>
 8008fbc:	f108 0602 	add.w	r6, r8, #2
 8008fc0:	3e01      	subs	r6, #1
 8008fc2:	4638      	mov	r0, r7
 8008fc4:	612e      	str	r6, [r5, #16]
 8008fc6:	4621      	mov	r1, r4
 8008fc8:	f7ff fd88 	bl	8008adc <_Bfree>
 8008fcc:	4628      	mov	r0, r5
 8008fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fd2:	f842 0f04 	str.w	r0, [r2, #4]!
 8008fd6:	3301      	adds	r3, #1
 8008fd8:	e7c1      	b.n	8008f5e <__lshift+0x4a>
 8008fda:	3904      	subs	r1, #4
 8008fdc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fe0:	f841 2f04 	str.w	r2, [r1, #4]!
 8008fe4:	4298      	cmp	r0, r3
 8008fe6:	d8f9      	bhi.n	8008fdc <__lshift+0xc8>
 8008fe8:	e7ea      	b.n	8008fc0 <__lshift+0xac>
 8008fea:	bf00      	nop
 8008fec:	08030160 	.word	0x08030160
 8008ff0:	080301ec 	.word	0x080301ec

08008ff4 <__mcmp>:
 8008ff4:	b530      	push	{r4, r5, lr}
 8008ff6:	6902      	ldr	r2, [r0, #16]
 8008ff8:	690c      	ldr	r4, [r1, #16]
 8008ffa:	1b12      	subs	r2, r2, r4
 8008ffc:	d10e      	bne.n	800901c <__mcmp+0x28>
 8008ffe:	f100 0314 	add.w	r3, r0, #20
 8009002:	3114      	adds	r1, #20
 8009004:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009008:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800900c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009010:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009014:	42a5      	cmp	r5, r4
 8009016:	d003      	beq.n	8009020 <__mcmp+0x2c>
 8009018:	d305      	bcc.n	8009026 <__mcmp+0x32>
 800901a:	2201      	movs	r2, #1
 800901c:	4610      	mov	r0, r2
 800901e:	bd30      	pop	{r4, r5, pc}
 8009020:	4283      	cmp	r3, r0
 8009022:	d3f3      	bcc.n	800900c <__mcmp+0x18>
 8009024:	e7fa      	b.n	800901c <__mcmp+0x28>
 8009026:	f04f 32ff 	mov.w	r2, #4294967295
 800902a:	e7f7      	b.n	800901c <__mcmp+0x28>

0800902c <__mdiff>:
 800902c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009030:	460c      	mov	r4, r1
 8009032:	4606      	mov	r6, r0
 8009034:	4611      	mov	r1, r2
 8009036:	4620      	mov	r0, r4
 8009038:	4690      	mov	r8, r2
 800903a:	f7ff ffdb 	bl	8008ff4 <__mcmp>
 800903e:	1e05      	subs	r5, r0, #0
 8009040:	d110      	bne.n	8009064 <__mdiff+0x38>
 8009042:	4629      	mov	r1, r5
 8009044:	4630      	mov	r0, r6
 8009046:	f7ff fd09 	bl	8008a5c <_Balloc>
 800904a:	b930      	cbnz	r0, 800905a <__mdiff+0x2e>
 800904c:	4b3a      	ldr	r3, [pc, #232]	; (8009138 <__mdiff+0x10c>)
 800904e:	4602      	mov	r2, r0
 8009050:	f240 2132 	movw	r1, #562	; 0x232
 8009054:	4839      	ldr	r0, [pc, #228]	; (800913c <__mdiff+0x110>)
 8009056:	f000 fc4d 	bl	80098f4 <__assert_func>
 800905a:	2301      	movs	r3, #1
 800905c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009060:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009064:	bfa4      	itt	ge
 8009066:	4643      	movge	r3, r8
 8009068:	46a0      	movge	r8, r4
 800906a:	4630      	mov	r0, r6
 800906c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009070:	bfa6      	itte	ge
 8009072:	461c      	movge	r4, r3
 8009074:	2500      	movge	r5, #0
 8009076:	2501      	movlt	r5, #1
 8009078:	f7ff fcf0 	bl	8008a5c <_Balloc>
 800907c:	b920      	cbnz	r0, 8009088 <__mdiff+0x5c>
 800907e:	4b2e      	ldr	r3, [pc, #184]	; (8009138 <__mdiff+0x10c>)
 8009080:	4602      	mov	r2, r0
 8009082:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009086:	e7e5      	b.n	8009054 <__mdiff+0x28>
 8009088:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800908c:	6926      	ldr	r6, [r4, #16]
 800908e:	60c5      	str	r5, [r0, #12]
 8009090:	f104 0914 	add.w	r9, r4, #20
 8009094:	f108 0514 	add.w	r5, r8, #20
 8009098:	f100 0e14 	add.w	lr, r0, #20
 800909c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80090a0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80090a4:	f108 0210 	add.w	r2, r8, #16
 80090a8:	46f2      	mov	sl, lr
 80090aa:	2100      	movs	r1, #0
 80090ac:	f859 3b04 	ldr.w	r3, [r9], #4
 80090b0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80090b4:	fa1f f883 	uxth.w	r8, r3
 80090b8:	fa11 f18b 	uxtah	r1, r1, fp
 80090bc:	0c1b      	lsrs	r3, r3, #16
 80090be:	eba1 0808 	sub.w	r8, r1, r8
 80090c2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80090c6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80090ca:	fa1f f888 	uxth.w	r8, r8
 80090ce:	1419      	asrs	r1, r3, #16
 80090d0:	454e      	cmp	r6, r9
 80090d2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80090d6:	f84a 3b04 	str.w	r3, [sl], #4
 80090da:	d8e7      	bhi.n	80090ac <__mdiff+0x80>
 80090dc:	1b33      	subs	r3, r6, r4
 80090de:	3b15      	subs	r3, #21
 80090e0:	f023 0303 	bic.w	r3, r3, #3
 80090e4:	3304      	adds	r3, #4
 80090e6:	3415      	adds	r4, #21
 80090e8:	42a6      	cmp	r6, r4
 80090ea:	bf38      	it	cc
 80090ec:	2304      	movcc	r3, #4
 80090ee:	441d      	add	r5, r3
 80090f0:	4473      	add	r3, lr
 80090f2:	469e      	mov	lr, r3
 80090f4:	462e      	mov	r6, r5
 80090f6:	4566      	cmp	r6, ip
 80090f8:	d30e      	bcc.n	8009118 <__mdiff+0xec>
 80090fa:	f10c 0203 	add.w	r2, ip, #3
 80090fe:	1b52      	subs	r2, r2, r5
 8009100:	f022 0203 	bic.w	r2, r2, #3
 8009104:	3d03      	subs	r5, #3
 8009106:	45ac      	cmp	ip, r5
 8009108:	bf38      	it	cc
 800910a:	2200      	movcc	r2, #0
 800910c:	441a      	add	r2, r3
 800910e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009112:	b17b      	cbz	r3, 8009134 <__mdiff+0x108>
 8009114:	6107      	str	r7, [r0, #16]
 8009116:	e7a3      	b.n	8009060 <__mdiff+0x34>
 8009118:	f856 8b04 	ldr.w	r8, [r6], #4
 800911c:	fa11 f288 	uxtah	r2, r1, r8
 8009120:	1414      	asrs	r4, r2, #16
 8009122:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009126:	b292      	uxth	r2, r2
 8009128:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800912c:	f84e 2b04 	str.w	r2, [lr], #4
 8009130:	1421      	asrs	r1, r4, #16
 8009132:	e7e0      	b.n	80090f6 <__mdiff+0xca>
 8009134:	3f01      	subs	r7, #1
 8009136:	e7ea      	b.n	800910e <__mdiff+0xe2>
 8009138:	08030160 	.word	0x08030160
 800913c:	080301ec 	.word	0x080301ec

08009140 <__ulp>:
 8009140:	b082      	sub	sp, #8
 8009142:	ed8d 0b00 	vstr	d0, [sp]
 8009146:	9b01      	ldr	r3, [sp, #4]
 8009148:	4912      	ldr	r1, [pc, #72]	; (8009194 <__ulp+0x54>)
 800914a:	4019      	ands	r1, r3
 800914c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009150:	2900      	cmp	r1, #0
 8009152:	dd05      	ble.n	8009160 <__ulp+0x20>
 8009154:	2200      	movs	r2, #0
 8009156:	460b      	mov	r3, r1
 8009158:	ec43 2b10 	vmov	d0, r2, r3
 800915c:	b002      	add	sp, #8
 800915e:	4770      	bx	lr
 8009160:	4249      	negs	r1, r1
 8009162:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009166:	ea4f 5021 	mov.w	r0, r1, asr #20
 800916a:	f04f 0200 	mov.w	r2, #0
 800916e:	f04f 0300 	mov.w	r3, #0
 8009172:	da04      	bge.n	800917e <__ulp+0x3e>
 8009174:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009178:	fa41 f300 	asr.w	r3, r1, r0
 800917c:	e7ec      	b.n	8009158 <__ulp+0x18>
 800917e:	f1a0 0114 	sub.w	r1, r0, #20
 8009182:	291e      	cmp	r1, #30
 8009184:	bfda      	itte	le
 8009186:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800918a:	fa20 f101 	lsrle.w	r1, r0, r1
 800918e:	2101      	movgt	r1, #1
 8009190:	460a      	mov	r2, r1
 8009192:	e7e1      	b.n	8009158 <__ulp+0x18>
 8009194:	7ff00000 	.word	0x7ff00000

08009198 <__b2d>:
 8009198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800919a:	6905      	ldr	r5, [r0, #16]
 800919c:	f100 0714 	add.w	r7, r0, #20
 80091a0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80091a4:	1f2e      	subs	r6, r5, #4
 80091a6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80091aa:	4620      	mov	r0, r4
 80091ac:	f7ff fd48 	bl	8008c40 <__hi0bits>
 80091b0:	f1c0 0320 	rsb	r3, r0, #32
 80091b4:	280a      	cmp	r0, #10
 80091b6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009234 <__b2d+0x9c>
 80091ba:	600b      	str	r3, [r1, #0]
 80091bc:	dc14      	bgt.n	80091e8 <__b2d+0x50>
 80091be:	f1c0 0e0b 	rsb	lr, r0, #11
 80091c2:	fa24 f10e 	lsr.w	r1, r4, lr
 80091c6:	42b7      	cmp	r7, r6
 80091c8:	ea41 030c 	orr.w	r3, r1, ip
 80091cc:	bf34      	ite	cc
 80091ce:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80091d2:	2100      	movcs	r1, #0
 80091d4:	3015      	adds	r0, #21
 80091d6:	fa04 f000 	lsl.w	r0, r4, r0
 80091da:	fa21 f10e 	lsr.w	r1, r1, lr
 80091de:	ea40 0201 	orr.w	r2, r0, r1
 80091e2:	ec43 2b10 	vmov	d0, r2, r3
 80091e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091e8:	42b7      	cmp	r7, r6
 80091ea:	bf3a      	itte	cc
 80091ec:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80091f0:	f1a5 0608 	subcc.w	r6, r5, #8
 80091f4:	2100      	movcs	r1, #0
 80091f6:	380b      	subs	r0, #11
 80091f8:	d017      	beq.n	800922a <__b2d+0x92>
 80091fa:	f1c0 0c20 	rsb	ip, r0, #32
 80091fe:	fa04 f500 	lsl.w	r5, r4, r0
 8009202:	42be      	cmp	r6, r7
 8009204:	fa21 f40c 	lsr.w	r4, r1, ip
 8009208:	ea45 0504 	orr.w	r5, r5, r4
 800920c:	bf8c      	ite	hi
 800920e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009212:	2400      	movls	r4, #0
 8009214:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009218:	fa01 f000 	lsl.w	r0, r1, r0
 800921c:	fa24 f40c 	lsr.w	r4, r4, ip
 8009220:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009224:	ea40 0204 	orr.w	r2, r0, r4
 8009228:	e7db      	b.n	80091e2 <__b2d+0x4a>
 800922a:	ea44 030c 	orr.w	r3, r4, ip
 800922e:	460a      	mov	r2, r1
 8009230:	e7d7      	b.n	80091e2 <__b2d+0x4a>
 8009232:	bf00      	nop
 8009234:	3ff00000 	.word	0x3ff00000

08009238 <__d2b>:
 8009238:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800923c:	4689      	mov	r9, r1
 800923e:	2101      	movs	r1, #1
 8009240:	ec57 6b10 	vmov	r6, r7, d0
 8009244:	4690      	mov	r8, r2
 8009246:	f7ff fc09 	bl	8008a5c <_Balloc>
 800924a:	4604      	mov	r4, r0
 800924c:	b930      	cbnz	r0, 800925c <__d2b+0x24>
 800924e:	4602      	mov	r2, r0
 8009250:	4b25      	ldr	r3, [pc, #148]	; (80092e8 <__d2b+0xb0>)
 8009252:	4826      	ldr	r0, [pc, #152]	; (80092ec <__d2b+0xb4>)
 8009254:	f240 310a 	movw	r1, #778	; 0x30a
 8009258:	f000 fb4c 	bl	80098f4 <__assert_func>
 800925c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009260:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009264:	bb35      	cbnz	r5, 80092b4 <__d2b+0x7c>
 8009266:	2e00      	cmp	r6, #0
 8009268:	9301      	str	r3, [sp, #4]
 800926a:	d028      	beq.n	80092be <__d2b+0x86>
 800926c:	4668      	mov	r0, sp
 800926e:	9600      	str	r6, [sp, #0]
 8009270:	f7ff fd06 	bl	8008c80 <__lo0bits>
 8009274:	9900      	ldr	r1, [sp, #0]
 8009276:	b300      	cbz	r0, 80092ba <__d2b+0x82>
 8009278:	9a01      	ldr	r2, [sp, #4]
 800927a:	f1c0 0320 	rsb	r3, r0, #32
 800927e:	fa02 f303 	lsl.w	r3, r2, r3
 8009282:	430b      	orrs	r3, r1
 8009284:	40c2      	lsrs	r2, r0
 8009286:	6163      	str	r3, [r4, #20]
 8009288:	9201      	str	r2, [sp, #4]
 800928a:	9b01      	ldr	r3, [sp, #4]
 800928c:	61a3      	str	r3, [r4, #24]
 800928e:	2b00      	cmp	r3, #0
 8009290:	bf14      	ite	ne
 8009292:	2202      	movne	r2, #2
 8009294:	2201      	moveq	r2, #1
 8009296:	6122      	str	r2, [r4, #16]
 8009298:	b1d5      	cbz	r5, 80092d0 <__d2b+0x98>
 800929a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800929e:	4405      	add	r5, r0
 80092a0:	f8c9 5000 	str.w	r5, [r9]
 80092a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80092a8:	f8c8 0000 	str.w	r0, [r8]
 80092ac:	4620      	mov	r0, r4
 80092ae:	b003      	add	sp, #12
 80092b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80092b8:	e7d5      	b.n	8009266 <__d2b+0x2e>
 80092ba:	6161      	str	r1, [r4, #20]
 80092bc:	e7e5      	b.n	800928a <__d2b+0x52>
 80092be:	a801      	add	r0, sp, #4
 80092c0:	f7ff fcde 	bl	8008c80 <__lo0bits>
 80092c4:	9b01      	ldr	r3, [sp, #4]
 80092c6:	6163      	str	r3, [r4, #20]
 80092c8:	2201      	movs	r2, #1
 80092ca:	6122      	str	r2, [r4, #16]
 80092cc:	3020      	adds	r0, #32
 80092ce:	e7e3      	b.n	8009298 <__d2b+0x60>
 80092d0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80092d4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80092d8:	f8c9 0000 	str.w	r0, [r9]
 80092dc:	6918      	ldr	r0, [r3, #16]
 80092de:	f7ff fcaf 	bl	8008c40 <__hi0bits>
 80092e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80092e6:	e7df      	b.n	80092a8 <__d2b+0x70>
 80092e8:	08030160 	.word	0x08030160
 80092ec:	080301ec 	.word	0x080301ec

080092f0 <__ratio>:
 80092f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f4:	4688      	mov	r8, r1
 80092f6:	4669      	mov	r1, sp
 80092f8:	4681      	mov	r9, r0
 80092fa:	f7ff ff4d 	bl	8009198 <__b2d>
 80092fe:	a901      	add	r1, sp, #4
 8009300:	4640      	mov	r0, r8
 8009302:	ec55 4b10 	vmov	r4, r5, d0
 8009306:	ee10 aa10 	vmov	sl, s0
 800930a:	f7ff ff45 	bl	8009198 <__b2d>
 800930e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009312:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8009316:	1a59      	subs	r1, r3, r1
 8009318:	e9dd 2300 	ldrd	r2, r3, [sp]
 800931c:	1ad3      	subs	r3, r2, r3
 800931e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009322:	ec57 6b10 	vmov	r6, r7, d0
 8009326:	2b00      	cmp	r3, #0
 8009328:	bfd6      	itet	le
 800932a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800932e:	462a      	movgt	r2, r5
 8009330:	463a      	movle	r2, r7
 8009332:	46ab      	mov	fp, r5
 8009334:	bfd6      	itet	le
 8009336:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800933a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800933e:	ee00 3a90 	vmovle	s1, r3
 8009342:	ec4b ab17 	vmov	d7, sl, fp
 8009346:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800934a:	b003      	add	sp, #12
 800934c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009350 <__copybits>:
 8009350:	3901      	subs	r1, #1
 8009352:	b570      	push	{r4, r5, r6, lr}
 8009354:	1149      	asrs	r1, r1, #5
 8009356:	6914      	ldr	r4, [r2, #16]
 8009358:	3101      	adds	r1, #1
 800935a:	f102 0314 	add.w	r3, r2, #20
 800935e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009362:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009366:	1f05      	subs	r5, r0, #4
 8009368:	42a3      	cmp	r3, r4
 800936a:	d30c      	bcc.n	8009386 <__copybits+0x36>
 800936c:	1aa3      	subs	r3, r4, r2
 800936e:	3b11      	subs	r3, #17
 8009370:	f023 0303 	bic.w	r3, r3, #3
 8009374:	3211      	adds	r2, #17
 8009376:	42a2      	cmp	r2, r4
 8009378:	bf88      	it	hi
 800937a:	2300      	movhi	r3, #0
 800937c:	4418      	add	r0, r3
 800937e:	2300      	movs	r3, #0
 8009380:	4288      	cmp	r0, r1
 8009382:	d305      	bcc.n	8009390 <__copybits+0x40>
 8009384:	bd70      	pop	{r4, r5, r6, pc}
 8009386:	f853 6b04 	ldr.w	r6, [r3], #4
 800938a:	f845 6f04 	str.w	r6, [r5, #4]!
 800938e:	e7eb      	b.n	8009368 <__copybits+0x18>
 8009390:	f840 3b04 	str.w	r3, [r0], #4
 8009394:	e7f4      	b.n	8009380 <__copybits+0x30>

08009396 <__any_on>:
 8009396:	f100 0214 	add.w	r2, r0, #20
 800939a:	6900      	ldr	r0, [r0, #16]
 800939c:	114b      	asrs	r3, r1, #5
 800939e:	4298      	cmp	r0, r3
 80093a0:	b510      	push	{r4, lr}
 80093a2:	db11      	blt.n	80093c8 <__any_on+0x32>
 80093a4:	dd0a      	ble.n	80093bc <__any_on+0x26>
 80093a6:	f011 011f 	ands.w	r1, r1, #31
 80093aa:	d007      	beq.n	80093bc <__any_on+0x26>
 80093ac:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80093b0:	fa24 f001 	lsr.w	r0, r4, r1
 80093b4:	fa00 f101 	lsl.w	r1, r0, r1
 80093b8:	428c      	cmp	r4, r1
 80093ba:	d10b      	bne.n	80093d4 <__any_on+0x3e>
 80093bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d803      	bhi.n	80093cc <__any_on+0x36>
 80093c4:	2000      	movs	r0, #0
 80093c6:	bd10      	pop	{r4, pc}
 80093c8:	4603      	mov	r3, r0
 80093ca:	e7f7      	b.n	80093bc <__any_on+0x26>
 80093cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80093d0:	2900      	cmp	r1, #0
 80093d2:	d0f5      	beq.n	80093c0 <__any_on+0x2a>
 80093d4:	2001      	movs	r0, #1
 80093d6:	e7f6      	b.n	80093c6 <__any_on+0x30>

080093d8 <_calloc_r>:
 80093d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80093da:	fba1 2402 	umull	r2, r4, r1, r2
 80093de:	b94c      	cbnz	r4, 80093f4 <_calloc_r+0x1c>
 80093e0:	4611      	mov	r1, r2
 80093e2:	9201      	str	r2, [sp, #4]
 80093e4:	f000 f87a 	bl	80094dc <_malloc_r>
 80093e8:	9a01      	ldr	r2, [sp, #4]
 80093ea:	4605      	mov	r5, r0
 80093ec:	b930      	cbnz	r0, 80093fc <_calloc_r+0x24>
 80093ee:	4628      	mov	r0, r5
 80093f0:	b003      	add	sp, #12
 80093f2:	bd30      	pop	{r4, r5, pc}
 80093f4:	220c      	movs	r2, #12
 80093f6:	6002      	str	r2, [r0, #0]
 80093f8:	2500      	movs	r5, #0
 80093fa:	e7f8      	b.n	80093ee <_calloc_r+0x16>
 80093fc:	4621      	mov	r1, r4
 80093fe:	f7fc fcc7 	bl	8005d90 <memset>
 8009402:	e7f4      	b.n	80093ee <_calloc_r+0x16>

08009404 <_free_r>:
 8009404:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009406:	2900      	cmp	r1, #0
 8009408:	d044      	beq.n	8009494 <_free_r+0x90>
 800940a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800940e:	9001      	str	r0, [sp, #4]
 8009410:	2b00      	cmp	r3, #0
 8009412:	f1a1 0404 	sub.w	r4, r1, #4
 8009416:	bfb8      	it	lt
 8009418:	18e4      	addlt	r4, r4, r3
 800941a:	f000 fab5 	bl	8009988 <__malloc_lock>
 800941e:	4a1e      	ldr	r2, [pc, #120]	; (8009498 <_free_r+0x94>)
 8009420:	9801      	ldr	r0, [sp, #4]
 8009422:	6813      	ldr	r3, [r2, #0]
 8009424:	b933      	cbnz	r3, 8009434 <_free_r+0x30>
 8009426:	6063      	str	r3, [r4, #4]
 8009428:	6014      	str	r4, [r2, #0]
 800942a:	b003      	add	sp, #12
 800942c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009430:	f000 bab0 	b.w	8009994 <__malloc_unlock>
 8009434:	42a3      	cmp	r3, r4
 8009436:	d908      	bls.n	800944a <_free_r+0x46>
 8009438:	6825      	ldr	r5, [r4, #0]
 800943a:	1961      	adds	r1, r4, r5
 800943c:	428b      	cmp	r3, r1
 800943e:	bf01      	itttt	eq
 8009440:	6819      	ldreq	r1, [r3, #0]
 8009442:	685b      	ldreq	r3, [r3, #4]
 8009444:	1949      	addeq	r1, r1, r5
 8009446:	6021      	streq	r1, [r4, #0]
 8009448:	e7ed      	b.n	8009426 <_free_r+0x22>
 800944a:	461a      	mov	r2, r3
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	b10b      	cbz	r3, 8009454 <_free_r+0x50>
 8009450:	42a3      	cmp	r3, r4
 8009452:	d9fa      	bls.n	800944a <_free_r+0x46>
 8009454:	6811      	ldr	r1, [r2, #0]
 8009456:	1855      	adds	r5, r2, r1
 8009458:	42a5      	cmp	r5, r4
 800945a:	d10b      	bne.n	8009474 <_free_r+0x70>
 800945c:	6824      	ldr	r4, [r4, #0]
 800945e:	4421      	add	r1, r4
 8009460:	1854      	adds	r4, r2, r1
 8009462:	42a3      	cmp	r3, r4
 8009464:	6011      	str	r1, [r2, #0]
 8009466:	d1e0      	bne.n	800942a <_free_r+0x26>
 8009468:	681c      	ldr	r4, [r3, #0]
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	6053      	str	r3, [r2, #4]
 800946e:	4421      	add	r1, r4
 8009470:	6011      	str	r1, [r2, #0]
 8009472:	e7da      	b.n	800942a <_free_r+0x26>
 8009474:	d902      	bls.n	800947c <_free_r+0x78>
 8009476:	230c      	movs	r3, #12
 8009478:	6003      	str	r3, [r0, #0]
 800947a:	e7d6      	b.n	800942a <_free_r+0x26>
 800947c:	6825      	ldr	r5, [r4, #0]
 800947e:	1961      	adds	r1, r4, r5
 8009480:	428b      	cmp	r3, r1
 8009482:	bf04      	itt	eq
 8009484:	6819      	ldreq	r1, [r3, #0]
 8009486:	685b      	ldreq	r3, [r3, #4]
 8009488:	6063      	str	r3, [r4, #4]
 800948a:	bf04      	itt	eq
 800948c:	1949      	addeq	r1, r1, r5
 800948e:	6021      	streq	r1, [r4, #0]
 8009490:	6054      	str	r4, [r2, #4]
 8009492:	e7ca      	b.n	800942a <_free_r+0x26>
 8009494:	b003      	add	sp, #12
 8009496:	bd30      	pop	{r4, r5, pc}
 8009498:	2000032c 	.word	0x2000032c

0800949c <sbrk_aligned>:
 800949c:	b570      	push	{r4, r5, r6, lr}
 800949e:	4e0e      	ldr	r6, [pc, #56]	; (80094d8 <sbrk_aligned+0x3c>)
 80094a0:	460c      	mov	r4, r1
 80094a2:	6831      	ldr	r1, [r6, #0]
 80094a4:	4605      	mov	r5, r0
 80094a6:	b911      	cbnz	r1, 80094ae <sbrk_aligned+0x12>
 80094a8:	f000 f9f2 	bl	8009890 <_sbrk_r>
 80094ac:	6030      	str	r0, [r6, #0]
 80094ae:	4621      	mov	r1, r4
 80094b0:	4628      	mov	r0, r5
 80094b2:	f000 f9ed 	bl	8009890 <_sbrk_r>
 80094b6:	1c43      	adds	r3, r0, #1
 80094b8:	d00a      	beq.n	80094d0 <sbrk_aligned+0x34>
 80094ba:	1cc4      	adds	r4, r0, #3
 80094bc:	f024 0403 	bic.w	r4, r4, #3
 80094c0:	42a0      	cmp	r0, r4
 80094c2:	d007      	beq.n	80094d4 <sbrk_aligned+0x38>
 80094c4:	1a21      	subs	r1, r4, r0
 80094c6:	4628      	mov	r0, r5
 80094c8:	f000 f9e2 	bl	8009890 <_sbrk_r>
 80094cc:	3001      	adds	r0, #1
 80094ce:	d101      	bne.n	80094d4 <sbrk_aligned+0x38>
 80094d0:	f04f 34ff 	mov.w	r4, #4294967295
 80094d4:	4620      	mov	r0, r4
 80094d6:	bd70      	pop	{r4, r5, r6, pc}
 80094d8:	20000330 	.word	0x20000330

080094dc <_malloc_r>:
 80094dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094e0:	1ccd      	adds	r5, r1, #3
 80094e2:	f025 0503 	bic.w	r5, r5, #3
 80094e6:	3508      	adds	r5, #8
 80094e8:	2d0c      	cmp	r5, #12
 80094ea:	bf38      	it	cc
 80094ec:	250c      	movcc	r5, #12
 80094ee:	2d00      	cmp	r5, #0
 80094f0:	4607      	mov	r7, r0
 80094f2:	db01      	blt.n	80094f8 <_malloc_r+0x1c>
 80094f4:	42a9      	cmp	r1, r5
 80094f6:	d905      	bls.n	8009504 <_malloc_r+0x28>
 80094f8:	230c      	movs	r3, #12
 80094fa:	603b      	str	r3, [r7, #0]
 80094fc:	2600      	movs	r6, #0
 80094fe:	4630      	mov	r0, r6
 8009500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009504:	4e2e      	ldr	r6, [pc, #184]	; (80095c0 <_malloc_r+0xe4>)
 8009506:	f000 fa3f 	bl	8009988 <__malloc_lock>
 800950a:	6833      	ldr	r3, [r6, #0]
 800950c:	461c      	mov	r4, r3
 800950e:	bb34      	cbnz	r4, 800955e <_malloc_r+0x82>
 8009510:	4629      	mov	r1, r5
 8009512:	4638      	mov	r0, r7
 8009514:	f7ff ffc2 	bl	800949c <sbrk_aligned>
 8009518:	1c43      	adds	r3, r0, #1
 800951a:	4604      	mov	r4, r0
 800951c:	d14d      	bne.n	80095ba <_malloc_r+0xde>
 800951e:	6834      	ldr	r4, [r6, #0]
 8009520:	4626      	mov	r6, r4
 8009522:	2e00      	cmp	r6, #0
 8009524:	d140      	bne.n	80095a8 <_malloc_r+0xcc>
 8009526:	6823      	ldr	r3, [r4, #0]
 8009528:	4631      	mov	r1, r6
 800952a:	4638      	mov	r0, r7
 800952c:	eb04 0803 	add.w	r8, r4, r3
 8009530:	f000 f9ae 	bl	8009890 <_sbrk_r>
 8009534:	4580      	cmp	r8, r0
 8009536:	d13a      	bne.n	80095ae <_malloc_r+0xd2>
 8009538:	6821      	ldr	r1, [r4, #0]
 800953a:	3503      	adds	r5, #3
 800953c:	1a6d      	subs	r5, r5, r1
 800953e:	f025 0503 	bic.w	r5, r5, #3
 8009542:	3508      	adds	r5, #8
 8009544:	2d0c      	cmp	r5, #12
 8009546:	bf38      	it	cc
 8009548:	250c      	movcc	r5, #12
 800954a:	4629      	mov	r1, r5
 800954c:	4638      	mov	r0, r7
 800954e:	f7ff ffa5 	bl	800949c <sbrk_aligned>
 8009552:	3001      	adds	r0, #1
 8009554:	d02b      	beq.n	80095ae <_malloc_r+0xd2>
 8009556:	6823      	ldr	r3, [r4, #0]
 8009558:	442b      	add	r3, r5
 800955a:	6023      	str	r3, [r4, #0]
 800955c:	e00e      	b.n	800957c <_malloc_r+0xa0>
 800955e:	6822      	ldr	r2, [r4, #0]
 8009560:	1b52      	subs	r2, r2, r5
 8009562:	d41e      	bmi.n	80095a2 <_malloc_r+0xc6>
 8009564:	2a0b      	cmp	r2, #11
 8009566:	d916      	bls.n	8009596 <_malloc_r+0xba>
 8009568:	1961      	adds	r1, r4, r5
 800956a:	42a3      	cmp	r3, r4
 800956c:	6025      	str	r5, [r4, #0]
 800956e:	bf18      	it	ne
 8009570:	6059      	strne	r1, [r3, #4]
 8009572:	6863      	ldr	r3, [r4, #4]
 8009574:	bf08      	it	eq
 8009576:	6031      	streq	r1, [r6, #0]
 8009578:	5162      	str	r2, [r4, r5]
 800957a:	604b      	str	r3, [r1, #4]
 800957c:	4638      	mov	r0, r7
 800957e:	f104 060b 	add.w	r6, r4, #11
 8009582:	f000 fa07 	bl	8009994 <__malloc_unlock>
 8009586:	f026 0607 	bic.w	r6, r6, #7
 800958a:	1d23      	adds	r3, r4, #4
 800958c:	1af2      	subs	r2, r6, r3
 800958e:	d0b6      	beq.n	80094fe <_malloc_r+0x22>
 8009590:	1b9b      	subs	r3, r3, r6
 8009592:	50a3      	str	r3, [r4, r2]
 8009594:	e7b3      	b.n	80094fe <_malloc_r+0x22>
 8009596:	6862      	ldr	r2, [r4, #4]
 8009598:	42a3      	cmp	r3, r4
 800959a:	bf0c      	ite	eq
 800959c:	6032      	streq	r2, [r6, #0]
 800959e:	605a      	strne	r2, [r3, #4]
 80095a0:	e7ec      	b.n	800957c <_malloc_r+0xa0>
 80095a2:	4623      	mov	r3, r4
 80095a4:	6864      	ldr	r4, [r4, #4]
 80095a6:	e7b2      	b.n	800950e <_malloc_r+0x32>
 80095a8:	4634      	mov	r4, r6
 80095aa:	6876      	ldr	r6, [r6, #4]
 80095ac:	e7b9      	b.n	8009522 <_malloc_r+0x46>
 80095ae:	230c      	movs	r3, #12
 80095b0:	603b      	str	r3, [r7, #0]
 80095b2:	4638      	mov	r0, r7
 80095b4:	f000 f9ee 	bl	8009994 <__malloc_unlock>
 80095b8:	e7a1      	b.n	80094fe <_malloc_r+0x22>
 80095ba:	6025      	str	r5, [r4, #0]
 80095bc:	e7de      	b.n	800957c <_malloc_r+0xa0>
 80095be:	bf00      	nop
 80095c0:	2000032c 	.word	0x2000032c

080095c4 <__ssputs_r>:
 80095c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095c8:	688e      	ldr	r6, [r1, #8]
 80095ca:	429e      	cmp	r6, r3
 80095cc:	4682      	mov	sl, r0
 80095ce:	460c      	mov	r4, r1
 80095d0:	4690      	mov	r8, r2
 80095d2:	461f      	mov	r7, r3
 80095d4:	d838      	bhi.n	8009648 <__ssputs_r+0x84>
 80095d6:	898a      	ldrh	r2, [r1, #12]
 80095d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80095dc:	d032      	beq.n	8009644 <__ssputs_r+0x80>
 80095de:	6825      	ldr	r5, [r4, #0]
 80095e0:	6909      	ldr	r1, [r1, #16]
 80095e2:	eba5 0901 	sub.w	r9, r5, r1
 80095e6:	6965      	ldr	r5, [r4, #20]
 80095e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80095f0:	3301      	adds	r3, #1
 80095f2:	444b      	add	r3, r9
 80095f4:	106d      	asrs	r5, r5, #1
 80095f6:	429d      	cmp	r5, r3
 80095f8:	bf38      	it	cc
 80095fa:	461d      	movcc	r5, r3
 80095fc:	0553      	lsls	r3, r2, #21
 80095fe:	d531      	bpl.n	8009664 <__ssputs_r+0xa0>
 8009600:	4629      	mov	r1, r5
 8009602:	f7ff ff6b 	bl	80094dc <_malloc_r>
 8009606:	4606      	mov	r6, r0
 8009608:	b950      	cbnz	r0, 8009620 <__ssputs_r+0x5c>
 800960a:	230c      	movs	r3, #12
 800960c:	f8ca 3000 	str.w	r3, [sl]
 8009610:	89a3      	ldrh	r3, [r4, #12]
 8009612:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009616:	81a3      	strh	r3, [r4, #12]
 8009618:	f04f 30ff 	mov.w	r0, #4294967295
 800961c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009620:	6921      	ldr	r1, [r4, #16]
 8009622:	464a      	mov	r2, r9
 8009624:	f7ff fa0c 	bl	8008a40 <memcpy>
 8009628:	89a3      	ldrh	r3, [r4, #12]
 800962a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800962e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009632:	81a3      	strh	r3, [r4, #12]
 8009634:	6126      	str	r6, [r4, #16]
 8009636:	6165      	str	r5, [r4, #20]
 8009638:	444e      	add	r6, r9
 800963a:	eba5 0509 	sub.w	r5, r5, r9
 800963e:	6026      	str	r6, [r4, #0]
 8009640:	60a5      	str	r5, [r4, #8]
 8009642:	463e      	mov	r6, r7
 8009644:	42be      	cmp	r6, r7
 8009646:	d900      	bls.n	800964a <__ssputs_r+0x86>
 8009648:	463e      	mov	r6, r7
 800964a:	6820      	ldr	r0, [r4, #0]
 800964c:	4632      	mov	r2, r6
 800964e:	4641      	mov	r1, r8
 8009650:	f000 f980 	bl	8009954 <memmove>
 8009654:	68a3      	ldr	r3, [r4, #8]
 8009656:	1b9b      	subs	r3, r3, r6
 8009658:	60a3      	str	r3, [r4, #8]
 800965a:	6823      	ldr	r3, [r4, #0]
 800965c:	4433      	add	r3, r6
 800965e:	6023      	str	r3, [r4, #0]
 8009660:	2000      	movs	r0, #0
 8009662:	e7db      	b.n	800961c <__ssputs_r+0x58>
 8009664:	462a      	mov	r2, r5
 8009666:	f000 f99b 	bl	80099a0 <_realloc_r>
 800966a:	4606      	mov	r6, r0
 800966c:	2800      	cmp	r0, #0
 800966e:	d1e1      	bne.n	8009634 <__ssputs_r+0x70>
 8009670:	6921      	ldr	r1, [r4, #16]
 8009672:	4650      	mov	r0, sl
 8009674:	f7ff fec6 	bl	8009404 <_free_r>
 8009678:	e7c7      	b.n	800960a <__ssputs_r+0x46>
	...

0800967c <_svfiprintf_r>:
 800967c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009680:	4698      	mov	r8, r3
 8009682:	898b      	ldrh	r3, [r1, #12]
 8009684:	061b      	lsls	r3, r3, #24
 8009686:	b09d      	sub	sp, #116	; 0x74
 8009688:	4607      	mov	r7, r0
 800968a:	460d      	mov	r5, r1
 800968c:	4614      	mov	r4, r2
 800968e:	d50e      	bpl.n	80096ae <_svfiprintf_r+0x32>
 8009690:	690b      	ldr	r3, [r1, #16]
 8009692:	b963      	cbnz	r3, 80096ae <_svfiprintf_r+0x32>
 8009694:	2140      	movs	r1, #64	; 0x40
 8009696:	f7ff ff21 	bl	80094dc <_malloc_r>
 800969a:	6028      	str	r0, [r5, #0]
 800969c:	6128      	str	r0, [r5, #16]
 800969e:	b920      	cbnz	r0, 80096aa <_svfiprintf_r+0x2e>
 80096a0:	230c      	movs	r3, #12
 80096a2:	603b      	str	r3, [r7, #0]
 80096a4:	f04f 30ff 	mov.w	r0, #4294967295
 80096a8:	e0d1      	b.n	800984e <_svfiprintf_r+0x1d2>
 80096aa:	2340      	movs	r3, #64	; 0x40
 80096ac:	616b      	str	r3, [r5, #20]
 80096ae:	2300      	movs	r3, #0
 80096b0:	9309      	str	r3, [sp, #36]	; 0x24
 80096b2:	2320      	movs	r3, #32
 80096b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80096bc:	2330      	movs	r3, #48	; 0x30
 80096be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009868 <_svfiprintf_r+0x1ec>
 80096c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096c6:	f04f 0901 	mov.w	r9, #1
 80096ca:	4623      	mov	r3, r4
 80096cc:	469a      	mov	sl, r3
 80096ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096d2:	b10a      	cbz	r2, 80096d8 <_svfiprintf_r+0x5c>
 80096d4:	2a25      	cmp	r2, #37	; 0x25
 80096d6:	d1f9      	bne.n	80096cc <_svfiprintf_r+0x50>
 80096d8:	ebba 0b04 	subs.w	fp, sl, r4
 80096dc:	d00b      	beq.n	80096f6 <_svfiprintf_r+0x7a>
 80096de:	465b      	mov	r3, fp
 80096e0:	4622      	mov	r2, r4
 80096e2:	4629      	mov	r1, r5
 80096e4:	4638      	mov	r0, r7
 80096e6:	f7ff ff6d 	bl	80095c4 <__ssputs_r>
 80096ea:	3001      	adds	r0, #1
 80096ec:	f000 80aa 	beq.w	8009844 <_svfiprintf_r+0x1c8>
 80096f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096f2:	445a      	add	r2, fp
 80096f4:	9209      	str	r2, [sp, #36]	; 0x24
 80096f6:	f89a 3000 	ldrb.w	r3, [sl]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	f000 80a2 	beq.w	8009844 <_svfiprintf_r+0x1c8>
 8009700:	2300      	movs	r3, #0
 8009702:	f04f 32ff 	mov.w	r2, #4294967295
 8009706:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800970a:	f10a 0a01 	add.w	sl, sl, #1
 800970e:	9304      	str	r3, [sp, #16]
 8009710:	9307      	str	r3, [sp, #28]
 8009712:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009716:	931a      	str	r3, [sp, #104]	; 0x68
 8009718:	4654      	mov	r4, sl
 800971a:	2205      	movs	r2, #5
 800971c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009720:	4851      	ldr	r0, [pc, #324]	; (8009868 <_svfiprintf_r+0x1ec>)
 8009722:	f7f6 fd95 	bl	8000250 <memchr>
 8009726:	9a04      	ldr	r2, [sp, #16]
 8009728:	b9d8      	cbnz	r0, 8009762 <_svfiprintf_r+0xe6>
 800972a:	06d0      	lsls	r0, r2, #27
 800972c:	bf44      	itt	mi
 800972e:	2320      	movmi	r3, #32
 8009730:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009734:	0711      	lsls	r1, r2, #28
 8009736:	bf44      	itt	mi
 8009738:	232b      	movmi	r3, #43	; 0x2b
 800973a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800973e:	f89a 3000 	ldrb.w	r3, [sl]
 8009742:	2b2a      	cmp	r3, #42	; 0x2a
 8009744:	d015      	beq.n	8009772 <_svfiprintf_r+0xf6>
 8009746:	9a07      	ldr	r2, [sp, #28]
 8009748:	4654      	mov	r4, sl
 800974a:	2000      	movs	r0, #0
 800974c:	f04f 0c0a 	mov.w	ip, #10
 8009750:	4621      	mov	r1, r4
 8009752:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009756:	3b30      	subs	r3, #48	; 0x30
 8009758:	2b09      	cmp	r3, #9
 800975a:	d94e      	bls.n	80097fa <_svfiprintf_r+0x17e>
 800975c:	b1b0      	cbz	r0, 800978c <_svfiprintf_r+0x110>
 800975e:	9207      	str	r2, [sp, #28]
 8009760:	e014      	b.n	800978c <_svfiprintf_r+0x110>
 8009762:	eba0 0308 	sub.w	r3, r0, r8
 8009766:	fa09 f303 	lsl.w	r3, r9, r3
 800976a:	4313      	orrs	r3, r2
 800976c:	9304      	str	r3, [sp, #16]
 800976e:	46a2      	mov	sl, r4
 8009770:	e7d2      	b.n	8009718 <_svfiprintf_r+0x9c>
 8009772:	9b03      	ldr	r3, [sp, #12]
 8009774:	1d19      	adds	r1, r3, #4
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	9103      	str	r1, [sp, #12]
 800977a:	2b00      	cmp	r3, #0
 800977c:	bfbb      	ittet	lt
 800977e:	425b      	neglt	r3, r3
 8009780:	f042 0202 	orrlt.w	r2, r2, #2
 8009784:	9307      	strge	r3, [sp, #28]
 8009786:	9307      	strlt	r3, [sp, #28]
 8009788:	bfb8      	it	lt
 800978a:	9204      	strlt	r2, [sp, #16]
 800978c:	7823      	ldrb	r3, [r4, #0]
 800978e:	2b2e      	cmp	r3, #46	; 0x2e
 8009790:	d10c      	bne.n	80097ac <_svfiprintf_r+0x130>
 8009792:	7863      	ldrb	r3, [r4, #1]
 8009794:	2b2a      	cmp	r3, #42	; 0x2a
 8009796:	d135      	bne.n	8009804 <_svfiprintf_r+0x188>
 8009798:	9b03      	ldr	r3, [sp, #12]
 800979a:	1d1a      	adds	r2, r3, #4
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	9203      	str	r2, [sp, #12]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	bfb8      	it	lt
 80097a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80097a8:	3402      	adds	r4, #2
 80097aa:	9305      	str	r3, [sp, #20]
 80097ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009878 <_svfiprintf_r+0x1fc>
 80097b0:	7821      	ldrb	r1, [r4, #0]
 80097b2:	2203      	movs	r2, #3
 80097b4:	4650      	mov	r0, sl
 80097b6:	f7f6 fd4b 	bl	8000250 <memchr>
 80097ba:	b140      	cbz	r0, 80097ce <_svfiprintf_r+0x152>
 80097bc:	2340      	movs	r3, #64	; 0x40
 80097be:	eba0 000a 	sub.w	r0, r0, sl
 80097c2:	fa03 f000 	lsl.w	r0, r3, r0
 80097c6:	9b04      	ldr	r3, [sp, #16]
 80097c8:	4303      	orrs	r3, r0
 80097ca:	3401      	adds	r4, #1
 80097cc:	9304      	str	r3, [sp, #16]
 80097ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097d2:	4826      	ldr	r0, [pc, #152]	; (800986c <_svfiprintf_r+0x1f0>)
 80097d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097d8:	2206      	movs	r2, #6
 80097da:	f7f6 fd39 	bl	8000250 <memchr>
 80097de:	2800      	cmp	r0, #0
 80097e0:	d038      	beq.n	8009854 <_svfiprintf_r+0x1d8>
 80097e2:	4b23      	ldr	r3, [pc, #140]	; (8009870 <_svfiprintf_r+0x1f4>)
 80097e4:	bb1b      	cbnz	r3, 800982e <_svfiprintf_r+0x1b2>
 80097e6:	9b03      	ldr	r3, [sp, #12]
 80097e8:	3307      	adds	r3, #7
 80097ea:	f023 0307 	bic.w	r3, r3, #7
 80097ee:	3308      	adds	r3, #8
 80097f0:	9303      	str	r3, [sp, #12]
 80097f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097f4:	4433      	add	r3, r6
 80097f6:	9309      	str	r3, [sp, #36]	; 0x24
 80097f8:	e767      	b.n	80096ca <_svfiprintf_r+0x4e>
 80097fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80097fe:	460c      	mov	r4, r1
 8009800:	2001      	movs	r0, #1
 8009802:	e7a5      	b.n	8009750 <_svfiprintf_r+0xd4>
 8009804:	2300      	movs	r3, #0
 8009806:	3401      	adds	r4, #1
 8009808:	9305      	str	r3, [sp, #20]
 800980a:	4619      	mov	r1, r3
 800980c:	f04f 0c0a 	mov.w	ip, #10
 8009810:	4620      	mov	r0, r4
 8009812:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009816:	3a30      	subs	r2, #48	; 0x30
 8009818:	2a09      	cmp	r2, #9
 800981a:	d903      	bls.n	8009824 <_svfiprintf_r+0x1a8>
 800981c:	2b00      	cmp	r3, #0
 800981e:	d0c5      	beq.n	80097ac <_svfiprintf_r+0x130>
 8009820:	9105      	str	r1, [sp, #20]
 8009822:	e7c3      	b.n	80097ac <_svfiprintf_r+0x130>
 8009824:	fb0c 2101 	mla	r1, ip, r1, r2
 8009828:	4604      	mov	r4, r0
 800982a:	2301      	movs	r3, #1
 800982c:	e7f0      	b.n	8009810 <_svfiprintf_r+0x194>
 800982e:	ab03      	add	r3, sp, #12
 8009830:	9300      	str	r3, [sp, #0]
 8009832:	462a      	mov	r2, r5
 8009834:	4b0f      	ldr	r3, [pc, #60]	; (8009874 <_svfiprintf_r+0x1f8>)
 8009836:	a904      	add	r1, sp, #16
 8009838:	4638      	mov	r0, r7
 800983a:	f7fc fb41 	bl	8005ec0 <_printf_float>
 800983e:	1c42      	adds	r2, r0, #1
 8009840:	4606      	mov	r6, r0
 8009842:	d1d6      	bne.n	80097f2 <_svfiprintf_r+0x176>
 8009844:	89ab      	ldrh	r3, [r5, #12]
 8009846:	065b      	lsls	r3, r3, #25
 8009848:	f53f af2c 	bmi.w	80096a4 <_svfiprintf_r+0x28>
 800984c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800984e:	b01d      	add	sp, #116	; 0x74
 8009850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009854:	ab03      	add	r3, sp, #12
 8009856:	9300      	str	r3, [sp, #0]
 8009858:	462a      	mov	r2, r5
 800985a:	4b06      	ldr	r3, [pc, #24]	; (8009874 <_svfiprintf_r+0x1f8>)
 800985c:	a904      	add	r1, sp, #16
 800985e:	4638      	mov	r0, r7
 8009860:	f7fc fdba 	bl	80063d8 <_printf_i>
 8009864:	e7eb      	b.n	800983e <_svfiprintf_r+0x1c2>
 8009866:	bf00      	nop
 8009868:	08030344 	.word	0x08030344
 800986c:	0803034e 	.word	0x0803034e
 8009870:	08005ec1 	.word	0x08005ec1
 8009874:	080095c5 	.word	0x080095c5
 8009878:	0803034a 	.word	0x0803034a
 800987c:	00000000 	.word	0x00000000

08009880 <nan>:
 8009880:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009888 <nan+0x8>
 8009884:	4770      	bx	lr
 8009886:	bf00      	nop
 8009888:	00000000 	.word	0x00000000
 800988c:	7ff80000 	.word	0x7ff80000

08009890 <_sbrk_r>:
 8009890:	b538      	push	{r3, r4, r5, lr}
 8009892:	4d06      	ldr	r5, [pc, #24]	; (80098ac <_sbrk_r+0x1c>)
 8009894:	2300      	movs	r3, #0
 8009896:	4604      	mov	r4, r0
 8009898:	4608      	mov	r0, r1
 800989a:	602b      	str	r3, [r5, #0]
 800989c:	f7f9 f908 	bl	8002ab0 <_sbrk>
 80098a0:	1c43      	adds	r3, r0, #1
 80098a2:	d102      	bne.n	80098aa <_sbrk_r+0x1a>
 80098a4:	682b      	ldr	r3, [r5, #0]
 80098a6:	b103      	cbz	r3, 80098aa <_sbrk_r+0x1a>
 80098a8:	6023      	str	r3, [r4, #0]
 80098aa:	bd38      	pop	{r3, r4, r5, pc}
 80098ac:	20000334 	.word	0x20000334

080098b0 <strncmp>:
 80098b0:	b510      	push	{r4, lr}
 80098b2:	b17a      	cbz	r2, 80098d4 <strncmp+0x24>
 80098b4:	4603      	mov	r3, r0
 80098b6:	3901      	subs	r1, #1
 80098b8:	1884      	adds	r4, r0, r2
 80098ba:	f813 0b01 	ldrb.w	r0, [r3], #1
 80098be:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80098c2:	4290      	cmp	r0, r2
 80098c4:	d101      	bne.n	80098ca <strncmp+0x1a>
 80098c6:	42a3      	cmp	r3, r4
 80098c8:	d101      	bne.n	80098ce <strncmp+0x1e>
 80098ca:	1a80      	subs	r0, r0, r2
 80098cc:	bd10      	pop	{r4, pc}
 80098ce:	2800      	cmp	r0, #0
 80098d0:	d1f3      	bne.n	80098ba <strncmp+0xa>
 80098d2:	e7fa      	b.n	80098ca <strncmp+0x1a>
 80098d4:	4610      	mov	r0, r2
 80098d6:	e7f9      	b.n	80098cc <strncmp+0x1c>

080098d8 <__ascii_wctomb>:
 80098d8:	b149      	cbz	r1, 80098ee <__ascii_wctomb+0x16>
 80098da:	2aff      	cmp	r2, #255	; 0xff
 80098dc:	bf85      	ittet	hi
 80098de:	238a      	movhi	r3, #138	; 0x8a
 80098e0:	6003      	strhi	r3, [r0, #0]
 80098e2:	700a      	strbls	r2, [r1, #0]
 80098e4:	f04f 30ff 	movhi.w	r0, #4294967295
 80098e8:	bf98      	it	ls
 80098ea:	2001      	movls	r0, #1
 80098ec:	4770      	bx	lr
 80098ee:	4608      	mov	r0, r1
 80098f0:	4770      	bx	lr
	...

080098f4 <__assert_func>:
 80098f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098f6:	4614      	mov	r4, r2
 80098f8:	461a      	mov	r2, r3
 80098fa:	4b09      	ldr	r3, [pc, #36]	; (8009920 <__assert_func+0x2c>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4605      	mov	r5, r0
 8009900:	68d8      	ldr	r0, [r3, #12]
 8009902:	b14c      	cbz	r4, 8009918 <__assert_func+0x24>
 8009904:	4b07      	ldr	r3, [pc, #28]	; (8009924 <__assert_func+0x30>)
 8009906:	9100      	str	r1, [sp, #0]
 8009908:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800990c:	4906      	ldr	r1, [pc, #24]	; (8009928 <__assert_func+0x34>)
 800990e:	462b      	mov	r3, r5
 8009910:	f000 f80e 	bl	8009930 <fiprintf>
 8009914:	f000 fa8c 	bl	8009e30 <abort>
 8009918:	4b04      	ldr	r3, [pc, #16]	; (800992c <__assert_func+0x38>)
 800991a:	461c      	mov	r4, r3
 800991c:	e7f3      	b.n	8009906 <__assert_func+0x12>
 800991e:	bf00      	nop
 8009920:	20000018 	.word	0x20000018
 8009924:	08030355 	.word	0x08030355
 8009928:	08030362 	.word	0x08030362
 800992c:	08030390 	.word	0x08030390

08009930 <fiprintf>:
 8009930:	b40e      	push	{r1, r2, r3}
 8009932:	b503      	push	{r0, r1, lr}
 8009934:	4601      	mov	r1, r0
 8009936:	ab03      	add	r3, sp, #12
 8009938:	4805      	ldr	r0, [pc, #20]	; (8009950 <fiprintf+0x20>)
 800993a:	f853 2b04 	ldr.w	r2, [r3], #4
 800993e:	6800      	ldr	r0, [r0, #0]
 8009940:	9301      	str	r3, [sp, #4]
 8009942:	f000 f885 	bl	8009a50 <_vfiprintf_r>
 8009946:	b002      	add	sp, #8
 8009948:	f85d eb04 	ldr.w	lr, [sp], #4
 800994c:	b003      	add	sp, #12
 800994e:	4770      	bx	lr
 8009950:	20000018 	.word	0x20000018

08009954 <memmove>:
 8009954:	4288      	cmp	r0, r1
 8009956:	b510      	push	{r4, lr}
 8009958:	eb01 0402 	add.w	r4, r1, r2
 800995c:	d902      	bls.n	8009964 <memmove+0x10>
 800995e:	4284      	cmp	r4, r0
 8009960:	4623      	mov	r3, r4
 8009962:	d807      	bhi.n	8009974 <memmove+0x20>
 8009964:	1e43      	subs	r3, r0, #1
 8009966:	42a1      	cmp	r1, r4
 8009968:	d008      	beq.n	800997c <memmove+0x28>
 800996a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800996e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009972:	e7f8      	b.n	8009966 <memmove+0x12>
 8009974:	4402      	add	r2, r0
 8009976:	4601      	mov	r1, r0
 8009978:	428a      	cmp	r2, r1
 800997a:	d100      	bne.n	800997e <memmove+0x2a>
 800997c:	bd10      	pop	{r4, pc}
 800997e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009982:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009986:	e7f7      	b.n	8009978 <memmove+0x24>

08009988 <__malloc_lock>:
 8009988:	4801      	ldr	r0, [pc, #4]	; (8009990 <__malloc_lock+0x8>)
 800998a:	f000 bc11 	b.w	800a1b0 <__retarget_lock_acquire_recursive>
 800998e:	bf00      	nop
 8009990:	20000338 	.word	0x20000338

08009994 <__malloc_unlock>:
 8009994:	4801      	ldr	r0, [pc, #4]	; (800999c <__malloc_unlock+0x8>)
 8009996:	f000 bc0c 	b.w	800a1b2 <__retarget_lock_release_recursive>
 800999a:	bf00      	nop
 800999c:	20000338 	.word	0x20000338

080099a0 <_realloc_r>:
 80099a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099a4:	4680      	mov	r8, r0
 80099a6:	4614      	mov	r4, r2
 80099a8:	460e      	mov	r6, r1
 80099aa:	b921      	cbnz	r1, 80099b6 <_realloc_r+0x16>
 80099ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099b0:	4611      	mov	r1, r2
 80099b2:	f7ff bd93 	b.w	80094dc <_malloc_r>
 80099b6:	b92a      	cbnz	r2, 80099c4 <_realloc_r+0x24>
 80099b8:	f7ff fd24 	bl	8009404 <_free_r>
 80099bc:	4625      	mov	r5, r4
 80099be:	4628      	mov	r0, r5
 80099c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099c4:	f000 fc5c 	bl	800a280 <_malloc_usable_size_r>
 80099c8:	4284      	cmp	r4, r0
 80099ca:	4607      	mov	r7, r0
 80099cc:	d802      	bhi.n	80099d4 <_realloc_r+0x34>
 80099ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80099d2:	d812      	bhi.n	80099fa <_realloc_r+0x5a>
 80099d4:	4621      	mov	r1, r4
 80099d6:	4640      	mov	r0, r8
 80099d8:	f7ff fd80 	bl	80094dc <_malloc_r>
 80099dc:	4605      	mov	r5, r0
 80099de:	2800      	cmp	r0, #0
 80099e0:	d0ed      	beq.n	80099be <_realloc_r+0x1e>
 80099e2:	42bc      	cmp	r4, r7
 80099e4:	4622      	mov	r2, r4
 80099e6:	4631      	mov	r1, r6
 80099e8:	bf28      	it	cs
 80099ea:	463a      	movcs	r2, r7
 80099ec:	f7ff f828 	bl	8008a40 <memcpy>
 80099f0:	4631      	mov	r1, r6
 80099f2:	4640      	mov	r0, r8
 80099f4:	f7ff fd06 	bl	8009404 <_free_r>
 80099f8:	e7e1      	b.n	80099be <_realloc_r+0x1e>
 80099fa:	4635      	mov	r5, r6
 80099fc:	e7df      	b.n	80099be <_realloc_r+0x1e>

080099fe <__sfputc_r>:
 80099fe:	6893      	ldr	r3, [r2, #8]
 8009a00:	3b01      	subs	r3, #1
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	b410      	push	{r4}
 8009a06:	6093      	str	r3, [r2, #8]
 8009a08:	da08      	bge.n	8009a1c <__sfputc_r+0x1e>
 8009a0a:	6994      	ldr	r4, [r2, #24]
 8009a0c:	42a3      	cmp	r3, r4
 8009a0e:	db01      	blt.n	8009a14 <__sfputc_r+0x16>
 8009a10:	290a      	cmp	r1, #10
 8009a12:	d103      	bne.n	8009a1c <__sfputc_r+0x1e>
 8009a14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a18:	f000 b94a 	b.w	8009cb0 <__swbuf_r>
 8009a1c:	6813      	ldr	r3, [r2, #0]
 8009a1e:	1c58      	adds	r0, r3, #1
 8009a20:	6010      	str	r0, [r2, #0]
 8009a22:	7019      	strb	r1, [r3, #0]
 8009a24:	4608      	mov	r0, r1
 8009a26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a2a:	4770      	bx	lr

08009a2c <__sfputs_r>:
 8009a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a2e:	4606      	mov	r6, r0
 8009a30:	460f      	mov	r7, r1
 8009a32:	4614      	mov	r4, r2
 8009a34:	18d5      	adds	r5, r2, r3
 8009a36:	42ac      	cmp	r4, r5
 8009a38:	d101      	bne.n	8009a3e <__sfputs_r+0x12>
 8009a3a:	2000      	movs	r0, #0
 8009a3c:	e007      	b.n	8009a4e <__sfputs_r+0x22>
 8009a3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a42:	463a      	mov	r2, r7
 8009a44:	4630      	mov	r0, r6
 8009a46:	f7ff ffda 	bl	80099fe <__sfputc_r>
 8009a4a:	1c43      	adds	r3, r0, #1
 8009a4c:	d1f3      	bne.n	8009a36 <__sfputs_r+0xa>
 8009a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009a50 <_vfiprintf_r>:
 8009a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a54:	460d      	mov	r5, r1
 8009a56:	b09d      	sub	sp, #116	; 0x74
 8009a58:	4614      	mov	r4, r2
 8009a5a:	4698      	mov	r8, r3
 8009a5c:	4606      	mov	r6, r0
 8009a5e:	b118      	cbz	r0, 8009a68 <_vfiprintf_r+0x18>
 8009a60:	6983      	ldr	r3, [r0, #24]
 8009a62:	b90b      	cbnz	r3, 8009a68 <_vfiprintf_r+0x18>
 8009a64:	f000 fb06 	bl	800a074 <__sinit>
 8009a68:	4b89      	ldr	r3, [pc, #548]	; (8009c90 <_vfiprintf_r+0x240>)
 8009a6a:	429d      	cmp	r5, r3
 8009a6c:	d11b      	bne.n	8009aa6 <_vfiprintf_r+0x56>
 8009a6e:	6875      	ldr	r5, [r6, #4]
 8009a70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a72:	07d9      	lsls	r1, r3, #31
 8009a74:	d405      	bmi.n	8009a82 <_vfiprintf_r+0x32>
 8009a76:	89ab      	ldrh	r3, [r5, #12]
 8009a78:	059a      	lsls	r2, r3, #22
 8009a7a:	d402      	bmi.n	8009a82 <_vfiprintf_r+0x32>
 8009a7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a7e:	f000 fb97 	bl	800a1b0 <__retarget_lock_acquire_recursive>
 8009a82:	89ab      	ldrh	r3, [r5, #12]
 8009a84:	071b      	lsls	r3, r3, #28
 8009a86:	d501      	bpl.n	8009a8c <_vfiprintf_r+0x3c>
 8009a88:	692b      	ldr	r3, [r5, #16]
 8009a8a:	b9eb      	cbnz	r3, 8009ac8 <_vfiprintf_r+0x78>
 8009a8c:	4629      	mov	r1, r5
 8009a8e:	4630      	mov	r0, r6
 8009a90:	f000 f960 	bl	8009d54 <__swsetup_r>
 8009a94:	b1c0      	cbz	r0, 8009ac8 <_vfiprintf_r+0x78>
 8009a96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a98:	07dc      	lsls	r4, r3, #31
 8009a9a:	d50e      	bpl.n	8009aba <_vfiprintf_r+0x6a>
 8009a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009aa0:	b01d      	add	sp, #116	; 0x74
 8009aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aa6:	4b7b      	ldr	r3, [pc, #492]	; (8009c94 <_vfiprintf_r+0x244>)
 8009aa8:	429d      	cmp	r5, r3
 8009aaa:	d101      	bne.n	8009ab0 <_vfiprintf_r+0x60>
 8009aac:	68b5      	ldr	r5, [r6, #8]
 8009aae:	e7df      	b.n	8009a70 <_vfiprintf_r+0x20>
 8009ab0:	4b79      	ldr	r3, [pc, #484]	; (8009c98 <_vfiprintf_r+0x248>)
 8009ab2:	429d      	cmp	r5, r3
 8009ab4:	bf08      	it	eq
 8009ab6:	68f5      	ldreq	r5, [r6, #12]
 8009ab8:	e7da      	b.n	8009a70 <_vfiprintf_r+0x20>
 8009aba:	89ab      	ldrh	r3, [r5, #12]
 8009abc:	0598      	lsls	r0, r3, #22
 8009abe:	d4ed      	bmi.n	8009a9c <_vfiprintf_r+0x4c>
 8009ac0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ac2:	f000 fb76 	bl	800a1b2 <__retarget_lock_release_recursive>
 8009ac6:	e7e9      	b.n	8009a9c <_vfiprintf_r+0x4c>
 8009ac8:	2300      	movs	r3, #0
 8009aca:	9309      	str	r3, [sp, #36]	; 0x24
 8009acc:	2320      	movs	r3, #32
 8009ace:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009ad2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ad6:	2330      	movs	r3, #48	; 0x30
 8009ad8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009c9c <_vfiprintf_r+0x24c>
 8009adc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009ae0:	f04f 0901 	mov.w	r9, #1
 8009ae4:	4623      	mov	r3, r4
 8009ae6:	469a      	mov	sl, r3
 8009ae8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009aec:	b10a      	cbz	r2, 8009af2 <_vfiprintf_r+0xa2>
 8009aee:	2a25      	cmp	r2, #37	; 0x25
 8009af0:	d1f9      	bne.n	8009ae6 <_vfiprintf_r+0x96>
 8009af2:	ebba 0b04 	subs.w	fp, sl, r4
 8009af6:	d00b      	beq.n	8009b10 <_vfiprintf_r+0xc0>
 8009af8:	465b      	mov	r3, fp
 8009afa:	4622      	mov	r2, r4
 8009afc:	4629      	mov	r1, r5
 8009afe:	4630      	mov	r0, r6
 8009b00:	f7ff ff94 	bl	8009a2c <__sfputs_r>
 8009b04:	3001      	adds	r0, #1
 8009b06:	f000 80aa 	beq.w	8009c5e <_vfiprintf_r+0x20e>
 8009b0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b0c:	445a      	add	r2, fp
 8009b0e:	9209      	str	r2, [sp, #36]	; 0x24
 8009b10:	f89a 3000 	ldrb.w	r3, [sl]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	f000 80a2 	beq.w	8009c5e <_vfiprintf_r+0x20e>
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b24:	f10a 0a01 	add.w	sl, sl, #1
 8009b28:	9304      	str	r3, [sp, #16]
 8009b2a:	9307      	str	r3, [sp, #28]
 8009b2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009b30:	931a      	str	r3, [sp, #104]	; 0x68
 8009b32:	4654      	mov	r4, sl
 8009b34:	2205      	movs	r2, #5
 8009b36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b3a:	4858      	ldr	r0, [pc, #352]	; (8009c9c <_vfiprintf_r+0x24c>)
 8009b3c:	f7f6 fb88 	bl	8000250 <memchr>
 8009b40:	9a04      	ldr	r2, [sp, #16]
 8009b42:	b9d8      	cbnz	r0, 8009b7c <_vfiprintf_r+0x12c>
 8009b44:	06d1      	lsls	r1, r2, #27
 8009b46:	bf44      	itt	mi
 8009b48:	2320      	movmi	r3, #32
 8009b4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b4e:	0713      	lsls	r3, r2, #28
 8009b50:	bf44      	itt	mi
 8009b52:	232b      	movmi	r3, #43	; 0x2b
 8009b54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b58:	f89a 3000 	ldrb.w	r3, [sl]
 8009b5c:	2b2a      	cmp	r3, #42	; 0x2a
 8009b5e:	d015      	beq.n	8009b8c <_vfiprintf_r+0x13c>
 8009b60:	9a07      	ldr	r2, [sp, #28]
 8009b62:	4654      	mov	r4, sl
 8009b64:	2000      	movs	r0, #0
 8009b66:	f04f 0c0a 	mov.w	ip, #10
 8009b6a:	4621      	mov	r1, r4
 8009b6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b70:	3b30      	subs	r3, #48	; 0x30
 8009b72:	2b09      	cmp	r3, #9
 8009b74:	d94e      	bls.n	8009c14 <_vfiprintf_r+0x1c4>
 8009b76:	b1b0      	cbz	r0, 8009ba6 <_vfiprintf_r+0x156>
 8009b78:	9207      	str	r2, [sp, #28]
 8009b7a:	e014      	b.n	8009ba6 <_vfiprintf_r+0x156>
 8009b7c:	eba0 0308 	sub.w	r3, r0, r8
 8009b80:	fa09 f303 	lsl.w	r3, r9, r3
 8009b84:	4313      	orrs	r3, r2
 8009b86:	9304      	str	r3, [sp, #16]
 8009b88:	46a2      	mov	sl, r4
 8009b8a:	e7d2      	b.n	8009b32 <_vfiprintf_r+0xe2>
 8009b8c:	9b03      	ldr	r3, [sp, #12]
 8009b8e:	1d19      	adds	r1, r3, #4
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	9103      	str	r1, [sp, #12]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	bfbb      	ittet	lt
 8009b98:	425b      	neglt	r3, r3
 8009b9a:	f042 0202 	orrlt.w	r2, r2, #2
 8009b9e:	9307      	strge	r3, [sp, #28]
 8009ba0:	9307      	strlt	r3, [sp, #28]
 8009ba2:	bfb8      	it	lt
 8009ba4:	9204      	strlt	r2, [sp, #16]
 8009ba6:	7823      	ldrb	r3, [r4, #0]
 8009ba8:	2b2e      	cmp	r3, #46	; 0x2e
 8009baa:	d10c      	bne.n	8009bc6 <_vfiprintf_r+0x176>
 8009bac:	7863      	ldrb	r3, [r4, #1]
 8009bae:	2b2a      	cmp	r3, #42	; 0x2a
 8009bb0:	d135      	bne.n	8009c1e <_vfiprintf_r+0x1ce>
 8009bb2:	9b03      	ldr	r3, [sp, #12]
 8009bb4:	1d1a      	adds	r2, r3, #4
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	9203      	str	r2, [sp, #12]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	bfb8      	it	lt
 8009bbe:	f04f 33ff 	movlt.w	r3, #4294967295
 8009bc2:	3402      	adds	r4, #2
 8009bc4:	9305      	str	r3, [sp, #20]
 8009bc6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009cac <_vfiprintf_r+0x25c>
 8009bca:	7821      	ldrb	r1, [r4, #0]
 8009bcc:	2203      	movs	r2, #3
 8009bce:	4650      	mov	r0, sl
 8009bd0:	f7f6 fb3e 	bl	8000250 <memchr>
 8009bd4:	b140      	cbz	r0, 8009be8 <_vfiprintf_r+0x198>
 8009bd6:	2340      	movs	r3, #64	; 0x40
 8009bd8:	eba0 000a 	sub.w	r0, r0, sl
 8009bdc:	fa03 f000 	lsl.w	r0, r3, r0
 8009be0:	9b04      	ldr	r3, [sp, #16]
 8009be2:	4303      	orrs	r3, r0
 8009be4:	3401      	adds	r4, #1
 8009be6:	9304      	str	r3, [sp, #16]
 8009be8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bec:	482c      	ldr	r0, [pc, #176]	; (8009ca0 <_vfiprintf_r+0x250>)
 8009bee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009bf2:	2206      	movs	r2, #6
 8009bf4:	f7f6 fb2c 	bl	8000250 <memchr>
 8009bf8:	2800      	cmp	r0, #0
 8009bfa:	d03f      	beq.n	8009c7c <_vfiprintf_r+0x22c>
 8009bfc:	4b29      	ldr	r3, [pc, #164]	; (8009ca4 <_vfiprintf_r+0x254>)
 8009bfe:	bb1b      	cbnz	r3, 8009c48 <_vfiprintf_r+0x1f8>
 8009c00:	9b03      	ldr	r3, [sp, #12]
 8009c02:	3307      	adds	r3, #7
 8009c04:	f023 0307 	bic.w	r3, r3, #7
 8009c08:	3308      	adds	r3, #8
 8009c0a:	9303      	str	r3, [sp, #12]
 8009c0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c0e:	443b      	add	r3, r7
 8009c10:	9309      	str	r3, [sp, #36]	; 0x24
 8009c12:	e767      	b.n	8009ae4 <_vfiprintf_r+0x94>
 8009c14:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c18:	460c      	mov	r4, r1
 8009c1a:	2001      	movs	r0, #1
 8009c1c:	e7a5      	b.n	8009b6a <_vfiprintf_r+0x11a>
 8009c1e:	2300      	movs	r3, #0
 8009c20:	3401      	adds	r4, #1
 8009c22:	9305      	str	r3, [sp, #20]
 8009c24:	4619      	mov	r1, r3
 8009c26:	f04f 0c0a 	mov.w	ip, #10
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c30:	3a30      	subs	r2, #48	; 0x30
 8009c32:	2a09      	cmp	r2, #9
 8009c34:	d903      	bls.n	8009c3e <_vfiprintf_r+0x1ee>
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d0c5      	beq.n	8009bc6 <_vfiprintf_r+0x176>
 8009c3a:	9105      	str	r1, [sp, #20]
 8009c3c:	e7c3      	b.n	8009bc6 <_vfiprintf_r+0x176>
 8009c3e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c42:	4604      	mov	r4, r0
 8009c44:	2301      	movs	r3, #1
 8009c46:	e7f0      	b.n	8009c2a <_vfiprintf_r+0x1da>
 8009c48:	ab03      	add	r3, sp, #12
 8009c4a:	9300      	str	r3, [sp, #0]
 8009c4c:	462a      	mov	r2, r5
 8009c4e:	4b16      	ldr	r3, [pc, #88]	; (8009ca8 <_vfiprintf_r+0x258>)
 8009c50:	a904      	add	r1, sp, #16
 8009c52:	4630      	mov	r0, r6
 8009c54:	f7fc f934 	bl	8005ec0 <_printf_float>
 8009c58:	4607      	mov	r7, r0
 8009c5a:	1c78      	adds	r0, r7, #1
 8009c5c:	d1d6      	bne.n	8009c0c <_vfiprintf_r+0x1bc>
 8009c5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c60:	07d9      	lsls	r1, r3, #31
 8009c62:	d405      	bmi.n	8009c70 <_vfiprintf_r+0x220>
 8009c64:	89ab      	ldrh	r3, [r5, #12]
 8009c66:	059a      	lsls	r2, r3, #22
 8009c68:	d402      	bmi.n	8009c70 <_vfiprintf_r+0x220>
 8009c6a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c6c:	f000 faa1 	bl	800a1b2 <__retarget_lock_release_recursive>
 8009c70:	89ab      	ldrh	r3, [r5, #12]
 8009c72:	065b      	lsls	r3, r3, #25
 8009c74:	f53f af12 	bmi.w	8009a9c <_vfiprintf_r+0x4c>
 8009c78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c7a:	e711      	b.n	8009aa0 <_vfiprintf_r+0x50>
 8009c7c:	ab03      	add	r3, sp, #12
 8009c7e:	9300      	str	r3, [sp, #0]
 8009c80:	462a      	mov	r2, r5
 8009c82:	4b09      	ldr	r3, [pc, #36]	; (8009ca8 <_vfiprintf_r+0x258>)
 8009c84:	a904      	add	r1, sp, #16
 8009c86:	4630      	mov	r0, r6
 8009c88:	f7fc fba6 	bl	80063d8 <_printf_i>
 8009c8c:	e7e4      	b.n	8009c58 <_vfiprintf_r+0x208>
 8009c8e:	bf00      	nop
 8009c90:	080303b4 	.word	0x080303b4
 8009c94:	080303d4 	.word	0x080303d4
 8009c98:	08030394 	.word	0x08030394
 8009c9c:	08030344 	.word	0x08030344
 8009ca0:	0803034e 	.word	0x0803034e
 8009ca4:	08005ec1 	.word	0x08005ec1
 8009ca8:	08009a2d 	.word	0x08009a2d
 8009cac:	0803034a 	.word	0x0803034a

08009cb0 <__swbuf_r>:
 8009cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cb2:	460e      	mov	r6, r1
 8009cb4:	4614      	mov	r4, r2
 8009cb6:	4605      	mov	r5, r0
 8009cb8:	b118      	cbz	r0, 8009cc2 <__swbuf_r+0x12>
 8009cba:	6983      	ldr	r3, [r0, #24]
 8009cbc:	b90b      	cbnz	r3, 8009cc2 <__swbuf_r+0x12>
 8009cbe:	f000 f9d9 	bl	800a074 <__sinit>
 8009cc2:	4b21      	ldr	r3, [pc, #132]	; (8009d48 <__swbuf_r+0x98>)
 8009cc4:	429c      	cmp	r4, r3
 8009cc6:	d12b      	bne.n	8009d20 <__swbuf_r+0x70>
 8009cc8:	686c      	ldr	r4, [r5, #4]
 8009cca:	69a3      	ldr	r3, [r4, #24]
 8009ccc:	60a3      	str	r3, [r4, #8]
 8009cce:	89a3      	ldrh	r3, [r4, #12]
 8009cd0:	071a      	lsls	r2, r3, #28
 8009cd2:	d52f      	bpl.n	8009d34 <__swbuf_r+0x84>
 8009cd4:	6923      	ldr	r3, [r4, #16]
 8009cd6:	b36b      	cbz	r3, 8009d34 <__swbuf_r+0x84>
 8009cd8:	6923      	ldr	r3, [r4, #16]
 8009cda:	6820      	ldr	r0, [r4, #0]
 8009cdc:	1ac0      	subs	r0, r0, r3
 8009cde:	6963      	ldr	r3, [r4, #20]
 8009ce0:	b2f6      	uxtb	r6, r6
 8009ce2:	4283      	cmp	r3, r0
 8009ce4:	4637      	mov	r7, r6
 8009ce6:	dc04      	bgt.n	8009cf2 <__swbuf_r+0x42>
 8009ce8:	4621      	mov	r1, r4
 8009cea:	4628      	mov	r0, r5
 8009cec:	f000 f92e 	bl	8009f4c <_fflush_r>
 8009cf0:	bb30      	cbnz	r0, 8009d40 <__swbuf_r+0x90>
 8009cf2:	68a3      	ldr	r3, [r4, #8]
 8009cf4:	3b01      	subs	r3, #1
 8009cf6:	60a3      	str	r3, [r4, #8]
 8009cf8:	6823      	ldr	r3, [r4, #0]
 8009cfa:	1c5a      	adds	r2, r3, #1
 8009cfc:	6022      	str	r2, [r4, #0]
 8009cfe:	701e      	strb	r6, [r3, #0]
 8009d00:	6963      	ldr	r3, [r4, #20]
 8009d02:	3001      	adds	r0, #1
 8009d04:	4283      	cmp	r3, r0
 8009d06:	d004      	beq.n	8009d12 <__swbuf_r+0x62>
 8009d08:	89a3      	ldrh	r3, [r4, #12]
 8009d0a:	07db      	lsls	r3, r3, #31
 8009d0c:	d506      	bpl.n	8009d1c <__swbuf_r+0x6c>
 8009d0e:	2e0a      	cmp	r6, #10
 8009d10:	d104      	bne.n	8009d1c <__swbuf_r+0x6c>
 8009d12:	4621      	mov	r1, r4
 8009d14:	4628      	mov	r0, r5
 8009d16:	f000 f919 	bl	8009f4c <_fflush_r>
 8009d1a:	b988      	cbnz	r0, 8009d40 <__swbuf_r+0x90>
 8009d1c:	4638      	mov	r0, r7
 8009d1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d20:	4b0a      	ldr	r3, [pc, #40]	; (8009d4c <__swbuf_r+0x9c>)
 8009d22:	429c      	cmp	r4, r3
 8009d24:	d101      	bne.n	8009d2a <__swbuf_r+0x7a>
 8009d26:	68ac      	ldr	r4, [r5, #8]
 8009d28:	e7cf      	b.n	8009cca <__swbuf_r+0x1a>
 8009d2a:	4b09      	ldr	r3, [pc, #36]	; (8009d50 <__swbuf_r+0xa0>)
 8009d2c:	429c      	cmp	r4, r3
 8009d2e:	bf08      	it	eq
 8009d30:	68ec      	ldreq	r4, [r5, #12]
 8009d32:	e7ca      	b.n	8009cca <__swbuf_r+0x1a>
 8009d34:	4621      	mov	r1, r4
 8009d36:	4628      	mov	r0, r5
 8009d38:	f000 f80c 	bl	8009d54 <__swsetup_r>
 8009d3c:	2800      	cmp	r0, #0
 8009d3e:	d0cb      	beq.n	8009cd8 <__swbuf_r+0x28>
 8009d40:	f04f 37ff 	mov.w	r7, #4294967295
 8009d44:	e7ea      	b.n	8009d1c <__swbuf_r+0x6c>
 8009d46:	bf00      	nop
 8009d48:	080303b4 	.word	0x080303b4
 8009d4c:	080303d4 	.word	0x080303d4
 8009d50:	08030394 	.word	0x08030394

08009d54 <__swsetup_r>:
 8009d54:	4b32      	ldr	r3, [pc, #200]	; (8009e20 <__swsetup_r+0xcc>)
 8009d56:	b570      	push	{r4, r5, r6, lr}
 8009d58:	681d      	ldr	r5, [r3, #0]
 8009d5a:	4606      	mov	r6, r0
 8009d5c:	460c      	mov	r4, r1
 8009d5e:	b125      	cbz	r5, 8009d6a <__swsetup_r+0x16>
 8009d60:	69ab      	ldr	r3, [r5, #24]
 8009d62:	b913      	cbnz	r3, 8009d6a <__swsetup_r+0x16>
 8009d64:	4628      	mov	r0, r5
 8009d66:	f000 f985 	bl	800a074 <__sinit>
 8009d6a:	4b2e      	ldr	r3, [pc, #184]	; (8009e24 <__swsetup_r+0xd0>)
 8009d6c:	429c      	cmp	r4, r3
 8009d6e:	d10f      	bne.n	8009d90 <__swsetup_r+0x3c>
 8009d70:	686c      	ldr	r4, [r5, #4]
 8009d72:	89a3      	ldrh	r3, [r4, #12]
 8009d74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d78:	0719      	lsls	r1, r3, #28
 8009d7a:	d42c      	bmi.n	8009dd6 <__swsetup_r+0x82>
 8009d7c:	06dd      	lsls	r5, r3, #27
 8009d7e:	d411      	bmi.n	8009da4 <__swsetup_r+0x50>
 8009d80:	2309      	movs	r3, #9
 8009d82:	6033      	str	r3, [r6, #0]
 8009d84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009d88:	81a3      	strh	r3, [r4, #12]
 8009d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d8e:	e03e      	b.n	8009e0e <__swsetup_r+0xba>
 8009d90:	4b25      	ldr	r3, [pc, #148]	; (8009e28 <__swsetup_r+0xd4>)
 8009d92:	429c      	cmp	r4, r3
 8009d94:	d101      	bne.n	8009d9a <__swsetup_r+0x46>
 8009d96:	68ac      	ldr	r4, [r5, #8]
 8009d98:	e7eb      	b.n	8009d72 <__swsetup_r+0x1e>
 8009d9a:	4b24      	ldr	r3, [pc, #144]	; (8009e2c <__swsetup_r+0xd8>)
 8009d9c:	429c      	cmp	r4, r3
 8009d9e:	bf08      	it	eq
 8009da0:	68ec      	ldreq	r4, [r5, #12]
 8009da2:	e7e6      	b.n	8009d72 <__swsetup_r+0x1e>
 8009da4:	0758      	lsls	r0, r3, #29
 8009da6:	d512      	bpl.n	8009dce <__swsetup_r+0x7a>
 8009da8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009daa:	b141      	cbz	r1, 8009dbe <__swsetup_r+0x6a>
 8009dac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009db0:	4299      	cmp	r1, r3
 8009db2:	d002      	beq.n	8009dba <__swsetup_r+0x66>
 8009db4:	4630      	mov	r0, r6
 8009db6:	f7ff fb25 	bl	8009404 <_free_r>
 8009dba:	2300      	movs	r3, #0
 8009dbc:	6363      	str	r3, [r4, #52]	; 0x34
 8009dbe:	89a3      	ldrh	r3, [r4, #12]
 8009dc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009dc4:	81a3      	strh	r3, [r4, #12]
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	6063      	str	r3, [r4, #4]
 8009dca:	6923      	ldr	r3, [r4, #16]
 8009dcc:	6023      	str	r3, [r4, #0]
 8009dce:	89a3      	ldrh	r3, [r4, #12]
 8009dd0:	f043 0308 	orr.w	r3, r3, #8
 8009dd4:	81a3      	strh	r3, [r4, #12]
 8009dd6:	6923      	ldr	r3, [r4, #16]
 8009dd8:	b94b      	cbnz	r3, 8009dee <__swsetup_r+0x9a>
 8009dda:	89a3      	ldrh	r3, [r4, #12]
 8009ddc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009de0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009de4:	d003      	beq.n	8009dee <__swsetup_r+0x9a>
 8009de6:	4621      	mov	r1, r4
 8009de8:	4630      	mov	r0, r6
 8009dea:	f000 fa09 	bl	800a200 <__smakebuf_r>
 8009dee:	89a0      	ldrh	r0, [r4, #12]
 8009df0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009df4:	f010 0301 	ands.w	r3, r0, #1
 8009df8:	d00a      	beq.n	8009e10 <__swsetup_r+0xbc>
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	60a3      	str	r3, [r4, #8]
 8009dfe:	6963      	ldr	r3, [r4, #20]
 8009e00:	425b      	negs	r3, r3
 8009e02:	61a3      	str	r3, [r4, #24]
 8009e04:	6923      	ldr	r3, [r4, #16]
 8009e06:	b943      	cbnz	r3, 8009e1a <__swsetup_r+0xc6>
 8009e08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009e0c:	d1ba      	bne.n	8009d84 <__swsetup_r+0x30>
 8009e0e:	bd70      	pop	{r4, r5, r6, pc}
 8009e10:	0781      	lsls	r1, r0, #30
 8009e12:	bf58      	it	pl
 8009e14:	6963      	ldrpl	r3, [r4, #20]
 8009e16:	60a3      	str	r3, [r4, #8]
 8009e18:	e7f4      	b.n	8009e04 <__swsetup_r+0xb0>
 8009e1a:	2000      	movs	r0, #0
 8009e1c:	e7f7      	b.n	8009e0e <__swsetup_r+0xba>
 8009e1e:	bf00      	nop
 8009e20:	20000018 	.word	0x20000018
 8009e24:	080303b4 	.word	0x080303b4
 8009e28:	080303d4 	.word	0x080303d4
 8009e2c:	08030394 	.word	0x08030394

08009e30 <abort>:
 8009e30:	b508      	push	{r3, lr}
 8009e32:	2006      	movs	r0, #6
 8009e34:	f000 fa54 	bl	800a2e0 <raise>
 8009e38:	2001      	movs	r0, #1
 8009e3a:	f7f8 fdc1 	bl	80029c0 <_exit>
	...

08009e40 <__sflush_r>:
 8009e40:	898a      	ldrh	r2, [r1, #12]
 8009e42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e46:	4605      	mov	r5, r0
 8009e48:	0710      	lsls	r0, r2, #28
 8009e4a:	460c      	mov	r4, r1
 8009e4c:	d458      	bmi.n	8009f00 <__sflush_r+0xc0>
 8009e4e:	684b      	ldr	r3, [r1, #4]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	dc05      	bgt.n	8009e60 <__sflush_r+0x20>
 8009e54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	dc02      	bgt.n	8009e60 <__sflush_r+0x20>
 8009e5a:	2000      	movs	r0, #0
 8009e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e62:	2e00      	cmp	r6, #0
 8009e64:	d0f9      	beq.n	8009e5a <__sflush_r+0x1a>
 8009e66:	2300      	movs	r3, #0
 8009e68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009e6c:	682f      	ldr	r7, [r5, #0]
 8009e6e:	602b      	str	r3, [r5, #0]
 8009e70:	d032      	beq.n	8009ed8 <__sflush_r+0x98>
 8009e72:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009e74:	89a3      	ldrh	r3, [r4, #12]
 8009e76:	075a      	lsls	r2, r3, #29
 8009e78:	d505      	bpl.n	8009e86 <__sflush_r+0x46>
 8009e7a:	6863      	ldr	r3, [r4, #4]
 8009e7c:	1ac0      	subs	r0, r0, r3
 8009e7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009e80:	b10b      	cbz	r3, 8009e86 <__sflush_r+0x46>
 8009e82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009e84:	1ac0      	subs	r0, r0, r3
 8009e86:	2300      	movs	r3, #0
 8009e88:	4602      	mov	r2, r0
 8009e8a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009e8c:	6a21      	ldr	r1, [r4, #32]
 8009e8e:	4628      	mov	r0, r5
 8009e90:	47b0      	blx	r6
 8009e92:	1c43      	adds	r3, r0, #1
 8009e94:	89a3      	ldrh	r3, [r4, #12]
 8009e96:	d106      	bne.n	8009ea6 <__sflush_r+0x66>
 8009e98:	6829      	ldr	r1, [r5, #0]
 8009e9a:	291d      	cmp	r1, #29
 8009e9c:	d82c      	bhi.n	8009ef8 <__sflush_r+0xb8>
 8009e9e:	4a2a      	ldr	r2, [pc, #168]	; (8009f48 <__sflush_r+0x108>)
 8009ea0:	40ca      	lsrs	r2, r1
 8009ea2:	07d6      	lsls	r6, r2, #31
 8009ea4:	d528      	bpl.n	8009ef8 <__sflush_r+0xb8>
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	6062      	str	r2, [r4, #4]
 8009eaa:	04d9      	lsls	r1, r3, #19
 8009eac:	6922      	ldr	r2, [r4, #16]
 8009eae:	6022      	str	r2, [r4, #0]
 8009eb0:	d504      	bpl.n	8009ebc <__sflush_r+0x7c>
 8009eb2:	1c42      	adds	r2, r0, #1
 8009eb4:	d101      	bne.n	8009eba <__sflush_r+0x7a>
 8009eb6:	682b      	ldr	r3, [r5, #0]
 8009eb8:	b903      	cbnz	r3, 8009ebc <__sflush_r+0x7c>
 8009eba:	6560      	str	r0, [r4, #84]	; 0x54
 8009ebc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009ebe:	602f      	str	r7, [r5, #0]
 8009ec0:	2900      	cmp	r1, #0
 8009ec2:	d0ca      	beq.n	8009e5a <__sflush_r+0x1a>
 8009ec4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009ec8:	4299      	cmp	r1, r3
 8009eca:	d002      	beq.n	8009ed2 <__sflush_r+0x92>
 8009ecc:	4628      	mov	r0, r5
 8009ece:	f7ff fa99 	bl	8009404 <_free_r>
 8009ed2:	2000      	movs	r0, #0
 8009ed4:	6360      	str	r0, [r4, #52]	; 0x34
 8009ed6:	e7c1      	b.n	8009e5c <__sflush_r+0x1c>
 8009ed8:	6a21      	ldr	r1, [r4, #32]
 8009eda:	2301      	movs	r3, #1
 8009edc:	4628      	mov	r0, r5
 8009ede:	47b0      	blx	r6
 8009ee0:	1c41      	adds	r1, r0, #1
 8009ee2:	d1c7      	bne.n	8009e74 <__sflush_r+0x34>
 8009ee4:	682b      	ldr	r3, [r5, #0]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d0c4      	beq.n	8009e74 <__sflush_r+0x34>
 8009eea:	2b1d      	cmp	r3, #29
 8009eec:	d001      	beq.n	8009ef2 <__sflush_r+0xb2>
 8009eee:	2b16      	cmp	r3, #22
 8009ef0:	d101      	bne.n	8009ef6 <__sflush_r+0xb6>
 8009ef2:	602f      	str	r7, [r5, #0]
 8009ef4:	e7b1      	b.n	8009e5a <__sflush_r+0x1a>
 8009ef6:	89a3      	ldrh	r3, [r4, #12]
 8009ef8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009efc:	81a3      	strh	r3, [r4, #12]
 8009efe:	e7ad      	b.n	8009e5c <__sflush_r+0x1c>
 8009f00:	690f      	ldr	r7, [r1, #16]
 8009f02:	2f00      	cmp	r7, #0
 8009f04:	d0a9      	beq.n	8009e5a <__sflush_r+0x1a>
 8009f06:	0793      	lsls	r3, r2, #30
 8009f08:	680e      	ldr	r6, [r1, #0]
 8009f0a:	bf08      	it	eq
 8009f0c:	694b      	ldreq	r3, [r1, #20]
 8009f0e:	600f      	str	r7, [r1, #0]
 8009f10:	bf18      	it	ne
 8009f12:	2300      	movne	r3, #0
 8009f14:	eba6 0807 	sub.w	r8, r6, r7
 8009f18:	608b      	str	r3, [r1, #8]
 8009f1a:	f1b8 0f00 	cmp.w	r8, #0
 8009f1e:	dd9c      	ble.n	8009e5a <__sflush_r+0x1a>
 8009f20:	6a21      	ldr	r1, [r4, #32]
 8009f22:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009f24:	4643      	mov	r3, r8
 8009f26:	463a      	mov	r2, r7
 8009f28:	4628      	mov	r0, r5
 8009f2a:	47b0      	blx	r6
 8009f2c:	2800      	cmp	r0, #0
 8009f2e:	dc06      	bgt.n	8009f3e <__sflush_r+0xfe>
 8009f30:	89a3      	ldrh	r3, [r4, #12]
 8009f32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f36:	81a3      	strh	r3, [r4, #12]
 8009f38:	f04f 30ff 	mov.w	r0, #4294967295
 8009f3c:	e78e      	b.n	8009e5c <__sflush_r+0x1c>
 8009f3e:	4407      	add	r7, r0
 8009f40:	eba8 0800 	sub.w	r8, r8, r0
 8009f44:	e7e9      	b.n	8009f1a <__sflush_r+0xda>
 8009f46:	bf00      	nop
 8009f48:	20400001 	.word	0x20400001

08009f4c <_fflush_r>:
 8009f4c:	b538      	push	{r3, r4, r5, lr}
 8009f4e:	690b      	ldr	r3, [r1, #16]
 8009f50:	4605      	mov	r5, r0
 8009f52:	460c      	mov	r4, r1
 8009f54:	b913      	cbnz	r3, 8009f5c <_fflush_r+0x10>
 8009f56:	2500      	movs	r5, #0
 8009f58:	4628      	mov	r0, r5
 8009f5a:	bd38      	pop	{r3, r4, r5, pc}
 8009f5c:	b118      	cbz	r0, 8009f66 <_fflush_r+0x1a>
 8009f5e:	6983      	ldr	r3, [r0, #24]
 8009f60:	b90b      	cbnz	r3, 8009f66 <_fflush_r+0x1a>
 8009f62:	f000 f887 	bl	800a074 <__sinit>
 8009f66:	4b14      	ldr	r3, [pc, #80]	; (8009fb8 <_fflush_r+0x6c>)
 8009f68:	429c      	cmp	r4, r3
 8009f6a:	d11b      	bne.n	8009fa4 <_fflush_r+0x58>
 8009f6c:	686c      	ldr	r4, [r5, #4]
 8009f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d0ef      	beq.n	8009f56 <_fflush_r+0xa>
 8009f76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009f78:	07d0      	lsls	r0, r2, #31
 8009f7a:	d404      	bmi.n	8009f86 <_fflush_r+0x3a>
 8009f7c:	0599      	lsls	r1, r3, #22
 8009f7e:	d402      	bmi.n	8009f86 <_fflush_r+0x3a>
 8009f80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f82:	f000 f915 	bl	800a1b0 <__retarget_lock_acquire_recursive>
 8009f86:	4628      	mov	r0, r5
 8009f88:	4621      	mov	r1, r4
 8009f8a:	f7ff ff59 	bl	8009e40 <__sflush_r>
 8009f8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f90:	07da      	lsls	r2, r3, #31
 8009f92:	4605      	mov	r5, r0
 8009f94:	d4e0      	bmi.n	8009f58 <_fflush_r+0xc>
 8009f96:	89a3      	ldrh	r3, [r4, #12]
 8009f98:	059b      	lsls	r3, r3, #22
 8009f9a:	d4dd      	bmi.n	8009f58 <_fflush_r+0xc>
 8009f9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f9e:	f000 f908 	bl	800a1b2 <__retarget_lock_release_recursive>
 8009fa2:	e7d9      	b.n	8009f58 <_fflush_r+0xc>
 8009fa4:	4b05      	ldr	r3, [pc, #20]	; (8009fbc <_fflush_r+0x70>)
 8009fa6:	429c      	cmp	r4, r3
 8009fa8:	d101      	bne.n	8009fae <_fflush_r+0x62>
 8009faa:	68ac      	ldr	r4, [r5, #8]
 8009fac:	e7df      	b.n	8009f6e <_fflush_r+0x22>
 8009fae:	4b04      	ldr	r3, [pc, #16]	; (8009fc0 <_fflush_r+0x74>)
 8009fb0:	429c      	cmp	r4, r3
 8009fb2:	bf08      	it	eq
 8009fb4:	68ec      	ldreq	r4, [r5, #12]
 8009fb6:	e7da      	b.n	8009f6e <_fflush_r+0x22>
 8009fb8:	080303b4 	.word	0x080303b4
 8009fbc:	080303d4 	.word	0x080303d4
 8009fc0:	08030394 	.word	0x08030394

08009fc4 <std>:
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	b510      	push	{r4, lr}
 8009fc8:	4604      	mov	r4, r0
 8009fca:	e9c0 3300 	strd	r3, r3, [r0]
 8009fce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009fd2:	6083      	str	r3, [r0, #8]
 8009fd4:	8181      	strh	r1, [r0, #12]
 8009fd6:	6643      	str	r3, [r0, #100]	; 0x64
 8009fd8:	81c2      	strh	r2, [r0, #14]
 8009fda:	6183      	str	r3, [r0, #24]
 8009fdc:	4619      	mov	r1, r3
 8009fde:	2208      	movs	r2, #8
 8009fe0:	305c      	adds	r0, #92	; 0x5c
 8009fe2:	f7fb fed5 	bl	8005d90 <memset>
 8009fe6:	4b05      	ldr	r3, [pc, #20]	; (8009ffc <std+0x38>)
 8009fe8:	6263      	str	r3, [r4, #36]	; 0x24
 8009fea:	4b05      	ldr	r3, [pc, #20]	; (800a000 <std+0x3c>)
 8009fec:	62a3      	str	r3, [r4, #40]	; 0x28
 8009fee:	4b05      	ldr	r3, [pc, #20]	; (800a004 <std+0x40>)
 8009ff0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009ff2:	4b05      	ldr	r3, [pc, #20]	; (800a008 <std+0x44>)
 8009ff4:	6224      	str	r4, [r4, #32]
 8009ff6:	6323      	str	r3, [r4, #48]	; 0x30
 8009ff8:	bd10      	pop	{r4, pc}
 8009ffa:	bf00      	nop
 8009ffc:	0800a319 	.word	0x0800a319
 800a000:	0800a33b 	.word	0x0800a33b
 800a004:	0800a373 	.word	0x0800a373
 800a008:	0800a397 	.word	0x0800a397

0800a00c <_cleanup_r>:
 800a00c:	4901      	ldr	r1, [pc, #4]	; (800a014 <_cleanup_r+0x8>)
 800a00e:	f000 b8af 	b.w	800a170 <_fwalk_reent>
 800a012:	bf00      	nop
 800a014:	08009f4d 	.word	0x08009f4d

0800a018 <__sfmoreglue>:
 800a018:	b570      	push	{r4, r5, r6, lr}
 800a01a:	2268      	movs	r2, #104	; 0x68
 800a01c:	1e4d      	subs	r5, r1, #1
 800a01e:	4355      	muls	r5, r2
 800a020:	460e      	mov	r6, r1
 800a022:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a026:	f7ff fa59 	bl	80094dc <_malloc_r>
 800a02a:	4604      	mov	r4, r0
 800a02c:	b140      	cbz	r0, 800a040 <__sfmoreglue+0x28>
 800a02e:	2100      	movs	r1, #0
 800a030:	e9c0 1600 	strd	r1, r6, [r0]
 800a034:	300c      	adds	r0, #12
 800a036:	60a0      	str	r0, [r4, #8]
 800a038:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a03c:	f7fb fea8 	bl	8005d90 <memset>
 800a040:	4620      	mov	r0, r4
 800a042:	bd70      	pop	{r4, r5, r6, pc}

0800a044 <__sfp_lock_acquire>:
 800a044:	4801      	ldr	r0, [pc, #4]	; (800a04c <__sfp_lock_acquire+0x8>)
 800a046:	f000 b8b3 	b.w	800a1b0 <__retarget_lock_acquire_recursive>
 800a04a:	bf00      	nop
 800a04c:	20000339 	.word	0x20000339

0800a050 <__sfp_lock_release>:
 800a050:	4801      	ldr	r0, [pc, #4]	; (800a058 <__sfp_lock_release+0x8>)
 800a052:	f000 b8ae 	b.w	800a1b2 <__retarget_lock_release_recursive>
 800a056:	bf00      	nop
 800a058:	20000339 	.word	0x20000339

0800a05c <__sinit_lock_acquire>:
 800a05c:	4801      	ldr	r0, [pc, #4]	; (800a064 <__sinit_lock_acquire+0x8>)
 800a05e:	f000 b8a7 	b.w	800a1b0 <__retarget_lock_acquire_recursive>
 800a062:	bf00      	nop
 800a064:	2000033a 	.word	0x2000033a

0800a068 <__sinit_lock_release>:
 800a068:	4801      	ldr	r0, [pc, #4]	; (800a070 <__sinit_lock_release+0x8>)
 800a06a:	f000 b8a2 	b.w	800a1b2 <__retarget_lock_release_recursive>
 800a06e:	bf00      	nop
 800a070:	2000033a 	.word	0x2000033a

0800a074 <__sinit>:
 800a074:	b510      	push	{r4, lr}
 800a076:	4604      	mov	r4, r0
 800a078:	f7ff fff0 	bl	800a05c <__sinit_lock_acquire>
 800a07c:	69a3      	ldr	r3, [r4, #24]
 800a07e:	b11b      	cbz	r3, 800a088 <__sinit+0x14>
 800a080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a084:	f7ff bff0 	b.w	800a068 <__sinit_lock_release>
 800a088:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a08c:	6523      	str	r3, [r4, #80]	; 0x50
 800a08e:	4b13      	ldr	r3, [pc, #76]	; (800a0dc <__sinit+0x68>)
 800a090:	4a13      	ldr	r2, [pc, #76]	; (800a0e0 <__sinit+0x6c>)
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	62a2      	str	r2, [r4, #40]	; 0x28
 800a096:	42a3      	cmp	r3, r4
 800a098:	bf04      	itt	eq
 800a09a:	2301      	moveq	r3, #1
 800a09c:	61a3      	streq	r3, [r4, #24]
 800a09e:	4620      	mov	r0, r4
 800a0a0:	f000 f820 	bl	800a0e4 <__sfp>
 800a0a4:	6060      	str	r0, [r4, #4]
 800a0a6:	4620      	mov	r0, r4
 800a0a8:	f000 f81c 	bl	800a0e4 <__sfp>
 800a0ac:	60a0      	str	r0, [r4, #8]
 800a0ae:	4620      	mov	r0, r4
 800a0b0:	f000 f818 	bl	800a0e4 <__sfp>
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	60e0      	str	r0, [r4, #12]
 800a0b8:	2104      	movs	r1, #4
 800a0ba:	6860      	ldr	r0, [r4, #4]
 800a0bc:	f7ff ff82 	bl	8009fc4 <std>
 800a0c0:	68a0      	ldr	r0, [r4, #8]
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	2109      	movs	r1, #9
 800a0c6:	f7ff ff7d 	bl	8009fc4 <std>
 800a0ca:	68e0      	ldr	r0, [r4, #12]
 800a0cc:	2202      	movs	r2, #2
 800a0ce:	2112      	movs	r1, #18
 800a0d0:	f7ff ff78 	bl	8009fc4 <std>
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	61a3      	str	r3, [r4, #24]
 800a0d8:	e7d2      	b.n	800a080 <__sinit+0xc>
 800a0da:	bf00      	nop
 800a0dc:	0802ff4c 	.word	0x0802ff4c
 800a0e0:	0800a00d 	.word	0x0800a00d

0800a0e4 <__sfp>:
 800a0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0e6:	4607      	mov	r7, r0
 800a0e8:	f7ff ffac 	bl	800a044 <__sfp_lock_acquire>
 800a0ec:	4b1e      	ldr	r3, [pc, #120]	; (800a168 <__sfp+0x84>)
 800a0ee:	681e      	ldr	r6, [r3, #0]
 800a0f0:	69b3      	ldr	r3, [r6, #24]
 800a0f2:	b913      	cbnz	r3, 800a0fa <__sfp+0x16>
 800a0f4:	4630      	mov	r0, r6
 800a0f6:	f7ff ffbd 	bl	800a074 <__sinit>
 800a0fa:	3648      	adds	r6, #72	; 0x48
 800a0fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a100:	3b01      	subs	r3, #1
 800a102:	d503      	bpl.n	800a10c <__sfp+0x28>
 800a104:	6833      	ldr	r3, [r6, #0]
 800a106:	b30b      	cbz	r3, 800a14c <__sfp+0x68>
 800a108:	6836      	ldr	r6, [r6, #0]
 800a10a:	e7f7      	b.n	800a0fc <__sfp+0x18>
 800a10c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a110:	b9d5      	cbnz	r5, 800a148 <__sfp+0x64>
 800a112:	4b16      	ldr	r3, [pc, #88]	; (800a16c <__sfp+0x88>)
 800a114:	60e3      	str	r3, [r4, #12]
 800a116:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a11a:	6665      	str	r5, [r4, #100]	; 0x64
 800a11c:	f000 f847 	bl	800a1ae <__retarget_lock_init_recursive>
 800a120:	f7ff ff96 	bl	800a050 <__sfp_lock_release>
 800a124:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a128:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a12c:	6025      	str	r5, [r4, #0]
 800a12e:	61a5      	str	r5, [r4, #24]
 800a130:	2208      	movs	r2, #8
 800a132:	4629      	mov	r1, r5
 800a134:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a138:	f7fb fe2a 	bl	8005d90 <memset>
 800a13c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a140:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a144:	4620      	mov	r0, r4
 800a146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a148:	3468      	adds	r4, #104	; 0x68
 800a14a:	e7d9      	b.n	800a100 <__sfp+0x1c>
 800a14c:	2104      	movs	r1, #4
 800a14e:	4638      	mov	r0, r7
 800a150:	f7ff ff62 	bl	800a018 <__sfmoreglue>
 800a154:	4604      	mov	r4, r0
 800a156:	6030      	str	r0, [r6, #0]
 800a158:	2800      	cmp	r0, #0
 800a15a:	d1d5      	bne.n	800a108 <__sfp+0x24>
 800a15c:	f7ff ff78 	bl	800a050 <__sfp_lock_release>
 800a160:	230c      	movs	r3, #12
 800a162:	603b      	str	r3, [r7, #0]
 800a164:	e7ee      	b.n	800a144 <__sfp+0x60>
 800a166:	bf00      	nop
 800a168:	0802ff4c 	.word	0x0802ff4c
 800a16c:	ffff0001 	.word	0xffff0001

0800a170 <_fwalk_reent>:
 800a170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a174:	4606      	mov	r6, r0
 800a176:	4688      	mov	r8, r1
 800a178:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a17c:	2700      	movs	r7, #0
 800a17e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a182:	f1b9 0901 	subs.w	r9, r9, #1
 800a186:	d505      	bpl.n	800a194 <_fwalk_reent+0x24>
 800a188:	6824      	ldr	r4, [r4, #0]
 800a18a:	2c00      	cmp	r4, #0
 800a18c:	d1f7      	bne.n	800a17e <_fwalk_reent+0xe>
 800a18e:	4638      	mov	r0, r7
 800a190:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a194:	89ab      	ldrh	r3, [r5, #12]
 800a196:	2b01      	cmp	r3, #1
 800a198:	d907      	bls.n	800a1aa <_fwalk_reent+0x3a>
 800a19a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a19e:	3301      	adds	r3, #1
 800a1a0:	d003      	beq.n	800a1aa <_fwalk_reent+0x3a>
 800a1a2:	4629      	mov	r1, r5
 800a1a4:	4630      	mov	r0, r6
 800a1a6:	47c0      	blx	r8
 800a1a8:	4307      	orrs	r7, r0
 800a1aa:	3568      	adds	r5, #104	; 0x68
 800a1ac:	e7e9      	b.n	800a182 <_fwalk_reent+0x12>

0800a1ae <__retarget_lock_init_recursive>:
 800a1ae:	4770      	bx	lr

0800a1b0 <__retarget_lock_acquire_recursive>:
 800a1b0:	4770      	bx	lr

0800a1b2 <__retarget_lock_release_recursive>:
 800a1b2:	4770      	bx	lr

0800a1b4 <__swhatbuf_r>:
 800a1b4:	b570      	push	{r4, r5, r6, lr}
 800a1b6:	460e      	mov	r6, r1
 800a1b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1bc:	2900      	cmp	r1, #0
 800a1be:	b096      	sub	sp, #88	; 0x58
 800a1c0:	4614      	mov	r4, r2
 800a1c2:	461d      	mov	r5, r3
 800a1c4:	da08      	bge.n	800a1d8 <__swhatbuf_r+0x24>
 800a1c6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	602a      	str	r2, [r5, #0]
 800a1ce:	061a      	lsls	r2, r3, #24
 800a1d0:	d410      	bmi.n	800a1f4 <__swhatbuf_r+0x40>
 800a1d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a1d6:	e00e      	b.n	800a1f6 <__swhatbuf_r+0x42>
 800a1d8:	466a      	mov	r2, sp
 800a1da:	f000 f903 	bl	800a3e4 <_fstat_r>
 800a1de:	2800      	cmp	r0, #0
 800a1e0:	dbf1      	blt.n	800a1c6 <__swhatbuf_r+0x12>
 800a1e2:	9a01      	ldr	r2, [sp, #4]
 800a1e4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a1e8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a1ec:	425a      	negs	r2, r3
 800a1ee:	415a      	adcs	r2, r3
 800a1f0:	602a      	str	r2, [r5, #0]
 800a1f2:	e7ee      	b.n	800a1d2 <__swhatbuf_r+0x1e>
 800a1f4:	2340      	movs	r3, #64	; 0x40
 800a1f6:	2000      	movs	r0, #0
 800a1f8:	6023      	str	r3, [r4, #0]
 800a1fa:	b016      	add	sp, #88	; 0x58
 800a1fc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a200 <__smakebuf_r>:
 800a200:	898b      	ldrh	r3, [r1, #12]
 800a202:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a204:	079d      	lsls	r5, r3, #30
 800a206:	4606      	mov	r6, r0
 800a208:	460c      	mov	r4, r1
 800a20a:	d507      	bpl.n	800a21c <__smakebuf_r+0x1c>
 800a20c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a210:	6023      	str	r3, [r4, #0]
 800a212:	6123      	str	r3, [r4, #16]
 800a214:	2301      	movs	r3, #1
 800a216:	6163      	str	r3, [r4, #20]
 800a218:	b002      	add	sp, #8
 800a21a:	bd70      	pop	{r4, r5, r6, pc}
 800a21c:	ab01      	add	r3, sp, #4
 800a21e:	466a      	mov	r2, sp
 800a220:	f7ff ffc8 	bl	800a1b4 <__swhatbuf_r>
 800a224:	9900      	ldr	r1, [sp, #0]
 800a226:	4605      	mov	r5, r0
 800a228:	4630      	mov	r0, r6
 800a22a:	f7ff f957 	bl	80094dc <_malloc_r>
 800a22e:	b948      	cbnz	r0, 800a244 <__smakebuf_r+0x44>
 800a230:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a234:	059a      	lsls	r2, r3, #22
 800a236:	d4ef      	bmi.n	800a218 <__smakebuf_r+0x18>
 800a238:	f023 0303 	bic.w	r3, r3, #3
 800a23c:	f043 0302 	orr.w	r3, r3, #2
 800a240:	81a3      	strh	r3, [r4, #12]
 800a242:	e7e3      	b.n	800a20c <__smakebuf_r+0xc>
 800a244:	4b0d      	ldr	r3, [pc, #52]	; (800a27c <__smakebuf_r+0x7c>)
 800a246:	62b3      	str	r3, [r6, #40]	; 0x28
 800a248:	89a3      	ldrh	r3, [r4, #12]
 800a24a:	6020      	str	r0, [r4, #0]
 800a24c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a250:	81a3      	strh	r3, [r4, #12]
 800a252:	9b00      	ldr	r3, [sp, #0]
 800a254:	6163      	str	r3, [r4, #20]
 800a256:	9b01      	ldr	r3, [sp, #4]
 800a258:	6120      	str	r0, [r4, #16]
 800a25a:	b15b      	cbz	r3, 800a274 <__smakebuf_r+0x74>
 800a25c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a260:	4630      	mov	r0, r6
 800a262:	f000 f8d1 	bl	800a408 <_isatty_r>
 800a266:	b128      	cbz	r0, 800a274 <__smakebuf_r+0x74>
 800a268:	89a3      	ldrh	r3, [r4, #12]
 800a26a:	f023 0303 	bic.w	r3, r3, #3
 800a26e:	f043 0301 	orr.w	r3, r3, #1
 800a272:	81a3      	strh	r3, [r4, #12]
 800a274:	89a0      	ldrh	r0, [r4, #12]
 800a276:	4305      	orrs	r5, r0
 800a278:	81a5      	strh	r5, [r4, #12]
 800a27a:	e7cd      	b.n	800a218 <__smakebuf_r+0x18>
 800a27c:	0800a00d 	.word	0x0800a00d

0800a280 <_malloc_usable_size_r>:
 800a280:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a284:	1f18      	subs	r0, r3, #4
 800a286:	2b00      	cmp	r3, #0
 800a288:	bfbc      	itt	lt
 800a28a:	580b      	ldrlt	r3, [r1, r0]
 800a28c:	18c0      	addlt	r0, r0, r3
 800a28e:	4770      	bx	lr

0800a290 <_raise_r>:
 800a290:	291f      	cmp	r1, #31
 800a292:	b538      	push	{r3, r4, r5, lr}
 800a294:	4604      	mov	r4, r0
 800a296:	460d      	mov	r5, r1
 800a298:	d904      	bls.n	800a2a4 <_raise_r+0x14>
 800a29a:	2316      	movs	r3, #22
 800a29c:	6003      	str	r3, [r0, #0]
 800a29e:	f04f 30ff 	mov.w	r0, #4294967295
 800a2a2:	bd38      	pop	{r3, r4, r5, pc}
 800a2a4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a2a6:	b112      	cbz	r2, 800a2ae <_raise_r+0x1e>
 800a2a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a2ac:	b94b      	cbnz	r3, 800a2c2 <_raise_r+0x32>
 800a2ae:	4620      	mov	r0, r4
 800a2b0:	f000 f830 	bl	800a314 <_getpid_r>
 800a2b4:	462a      	mov	r2, r5
 800a2b6:	4601      	mov	r1, r0
 800a2b8:	4620      	mov	r0, r4
 800a2ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2be:	f000 b817 	b.w	800a2f0 <_kill_r>
 800a2c2:	2b01      	cmp	r3, #1
 800a2c4:	d00a      	beq.n	800a2dc <_raise_r+0x4c>
 800a2c6:	1c59      	adds	r1, r3, #1
 800a2c8:	d103      	bne.n	800a2d2 <_raise_r+0x42>
 800a2ca:	2316      	movs	r3, #22
 800a2cc:	6003      	str	r3, [r0, #0]
 800a2ce:	2001      	movs	r0, #1
 800a2d0:	e7e7      	b.n	800a2a2 <_raise_r+0x12>
 800a2d2:	2400      	movs	r4, #0
 800a2d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a2d8:	4628      	mov	r0, r5
 800a2da:	4798      	blx	r3
 800a2dc:	2000      	movs	r0, #0
 800a2de:	e7e0      	b.n	800a2a2 <_raise_r+0x12>

0800a2e0 <raise>:
 800a2e0:	4b02      	ldr	r3, [pc, #8]	; (800a2ec <raise+0xc>)
 800a2e2:	4601      	mov	r1, r0
 800a2e4:	6818      	ldr	r0, [r3, #0]
 800a2e6:	f7ff bfd3 	b.w	800a290 <_raise_r>
 800a2ea:	bf00      	nop
 800a2ec:	20000018 	.word	0x20000018

0800a2f0 <_kill_r>:
 800a2f0:	b538      	push	{r3, r4, r5, lr}
 800a2f2:	4d07      	ldr	r5, [pc, #28]	; (800a310 <_kill_r+0x20>)
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	4604      	mov	r4, r0
 800a2f8:	4608      	mov	r0, r1
 800a2fa:	4611      	mov	r1, r2
 800a2fc:	602b      	str	r3, [r5, #0]
 800a2fe:	f7f8 fb4f 	bl	80029a0 <_kill>
 800a302:	1c43      	adds	r3, r0, #1
 800a304:	d102      	bne.n	800a30c <_kill_r+0x1c>
 800a306:	682b      	ldr	r3, [r5, #0]
 800a308:	b103      	cbz	r3, 800a30c <_kill_r+0x1c>
 800a30a:	6023      	str	r3, [r4, #0]
 800a30c:	bd38      	pop	{r3, r4, r5, pc}
 800a30e:	bf00      	nop
 800a310:	20000334 	.word	0x20000334

0800a314 <_getpid_r>:
 800a314:	f7f8 bb3c 	b.w	8002990 <_getpid>

0800a318 <__sread>:
 800a318:	b510      	push	{r4, lr}
 800a31a:	460c      	mov	r4, r1
 800a31c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a320:	f000 f894 	bl	800a44c <_read_r>
 800a324:	2800      	cmp	r0, #0
 800a326:	bfab      	itete	ge
 800a328:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a32a:	89a3      	ldrhlt	r3, [r4, #12]
 800a32c:	181b      	addge	r3, r3, r0
 800a32e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a332:	bfac      	ite	ge
 800a334:	6563      	strge	r3, [r4, #84]	; 0x54
 800a336:	81a3      	strhlt	r3, [r4, #12]
 800a338:	bd10      	pop	{r4, pc}

0800a33a <__swrite>:
 800a33a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a33e:	461f      	mov	r7, r3
 800a340:	898b      	ldrh	r3, [r1, #12]
 800a342:	05db      	lsls	r3, r3, #23
 800a344:	4605      	mov	r5, r0
 800a346:	460c      	mov	r4, r1
 800a348:	4616      	mov	r6, r2
 800a34a:	d505      	bpl.n	800a358 <__swrite+0x1e>
 800a34c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a350:	2302      	movs	r3, #2
 800a352:	2200      	movs	r2, #0
 800a354:	f000 f868 	bl	800a428 <_lseek_r>
 800a358:	89a3      	ldrh	r3, [r4, #12]
 800a35a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a35e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a362:	81a3      	strh	r3, [r4, #12]
 800a364:	4632      	mov	r2, r6
 800a366:	463b      	mov	r3, r7
 800a368:	4628      	mov	r0, r5
 800a36a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a36e:	f000 b817 	b.w	800a3a0 <_write_r>

0800a372 <__sseek>:
 800a372:	b510      	push	{r4, lr}
 800a374:	460c      	mov	r4, r1
 800a376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a37a:	f000 f855 	bl	800a428 <_lseek_r>
 800a37e:	1c43      	adds	r3, r0, #1
 800a380:	89a3      	ldrh	r3, [r4, #12]
 800a382:	bf15      	itete	ne
 800a384:	6560      	strne	r0, [r4, #84]	; 0x54
 800a386:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a38a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a38e:	81a3      	strheq	r3, [r4, #12]
 800a390:	bf18      	it	ne
 800a392:	81a3      	strhne	r3, [r4, #12]
 800a394:	bd10      	pop	{r4, pc}

0800a396 <__sclose>:
 800a396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a39a:	f000 b813 	b.w	800a3c4 <_close_r>
	...

0800a3a0 <_write_r>:
 800a3a0:	b538      	push	{r3, r4, r5, lr}
 800a3a2:	4d07      	ldr	r5, [pc, #28]	; (800a3c0 <_write_r+0x20>)
 800a3a4:	4604      	mov	r4, r0
 800a3a6:	4608      	mov	r0, r1
 800a3a8:	4611      	mov	r1, r2
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	602a      	str	r2, [r5, #0]
 800a3ae:	461a      	mov	r2, r3
 800a3b0:	f7f8 fb2d 	bl	8002a0e <_write>
 800a3b4:	1c43      	adds	r3, r0, #1
 800a3b6:	d102      	bne.n	800a3be <_write_r+0x1e>
 800a3b8:	682b      	ldr	r3, [r5, #0]
 800a3ba:	b103      	cbz	r3, 800a3be <_write_r+0x1e>
 800a3bc:	6023      	str	r3, [r4, #0]
 800a3be:	bd38      	pop	{r3, r4, r5, pc}
 800a3c0:	20000334 	.word	0x20000334

0800a3c4 <_close_r>:
 800a3c4:	b538      	push	{r3, r4, r5, lr}
 800a3c6:	4d06      	ldr	r5, [pc, #24]	; (800a3e0 <_close_r+0x1c>)
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	4604      	mov	r4, r0
 800a3cc:	4608      	mov	r0, r1
 800a3ce:	602b      	str	r3, [r5, #0]
 800a3d0:	f7f8 fb39 	bl	8002a46 <_close>
 800a3d4:	1c43      	adds	r3, r0, #1
 800a3d6:	d102      	bne.n	800a3de <_close_r+0x1a>
 800a3d8:	682b      	ldr	r3, [r5, #0]
 800a3da:	b103      	cbz	r3, 800a3de <_close_r+0x1a>
 800a3dc:	6023      	str	r3, [r4, #0]
 800a3de:	bd38      	pop	{r3, r4, r5, pc}
 800a3e0:	20000334 	.word	0x20000334

0800a3e4 <_fstat_r>:
 800a3e4:	b538      	push	{r3, r4, r5, lr}
 800a3e6:	4d07      	ldr	r5, [pc, #28]	; (800a404 <_fstat_r+0x20>)
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	4604      	mov	r4, r0
 800a3ec:	4608      	mov	r0, r1
 800a3ee:	4611      	mov	r1, r2
 800a3f0:	602b      	str	r3, [r5, #0]
 800a3f2:	f7f8 fb34 	bl	8002a5e <_fstat>
 800a3f6:	1c43      	adds	r3, r0, #1
 800a3f8:	d102      	bne.n	800a400 <_fstat_r+0x1c>
 800a3fa:	682b      	ldr	r3, [r5, #0]
 800a3fc:	b103      	cbz	r3, 800a400 <_fstat_r+0x1c>
 800a3fe:	6023      	str	r3, [r4, #0]
 800a400:	bd38      	pop	{r3, r4, r5, pc}
 800a402:	bf00      	nop
 800a404:	20000334 	.word	0x20000334

0800a408 <_isatty_r>:
 800a408:	b538      	push	{r3, r4, r5, lr}
 800a40a:	4d06      	ldr	r5, [pc, #24]	; (800a424 <_isatty_r+0x1c>)
 800a40c:	2300      	movs	r3, #0
 800a40e:	4604      	mov	r4, r0
 800a410:	4608      	mov	r0, r1
 800a412:	602b      	str	r3, [r5, #0]
 800a414:	f7f8 fb33 	bl	8002a7e <_isatty>
 800a418:	1c43      	adds	r3, r0, #1
 800a41a:	d102      	bne.n	800a422 <_isatty_r+0x1a>
 800a41c:	682b      	ldr	r3, [r5, #0]
 800a41e:	b103      	cbz	r3, 800a422 <_isatty_r+0x1a>
 800a420:	6023      	str	r3, [r4, #0]
 800a422:	bd38      	pop	{r3, r4, r5, pc}
 800a424:	20000334 	.word	0x20000334

0800a428 <_lseek_r>:
 800a428:	b538      	push	{r3, r4, r5, lr}
 800a42a:	4d07      	ldr	r5, [pc, #28]	; (800a448 <_lseek_r+0x20>)
 800a42c:	4604      	mov	r4, r0
 800a42e:	4608      	mov	r0, r1
 800a430:	4611      	mov	r1, r2
 800a432:	2200      	movs	r2, #0
 800a434:	602a      	str	r2, [r5, #0]
 800a436:	461a      	mov	r2, r3
 800a438:	f7f8 fb2c 	bl	8002a94 <_lseek>
 800a43c:	1c43      	adds	r3, r0, #1
 800a43e:	d102      	bne.n	800a446 <_lseek_r+0x1e>
 800a440:	682b      	ldr	r3, [r5, #0]
 800a442:	b103      	cbz	r3, 800a446 <_lseek_r+0x1e>
 800a444:	6023      	str	r3, [r4, #0]
 800a446:	bd38      	pop	{r3, r4, r5, pc}
 800a448:	20000334 	.word	0x20000334

0800a44c <_read_r>:
 800a44c:	b538      	push	{r3, r4, r5, lr}
 800a44e:	4d07      	ldr	r5, [pc, #28]	; (800a46c <_read_r+0x20>)
 800a450:	4604      	mov	r4, r0
 800a452:	4608      	mov	r0, r1
 800a454:	4611      	mov	r1, r2
 800a456:	2200      	movs	r2, #0
 800a458:	602a      	str	r2, [r5, #0]
 800a45a:	461a      	mov	r2, r3
 800a45c:	f7f8 faba 	bl	80029d4 <_read>
 800a460:	1c43      	adds	r3, r0, #1
 800a462:	d102      	bne.n	800a46a <_read_r+0x1e>
 800a464:	682b      	ldr	r3, [r5, #0]
 800a466:	b103      	cbz	r3, 800a46a <_read_r+0x1e>
 800a468:	6023      	str	r3, [r4, #0]
 800a46a:	bd38      	pop	{r3, r4, r5, pc}
 800a46c:	20000334 	.word	0x20000334

0800a470 <_init>:
 800a470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a472:	bf00      	nop
 800a474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a476:	bc08      	pop	{r3}
 800a478:	469e      	mov	lr, r3
 800a47a:	4770      	bx	lr

0800a47c <_fini>:
 800a47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a47e:	bf00      	nop
 800a480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a482:	bc08      	pop	{r3}
 800a484:	469e      	mov	lr, r3
 800a486:	4770      	bx	lr
