# VLSI-LAB-EXP-6

# SIMULATE AND SYNTHESIS INVERTER USING CADENCE

## AIM:

To Simulate and Synthesis Inverter using CADENCE

## APPARATUS REQUIRED:
CADENCE VIRTUOSO

## PROCEDURE:
STEP:1 Cadence Virtuoso open procedure
STEP:2 Open MobaXterm
STEP:3 Click on Session (Top left Cornet)
STEP:4 Choose SSH
STEP:5 In Remote Host enter then on Password" Student @Cadence. Saves the.in"
STEP:6 Type Exdg-open Hiphen, alles open Space New window will be opened (all is small)
STEP:7 Create a new folder
STEP:8 Right click on folder window open
STEP:9 Terminal Command window will be opened
STEP:10 In Command window type the following.
->pwod
->tcsh
->Spate â†’SEU Source / Cadence / Install /cshrc
->Welcome to Cadence tools suite"
->Virtuoso.
STEP:11 Analog design window will be opened
STEP:12 Analog design using Virtuoso
STEP:13 In Virtuoso 6.1.8-646
STEP:14 File New library library nanae"
STEP:15 Choose Attach to an existing technology library
STEP:16 Choose the folder where you. need to work
->ok gpak 180 Apply
STEP:17 File cell veew choose library Type coll name
STEP:18 Schematic windere will be opened

### INVERTER:

![image](https://github.com/Dhinesh0024/VLSI-LAB-EXP-6/assets/160568927/b2022842-f066-4f5e-878b-92575a5fcfa9)

### OUTPUT:

![image](https://github.com/Dhinesh0024/VLSI-LAB-EXP-6/assets/160568927/e98d5c5e-386d-4fed-a2f4-26221e647897)

### NAND:

![image](https://github.com/Dhinesh0024/VLSI-LAB-EXP-6/assets/160568927/05c71cfb-8b81-4ec1-b875-5dbbb554dc38)

### OUTPUT:

![image](https://github.com/Dhinesh0024/VLSI-LAB-EXP-6/assets/160568927/7578c9c8-e8dc-454b-a7eb-20c1d1dcb9d3)

### NOR:

![image](https://github.com/Dhinesh0024/VLSI-LAB-EXP-6/assets/160568927/5b6a86ed-c45b-4183-b506-cb8f94221035)

### OUTPUT:

![image](https://github.com/Dhinesh0024/VLSI-LAB-EXP-6/assets/160568927/c12e9c13-f4b9-4827-8bf0-fb99443878aa)

## RESULT:
The Simulate and Synthesis Inverter using CADENCE is successfully verified.
