#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\software\pango2022.1\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: DESKTOP-NTRMANG
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Jan 16 11:41:21 2024
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 37)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 87)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 102)] | Port key has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 107)] | Port lin_test has been placed at location Y13, whose type is share pin.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:03
#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\software\pango2022.1\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: DESKTOP-NTRMANG
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Jan 16 14:13:22 2024
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Customize IP 'D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.idf' ...
IP Compiler exited.
Process exit normally.
File "D:/admin/desktop/voice_loop_50/synthesize/voice_loop_test_syn.fic" has been added to project successfully.
Process exit normally.


Process "Device Map" started.
Current time: Tue Jan 16 15:22:09 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N263_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N315_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N146_1_1/gateop, insts:5.
Device mapping done.
Total device mapping takes 0.14 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 617      | 64200         | 1                  
| LUT                   | 682      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 7.5      | 134           | 6                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 20       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 5        | 30            | 17                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:13s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Jan 16 15:22:21 2024
Action dev_map: Peak memory pool usage is 247 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jan 16 15:22:23 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
Wirelength after clock region global placement is 4624.
1st GP placement takes 2.69 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_111.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_112.
Clock placement takes 0.41 sec.

Pre global placement takes 4.42 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdin_ibuf/opit_1 on IOL_47_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 18109.
	6 iterations finished.
	Final slack 20247.
Super clustering done.
Design Utilization : 2%.
2nd GP placement takes 2.27 sec.

Wirelength after global placement is 4368.
Global placement takes 2.28 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 5904.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 18109.
	6 iterations finished.
	Final slack 20247.
Super clustering done.
Design Utilization : 2%.
3rd GP placement takes 2.09 sec.

Wirelength after post global placement is 5571.
Post global placement takes 2.09 sec.

Phase 4 Legalization started.
The average distance in LP is 1.344785.
Wirelength after legalization is 6627.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 21326.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 6627.
Phase 5.2 DP placement started.
Legalized cost 21326.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 6627.
Timing-driven detailed placement takes 0.11 sec.

Worst slack is 21326, TNS after placement is 0.
Placement done.
Total placement takes 9.22 sec.
Finished placement. (CPU time elapsed 0h:00m:09s)

Routing started.
Building routing graph takes 1.30 sec.
Worst slack is 21326, TNS before global route is 0.
Processing design graph takes 0.28 sec.
Total memory for routing:
	115.947851 M.
Total nets for routing : 1237.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 88 nets, it takes 0.02 sec.
Unrouted nets 133 at the end of iteration 0.
Unrouted nets 107 at the end of iteration 1.
Unrouted nets 68 at the end of iteration 2.
Unrouted nets 55 at the end of iteration 3.
Unrouted nets 36 at the end of iteration 4.
Unrouted nets 24 at the end of iteration 5.
Unrouted nets 24 at the end of iteration 6.
Unrouted nets 23 at the end of iteration 7.
Unrouted nets 20 at the end of iteration 8.
Unrouted nets 13 at the end of iteration 9.
Unrouted nets 14 at the end of iteration 10.
Unrouted nets 19 at the end of iteration 11.
Unrouted nets 16 at the end of iteration 12.
Unrouted nets 19 at the end of iteration 13.
Unrouted nets 15 at the end of iteration 14.
Unrouted nets 18 at the end of iteration 15.
Unrouted nets 12 at the end of iteration 16.
Unrouted nets 9 at the end of iteration 17.
Unrouted nets 12 at the end of iteration 18.
Unrouted nets 11 at the end of iteration 19.
Unrouted nets 8 at the end of iteration 20.
Unrouted nets 7 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 3 at the end of iteration 45.
Unrouted nets 4 at the end of iteration 46.
Unrouted nets 4 at the end of iteration 47.
Unrouted nets 6 at the end of iteration 48.
Unrouted nets 0 at the end of iteration 49.
Global Routing step 2 processed 194 nets, it takes 2.23 sec.
Unrouted nets 17 at the end of iteration 0.
Unrouted nets 11 at the end of iteration 1.
Unrouted nets 4 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 0 at the end of iteration 4.
Global Routing step 3 processed 44 nets, it takes 0.05 sec.
Global routing takes 2.33 sec.
Total 1344 subnets.
    forward max bucket size 34362 , backward 172.
        Unrouted nets 740 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.953125 sec.
    forward max bucket size 34305 , backward 173.
        Unrouted nets 537 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.781250 sec.
    forward max bucket size 419 , backward 144.
        Unrouted nets 408 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 418 , backward 156.
        Unrouted nets 287 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 417 , backward 160.
        Unrouted nets 201 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 26 , backward 49.
        Unrouted nets 141 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 44.
        Unrouted nets 95 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.031250 sec.
    forward max bucket size 24 , backward 49.
        Unrouted nets 55 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 37.
        Unrouted nets 28 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 77.
        Unrouted nets 18 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 44.
        Unrouted nets 13 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 23.
        Unrouted nets 4 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 13.
        Unrouted nets 5 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 19.
        Unrouted nets 4 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 20.
        Unrouted nets 3 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 41 , backward 30.
        Unrouted nets 0 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
Detailed routing takes 15 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_6/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_7/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/config_step_2/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.92 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.05 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 43.
Incremental timing analysis takes 0.08 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.22 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.14 sec.
Used SRB routing arc is 9498.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 7.56 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 165      | 6450          | 3                  
|   FF                     | 443      | 38700         | 2                  
|   LUT                    | 476      | 25800         | 2                  
|   LUT-FF pairs           | 241      | 25800         | 1                  
| Use of CLMS              | 73       | 4250          | 2                  
|   FF                     | 174      | 25500         | 1                  
|   LUT                    | 208      | 17000         | 2                  
|   LUT-FF pairs           | 107      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 7.5      | 134           | 6                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 92       | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 20       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 20       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 6        | 30            | 20                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'voice_loop_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:21s)
Action pnr: Real time elapsed is 0h:0m:24s
Action pnr: CPU time elapsed is 0h:0m:22s
Action pnr: Process CPU time elapsed is 0h:0m:22s
Current time: Tue Jan 16 15:22:46 2024
Action pnr: Peak memory pool usage is 792 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jan 16 15:22:46 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/iGopDrm/CLKA' (gopDRM2.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Tue Jan 16 15:22:52 2024
Action report_timing: Peak memory pool usage is 723 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jan 16 15:22:52 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.171875 sec.
Generating architecture configuration.
The bitstream file is "D:/admin/desktop/voice_loop_50/generate_bitstream/voice_loop_test.sbit"
Generate programming file takes 4.046875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Tue Jan 16 15:23:00 2024
Action gen_bit_stream: Peak memory pool usage is 622 MB
Process "Generate Bitstream" done.
Open IP Compiler ...
IP Compiler exited.
Process exit normally.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/admin/desktop/voice_loop_50/synthesize/voice_loop_test_syn.fic". 


Process "Device Map" started.
Current time: Tue Jan 16 15:50:40 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N263_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N315_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.14 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 752      | 64200         | 2                  
| LUT                   | 783      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 12.5     | 134           | 10                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 20       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 5        | 30            | 17                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:13s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Jan 16 15:50:53 2024
Action dev_map: Peak memory pool usage is 248 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jan 16 15:50:55 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
Wirelength after clock region global placement is 5440.
1st GP placement takes 2.64 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_111.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_112.
Clock placement takes 0.50 sec.

Pre global placement takes 4.53 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdin_ibuf/opit_1 on IOL_47_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 18034.
	5 iterations finished.
	Final slack 19632.
Super clustering done.
Design Utilization : 2%.
2nd GP placement takes 2.02 sec.

Wirelength after global placement is 5615.
Global placement takes 2.03 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 7813.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 18034.
	5 iterations finished.
	Final slack 19632.
Super clustering done.
Design Utilization : 2%.
3rd GP placement takes 2.20 sec.

Wirelength after post global placement is 7029.
Post global placement takes 2.22 sec.

Phase 4 Legalization started.
The average distance in LP is 1.423517.
Wirelength after legalization is 8274.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 21020.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 8274.
Phase 5.2 DP placement started.
Legalized cost 21020.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 8274.
Timing-driven detailed placement takes 0.09 sec.

Worst slack is 21020, TNS after placement is 0.
Placement done.
Total placement takes 9.23 sec.
Finished placement. (CPU time elapsed 0h:00m:09s)

Routing started.
Building routing graph takes 1.06 sec.
Worst slack is 21020, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	116.074457 M.
Total nets for routing : 1404.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 1 processed 81 nets, it takes 0.02 sec.
Unrouted nets 102 at the end of iteration 0.
Unrouted nets 80 at the end of iteration 1.
Unrouted nets 68 at the end of iteration 2.
Unrouted nets 47 at the end of iteration 3.
Unrouted nets 38 at the end of iteration 4.
Unrouted nets 35 at the end of iteration 5.
Unrouted nets 24 at the end of iteration 6.
Unrouted nets 24 at the end of iteration 7.
Unrouted nets 20 at the end of iteration 8.
Unrouted nets 17 at the end of iteration 9.
Unrouted nets 19 at the end of iteration 10.
Unrouted nets 17 at the end of iteration 11.
Unrouted nets 12 at the end of iteration 12.
Unrouted nets 14 at the end of iteration 13.
Unrouted nets 19 at the end of iteration 14.
Unrouted nets 14 at the end of iteration 15.
Unrouted nets 11 at the end of iteration 16.
Unrouted nets 10 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 0 at the end of iteration 30.
Global Routing step 2 processed 175 nets, it takes 2.67 sec.
Unrouted nets 19 at the end of iteration 0.
Unrouted nets 14 at the end of iteration 1.
Unrouted nets 6 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 0 at the end of iteration 4.
Global Routing step 3 processed 46 nets, it takes 0.03 sec.
Global routing takes 2.73 sec.
Total 1616 subnets.
    forward max bucket size 34359 , backward 240.
        Unrouted nets 884 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.046875 sec.
    forward max bucket size 913 , backward 116.
        Unrouted nets 652 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 417 , backward 73.
        Unrouted nets 460 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 182 , backward 86.
        Unrouted nets 307 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 26.
        Unrouted nets 214 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.046875 sec.
    forward max bucket size 21 , backward 56.
        Unrouted nets 160 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 31 , backward 110.
        Unrouted nets 89 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 39.
        Unrouted nets 67 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 70.
        Unrouted nets 42 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 48.
        Unrouted nets 28 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 11.
        Unrouted nets 7 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 11.
        Unrouted nets 9 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 12.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 31.
        Unrouted nets 5 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 15.
        Unrouted nets 3 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 16.
        Unrouted nets 3 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 14.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
Detailed routing takes 16 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_6/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_7/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/reg_conf_done_reg/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 2.30 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.06 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 62.
Incremental timing analysis takes 0.08 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.28 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.11 sec.
Used SRB routing arc is 11468.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 7.20 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 182      | 6450          | 3                  
|   FF                     | 504      | 38700         | 2                  
|   LUT                    | 537      | 25800         | 3                  
|   LUT-FF pairs           | 282      | 25800         | 2                  
| Use of CLMS              | 91       | 4250          | 3                  
|   FF                     | 248      | 25500         | 1                  
|   LUT                    | 248      | 17000         | 2                  
|   LUT-FF pairs           | 165      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 12.5     | 134           | 10                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 120      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 20       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 20       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 6        | 30            | 20                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'voice_loop_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:21s)
Action pnr: Real time elapsed is 0h:0m:24s
Action pnr: CPU time elapsed is 0h:0m:21s
Action pnr: Process CPU time elapsed is 0h:0m:21s
Current time: Tue Jan 16 15:51:18 2024
Action pnr: Peak memory pool usage is 795 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jan 16 15:51:18 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/iGopDrm/CLKA' (gopDRM2.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Tue Jan 16 15:51:24 2024
Action report_timing: Peak memory pool usage is 724 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jan 16 15:51:24 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.234375 sec.
Generating architecture configuration.
The bitstream file is "D:/admin/desktop/voice_loop_50/generate_bitstream/voice_loop_test.sbit"
Generate programming file takes 4.640625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Tue Jan 16 15:51:33 2024
Action gen_bit_stream: Peak memory pool usage is 621 MB
Process "Generate Bitstream" done.
Customize IP 'D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.idf' ...
IP Compiler exited.
Process exit normally.
Process exit normally.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/admin/desktop/voice_loop_50/synthesize/voice_loop_test_syn.fic". 
Process exit normally.
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Process exit normally.


Process "Compile" started.
Current time: Tue Jan 16 17:18:02 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2c_com.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/i2c_com.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2s_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/i2s_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/i2s_loop.v(line number: 6)] Analyzing module i2s_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2s_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v(line number: 6)] Analyzing module pgr_i2s_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v(line number: 6)] Analyzing module pgr_i2s_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/voice_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/voice_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 7)] Analyzing module voice_loop_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/voice_loop.v successfully.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v successfully.
I: Module "voice_loop_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.251s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 7)] Elaborating module voice_loop_test
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 44)] Elaborating instance u_pll
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 117)] Net clkfb in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 120)] Net pfden in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 122)] Net clkout0_2pad_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 123)] Net clkout1_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 124)] Net clkout2_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 125)] Net clkout3_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 126)] Net clkout4_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 127)] Net clkout5_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 128)] Net dyn_idiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 133)] Net dyn_odiv4 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 134)] Net dyn_fdiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 139)] Net dyn_duty4 in PLL(original module PLL) does not have a driver, tie it to 0
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 99)] Elaborating instance ES7243E_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 24)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 107)] Elaborating instance ES8156_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 6)] Elaborating module ES8156_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 23)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 116)] Elaborating instance ES7243E_reg_config_demo
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 135)] Elaborating instance ES7243_i2s_rx
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v(line number: 6)] Elaborating module pgr_i2s_rx
I: Module instance {voice_loop_test.ES7243_i2s_rx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 149)] Elaborating instance ES8156_i2s_tx
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v(line number: 6)] Elaborating module pgr_i2s_tx
I: Module instance {voice_loop_test.ES8156_i2s_tx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 164)] Elaborating instance i2s_loop
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/i2s_loop.v(line number: 6)] Elaborating module i2s_loop
I: Module instance {voice_loop_test.i2s_loop} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
Executing : rtl-elaborate successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (115.3%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (140.5%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.126s wall, 0.062s user + 0.062s system = 0.125s CPU (99.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

Executing : FSM inference successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N231_1 (bmsWIDEMUX).
I: Constant propagation done on N20[0] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (133.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Jan 16 17:18:05 2024
Action compile: Peak memory pool usage is 144 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jan 16 17:18:05 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 37)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 87)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 102)] | Port key has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 107)] | Port lin_test has been placed at location Y13, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0 successfully.
C: SDC-2025: Clock source 'n:ES8156_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:es1_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es1_dsclk
Executing : get_ports es1_dsclk successfully.
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk successfully.
C: SDC-2025: Clock source 'n:es0_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es0_dsclk
Executing : get_ports es0_dsclk successfully.
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk successfully.
C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number:49)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config/config_step[1] ES7243E_reg_config/config_step[0]
I: to  ES7243E_reg_config/config_step_2 ES7243E_reg_config/config_step_1 ES7243E_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number:49)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config_demo/config_step[1] ES7243E_reg_config_demo/config_step[0]
I: to  ES7243E_reg_config_demo/config_step_2 ES7243E_reg_config_demo/config_step_1 ES7243E_reg_config_demo/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number:48)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES8156_reg_config/config_step[1] ES8156_reg_config/config_step[0]
I: to  ES8156_reg_config/config_step_2 ES8156_reg_config/config_step_1 ES8156_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on ES7243E_reg_config/N254 (bmsREDOR).
I: Constant propagation done on ES7243E_reg_config_demo/N254 (bmsREDOR).
I: Constant propagation done on ES8156_reg_config/N206 (bmsREDOR).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config_demo/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 17 that is stuck at constant 1.
I: Constant propagation done on ES8156_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.026s wall, 0.016s user + 0.000s system = 0.016s CPU (59.6%)

Start mod-gen.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/clock_i2c_test' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/sclk' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
W: Removed bmsWIDEDFFRSE inst cnt_12M[19:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst rstn_1ms[19:0] at 19 that is stuck at constant 0.
I: Removed inst ES8156_reg_config/clock_i2c which is redundant to ES7243E_reg_config/clock_i2c (type bmsWIDEDFFRSE)
I: Removed inst ES8156_reg_config/clock_cnt[3:0] which is redundant to ES7243E_reg_config/clock_cnt[3:0] (type bmsWIDEDFFRSE)
Executing : mod-gen successfully. Time elapsed: 0.056s wall, 0.047s user + 0.000s system = 0.047s CPU (83.9%)

Start logic-optimization.
C: DRC-2024: The internal tri-state buffer driving net 'es7243_sda_demo' is reduced to AND gate of '_$$_GND_$$_' and 'ES7243E_reg_config_demo/u_i2c_com/N255' signals.
Executing : logic-optimization successfully. Time elapsed: 0.124s wall, 0.109s user + 0.016s system = 0.125s CPU (100.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.031s user + 0.000s system = 0.031s CPU (191.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.136s wall, 0.094s user + 0.000s system = 0.094s CPU (69.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (73.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (149.9%)

W: Unable to honor max fanout constraint for gtp_inv driven net N14
W: Unable to honor max fanout constraint for gtp_inv driven net N14

Cell Usage:
GTP_DFF                       4 uses
GTP_DFF_C                    27 uses
GTP_DFF_CE                   64 uses
GTP_DFF_E                    14 uses
GTP_DFF_R                    54 uses
GTP_DFF_RE                   23 uses
GTP_DFF_S                    14 uses
GTP_DFF_SE                   24 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      7 uses
GTP_LUT2                     25 uses
GTP_LUT3                     53 uses
GTP_LUT4                     28 uses
GTP_LUT5                     78 uses
GTP_LUT5CARRY                62 uses
GTP_LUT5M                    14 uses
GTP_MUX2LUT6                  6 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  14 uses

I/O ports: 20
GTP_INBUF                  10 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 281 of 42800 (0.66%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 281
Total Registers: 224 of 64200 (0.35%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 134 (0.75%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 20 of 296 (6.76%)


Overview of Control Sets:

Number of unique control sets : 24

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 6        | 5                 1
  [4, 6)      | 3        | 3                 0
  [6, 8)      | 6        | 6                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 7        | 2                 5
--------------------------------------------------------------
  The maximum fanout: 37
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                27
  NO              YES               NO                 68
  YES             NO                NO                 14
  YES             NO                YES                64
  YES             YES               NO                 47
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'voice_loop_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND10'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND11'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND17'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND18'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND19'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND20'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND24'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
Saving design to voice_loop_test_syn.vm
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/reg_sdat' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/CLKA' (GTP_DRM9K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Jan 16 17:18:08 2024
Action synthesize: Peak memory pool usage is 271 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jan 16 17:18:08 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/reg_sdat' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N263_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N315_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.11 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 859      | 64200         | 2                  
| LUT                   | 886      | 42800         | 3                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 14.5     | 134           | 11                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 20       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 5        | 30            | 17                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Jan 16 17:18:21 2024
Action dev_map: Peak memory pool usage is 250 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jan 16 17:18:21 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 6026.
1st GP placement takes 2.67 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_111.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_112.
Clock placement takes 0.41 sec.

Pre global placement takes 4.44 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdin_ibuf/opit_1 on IOL_47_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 18034.
	8 iterations finished.
	Final slack 20222.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 2.34 sec.

Wirelength after global placement is 6352.
Global placement takes 2.38 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 10718.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 18034.
	8 iterations finished.
	Final slack 20222.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 2.39 sec.

Wirelength after post global placement is 9429.
Post global placement takes 2.41 sec.

Phase 4 Legalization started.
The average distance in LP is 1.298007.
Wirelength after legalization is 10823.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 21582.
Replication placement takes 0.06 sec.

Wirelength after replication placement is 10823.
Phase 5.2 DP placement started.
Legalized cost 21582.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.03 sec.

Wirelength after detailed placement is 10823.
Timing-driven detailed placement takes 0.09 sec.

Worst slack is 21582, TNS after placement is 0.
Placement done.
Total placement takes 9.72 sec.
Finished placement. (CPU time elapsed 0h:00m:09s)

Routing started.
Building routing graph takes 1.16 sec.
Worst slack is 21582, TNS before global route is 0.
Processing design graph takes 0.23 sec.
Total memory for routing:
	116.200869 M.
Total nets for routing : 1674.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 94 nets, it takes 0.00 sec.
Unrouted nets 160 at the end of iteration 0.
Unrouted nets 134 at the end of iteration 1.
Unrouted nets 105 at the end of iteration 2.
Unrouted nets 76 at the end of iteration 3.
Unrouted nets 56 at the end of iteration 4.
Unrouted nets 37 at the end of iteration 5.
Unrouted nets 31 at the end of iteration 6.
Unrouted nets 18 at the end of iteration 7.
Unrouted nets 9 at the end of iteration 8.
Unrouted nets 10 at the end of iteration 9.
Unrouted nets 6 at the end of iteration 10.
Unrouted nets 6 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 5 at the end of iteration 13.
Unrouted nets 5 at the end of iteration 14.
Unrouted nets 8 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 6 at the end of iteration 17.
Unrouted nets 5 at the end of iteration 18.
Unrouted nets 3 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 0 at the end of iteration 39.
Global Routing step 2 processed 220 nets, it takes 1.22 sec.
Unrouted nets 21 at the end of iteration 0.
Unrouted nets 12 at the end of iteration 1.
Unrouted nets 5 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 0 at the end of iteration 4.
Global Routing step 3 processed 47 nets, it takes 0.06 sec.
Global routing takes 1.30 sec.
Total 1930 subnets.
    forward max bucket size 34310 , backward 178.
        Unrouted nets 1037 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.843750 sec.
    forward max bucket size 790 , backward 429.
        Unrouted nets 752 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.125000 sec.
    forward max bucket size 790 , backward 152.
        Unrouted nets 566 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.078125 sec.
    forward max bucket size 790 , backward 120.
        Unrouted nets 393 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 99 , backward 60.
        Unrouted nets 272 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 99 , backward 68.
        Unrouted nets 177 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 99 , backward 53.
        Unrouted nets 130 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 71.
        Unrouted nets 82 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 119 , backward 120.
        Unrouted nets 72 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 39.
        Unrouted nets 41 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 30 , backward 38.
        Unrouted nets 29 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 24.
        Unrouted nets 14 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 13.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 14 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_6/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_7/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES8156_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 2.17 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.11 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 143.
Incremental timing analysis takes 0.08 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.33 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.11 sec.
Used SRB routing arc is 13554.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.69 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 205      | 6450          | 4                  
|   FF                     | 563      | 38700         | 2                  
|   LUT                    | 597      | 25800         | 3                  
|   LUT-FF pairs           | 321      | 25800         | 2                  
| Use of CLMS              | 105      | 4250          | 3                  
|   FF                     | 296      | 25500         | 2                  
|   LUT                    | 293      | 17000         | 2                  
|   LUT-FF pairs           | 189      | 17000         | 2                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 14.5     | 134           | 11                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 130      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 20       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 20       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 6        | 30            | 20                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:05s)
Design 'voice_loop_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:20s)
Action pnr: Real time elapsed is 0h:0m:23s
Action pnr: CPU time elapsed is 0h:0m:21s
Action pnr: Process CPU time elapsed is 0h:0m:21s
Current time: Tue Jan 16 17:18:43 2024
Action pnr: Peak memory pool usage is 801 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jan 16 17:18:43 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/iGopDrm/CLKA' (gopDRM2.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/opit_0_inv_L5Q/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Tue Jan 16 17:18:49 2024
Action report_timing: Peak memory pool usage is 728 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jan 16 17:18:49 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.156250 sec.
Generating architecture configuration.
The bitstream file is "D:/admin/desktop/voice_loop_50/generate_bitstream/voice_loop_test.sbit"
Generate programming file takes 4.765625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Tue Jan 16 17:18:57 2024
Action gen_bit_stream: Peak memory pool usage is 624 MB
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/admin/desktop/voice_loop_50/source/voice_loop.v". 


Process "Compile" started.
Current time: Tue Jan 16 17:24:58 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2c_com.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/i2c_com.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2s_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/i2s_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/i2s_loop.v(line number: 6)] Analyzing module i2s_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2s_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v(line number: 6)] Analyzing module pgr_i2s_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v(line number: 6)] Analyzing module pgr_i2s_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/voice_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/voice_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 7)] Analyzing module voice_loop_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/voice_loop.v successfully.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v successfully.
I: Module "voice_loop_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.096s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 7)] Elaborating module voice_loop_test
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 44)] Elaborating instance u_pll
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 117)] Net clkfb in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 120)] Net pfden in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 122)] Net clkout0_2pad_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 123)] Net clkout1_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 124)] Net clkout2_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 125)] Net clkout3_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 126)] Net clkout4_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 127)] Net clkout5_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 128)] Net dyn_idiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 133)] Net dyn_odiv4 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 134)] Net dyn_fdiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 139)] Net dyn_duty4 in PLL(original module PLL) does not have a driver, tie it to 0
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 99)] Elaborating instance ES7243E_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 24)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 107)] Elaborating instance ES8156_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 6)] Elaborating module ES8156_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 23)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 116)] Elaborating instance ES7243E_reg_config_demo
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 135)] Elaborating instance ES7243_i2s_rx
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v(line number: 6)] Elaborating module pgr_i2s_rx
I: Module instance {voice_loop_test.ES7243_i2s_rx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 149)] Elaborating instance ES8156_i2s_tx
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v(line number: 6)] Elaborating module pgr_i2s_tx
I: Module instance {voice_loop_test.ES8156_i2s_tx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 164)] Elaborating instance i2s_loop
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/i2s_loop.v(line number: 6)] Elaborating module i2s_loop
I: Module instance {voice_loop_test.i2s_loop} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
Executing : rtl-elaborate successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.128s wall, 0.109s user + 0.031s system = 0.141s CPU (110.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (218.9%)

Start FSM inference.
I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

Executing : FSM inference successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N231_1 (bmsWIDEMUX).
I: Constant propagation done on N20[0] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.031s user + 0.000s system = 0.031s CPU (255.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Jan 16 17:25:00 2024
Action compile: Peak memory pool usage is 144 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jan 16 17:25:00 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 37)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 87)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 102)] | Port key has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 107)] | Port lin_test has been placed at location Y13, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0 successfully.
C: SDC-2025: Clock source 'n:ES8156_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:es1_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es1_dsclk
Executing : get_ports es1_dsclk successfully.
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk successfully.
C: SDC-2025: Clock source 'n:es0_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es0_dsclk
Executing : get_ports es0_dsclk successfully.
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk successfully.
C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number:49)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config/config_step[1] ES7243E_reg_config/config_step[0]
I: to  ES7243E_reg_config/config_step_2 ES7243E_reg_config/config_step_1 ES7243E_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number:49)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config_demo/config_step[1] ES7243E_reg_config_demo/config_step[0]
I: to  ES7243E_reg_config_demo/config_step_2 ES7243E_reg_config_demo/config_step_1 ES7243E_reg_config_demo/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number:48)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES8156_reg_config/config_step[1] ES8156_reg_config/config_step[0]
I: to  ES8156_reg_config/config_step_2 ES8156_reg_config/config_step_1 ES8156_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on ES7243E_reg_config/N254 (bmsREDOR).
I: Constant propagation done on ES7243E_reg_config_demo/N254 (bmsREDOR).
I: Constant propagation done on ES8156_reg_config/N206 (bmsREDOR).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config_demo/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 17 that is stuck at constant 1.
I: Constant propagation done on ES8156_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.028s wall, 0.031s user + 0.000s system = 0.031s CPU (112.4%)

Start mod-gen.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/clock_i2c_test' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/sclk' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
W: Removed bmsWIDEDFFRSE inst cnt_12M[19:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst rstn_1ms[19:0] at 19 that is stuck at constant 0.
I: Removed inst ES8156_reg_config/clock_i2c which is redundant to ES7243E_reg_config/clock_i2c (type bmsWIDEDFFRSE)
I: Removed inst ES8156_reg_config/clock_cnt[3:0] which is redundant to ES7243E_reg_config/clock_cnt[3:0] (type bmsWIDEDFFRSE)
Executing : mod-gen successfully. Time elapsed: 0.059s wall, 0.062s user + 0.000s system = 0.062s CPU (105.2%)

Start logic-optimization.
C: DRC-2024: The internal tri-state buffer driving net 'es7243_sda_demo' is reduced to AND gate of '_$$_GND_$$_' and 'ES7243E_reg_config_demo/u_i2c_com/N255' signals.
Executing : logic-optimization successfully. Time elapsed: 0.132s wall, 0.125s user + 0.000s system = 0.125s CPU (94.7%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (96.0%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.138s wall, 0.109s user + 0.000s system = 0.109s CPU (79.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (72.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (149.9%)

W: Unable to honor max fanout constraint for gtp_inv driven net N14
W: Unable to honor max fanout constraint for gtp_inv driven net N14

Cell Usage:
GTP_DFF                       4 uses
GTP_DFF_C                    27 uses
GTP_DFF_CE                   64 uses
GTP_DFF_E                    14 uses
GTP_DFF_R                    54 uses
GTP_DFF_RE                   23 uses
GTP_DFF_S                    14 uses
GTP_DFF_SE                   24 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      7 uses
GTP_LUT2                     25 uses
GTP_LUT3                     53 uses
GTP_LUT4                     28 uses
GTP_LUT5                     78 uses
GTP_LUT5CARRY                62 uses
GTP_LUT5M                    14 uses
GTP_MUX2LUT6                  6 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  14 uses

I/O ports: 20
GTP_INBUF                  10 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 281 of 42800 (0.66%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 281
Total Registers: 224 of 64200 (0.35%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 134 (0.75%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 20 of 296 (6.76%)


Overview of Control Sets:

Number of unique control sets : 24

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 6        | 5                 1
  [4, 6)      | 3        | 3                 0
  [6, 8)      | 6        | 6                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 7        | 2                 5
--------------------------------------------------------------
  The maximum fanout: 37
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                27
  NO              YES               NO                 68
  YES             NO                NO                 14
  YES             NO                YES                64
  YES             YES               NO                 47
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'voice_loop_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND10'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND11'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND17'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND18'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND19'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND20'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND24'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND25'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
Saving design to voice_loop_test_syn.vm
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/reg_sdat' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/CLKA' (GTP_DRM9K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Jan 16 17:25:03 2024
Action synthesize: Peak memory pool usage is 272 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jan 16 17:25:03 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/reg_sdat' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N263_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N315_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.17 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 859      | 64200         | 2                  
| LUT                   | 886      | 42800         | 3                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 14.5     | 134           | 11                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 20       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 5        | 30            | 17                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Jan 16 17:25:16 2024
Action dev_map: Peak memory pool usage is 250 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jan 16 17:25:16 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
E: Flow-0127: Process exits abnormally.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/admin/desktop/voice_loop_50/synthesize/voice_loop_test_syn.fic". 
Process exit normally.


Process "Device Map" started.
Current time: Tue Jan 16 17:28:09 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/reg_sdat' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_8(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N263_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N315_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.11 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 752      | 64200         | 2                  
| LUT                   | 783      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 12.5     | 134           | 10                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 20       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 6        | 30            | 20                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:13s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Jan 16 17:28:21 2024
Action dev_map: Peak memory pool usage is 248 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jan 16 17:28:34 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
Wirelength after clock region global placement is 5541.
1st GP placement takes 2.66 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_110.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_112.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_113.
Clock placement takes 0.41 sec.

Pre global placement takes 4.42 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdin_ibuf/opit_1 on IOL_47_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_112.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 18034.
	5 iterations finished.
	Final slack 19632.
Super clustering done.
Design Utilization : 2%.
2nd GP placement takes 2.09 sec.

Wirelength after global placement is 5813.
Global placement takes 2.12 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 7531.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 18034.
	5 iterations finished.
	Final slack 19632.
Super clustering done.
Design Utilization : 2%.
3rd GP placement takes 2.23 sec.

Wirelength after post global placement is 6718.
Post global placement takes 2.25 sec.

Phase 4 Legalization started.
The average distance in LP is 1.424558.
Wirelength after legalization is 8036.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 21413.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 8036.
Phase 5.2 DP placement started.
Legalized cost 21413.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.03 sec.

Wirelength after detailed placement is 8036.
Timing-driven detailed placement takes 0.11 sec.

Worst slack is 21413, TNS after placement is 0.
Placement done.
Total placement takes 9.31 sec.
Finished placement. (CPU time elapsed 0h:00m:09s)

Routing started.
Building routing graph takes 1.16 sec.
Worst slack is 21413, TNS before global route is 0.
Processing design graph takes 0.33 sec.
Total memory for routing:
	116.072573 M.
Total nets for routing : 1394.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 98 nets, it takes 0.02 sec.
Unrouted nets 108 at the end of iteration 0.
Unrouted nets 84 at the end of iteration 1.
Unrouted nets 52 at the end of iteration 2.
Unrouted nets 37 at the end of iteration 3.
Unrouted nets 34 at the end of iteration 4.
Unrouted nets 24 at the end of iteration 5.
Unrouted nets 23 at the end of iteration 6.
Unrouted nets 19 at the end of iteration 7.
Unrouted nets 18 at the end of iteration 8.
Unrouted nets 14 at the end of iteration 9.
Unrouted nets 13 at the end of iteration 10.
Unrouted nets 14 at the end of iteration 11.
Unrouted nets 6 at the end of iteration 12.
Unrouted nets 7 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 0 at the end of iteration 19.
Global Routing step 2 processed 184 nets, it takes 1.22 sec.
Unrouted nets 11 at the end of iteration 0.
Unrouted nets 6 at the end of iteration 1.
Unrouted nets 1 at the end of iteration 2.
Unrouted nets 1 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 1 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 1 at the end of iteration 8.
Unrouted nets 1 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 1 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 3 processed 40 nets, it takes 0.09 sec.
Global routing takes 1.34 sec.
Total 1567 subnets.
    forward max bucket size 34326 , backward 302.
        Unrouted nets 877 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.031250 sec.
    forward max bucket size 1050 , backward 233.
        Unrouted nets 596 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 917 , backward 74.
        Unrouted nets 366 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.093750 sec.
    forward max bucket size 1239 , backward 36.
        Unrouted nets 306 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046875 sec.
    forward max bucket size 1050 , backward 48.
        Unrouted nets 207 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 620 , backward 64.
        Unrouted nets 134 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 51 , backward 67.
        Unrouted nets 113 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 29 , backward 49.
        Unrouted nets 69 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 38.
        Unrouted nets 41 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 41.
        Unrouted nets 25 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 38.
        Unrouted nets 14 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 29.
        Unrouted nets 3 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 1 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 3.
        Unrouted nets 1 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.015625 sec.
    forward max bucket size 9 , backward 5.
        Unrouted nets 4 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 14.
        Unrouted nets 4 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 7.
        Unrouted nets 2 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 5.
        Unrouted nets 2 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 4 , backward 5.
        Unrouted nets 2 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 7.
        Unrouted nets 0 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.015625 sec.
Detailed routing takes 93 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_7/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_8/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/config_step_2/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.45 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.06 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 18.
Incremental timing analysis takes 0.03 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.23 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.09 sec.
Used SRB routing arc is 11521.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 6.06 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 186      | 6450          | 3                  
|   FF                     | 550      | 38700         | 2                  
|   LUT                    | 537      | 25800         | 3                  
|   LUT-FF pairs           | 308      | 25800         | 2                  
| Use of CLMS              | 92       | 4250          | 3                  
|   FF                     | 202      | 25500         | 1                  
|   LUT                    | 250      | 17000         | 2                  
|   LUT-FF pairs           | 139      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 12.5     | 134           | 10                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 113      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 20       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 20       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 7        | 30            | 24                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'voice_loop_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:20s)
Action pnr: Real time elapsed is 0h:0m:22s
Action pnr: CPU time elapsed is 0h:0m:20s
Action pnr: Process CPU time elapsed is 0h:0m:20s
Current time: Tue Jan 16 17:28:55 2024
Action pnr: Peak memory pool usage is 794 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jan 16 17:28:55 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/iGopDrm/CLKA' (gopDRM2.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Tue Jan 16 17:29:01 2024
Action report_timing: Peak memory pool usage is 725 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jan 16 17:29:01 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.234375 sec.
Generating architecture configuration.
The bitstream file is "D:/admin/desktop/voice_loop_50/generate_bitstream/voice_loop_test.sbit"
Generate programming file takes 4.359375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Tue Jan 16 17:29:09 2024
Action gen_bit_stream: Peak memory pool usage is 622 MB
Process "Generate Bitstream" done.
Process exit normally.
C: Flow-2006: Fic file modified: "D:/admin/desktop/voice_loop_50/synthesize/voice_loop_test_syn.fic". 
Process exit normally.


Process "Device Map" started.
Current time: Tue Jan 16 17:30:06 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/reg_sdat' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N263_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N315_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.12 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 752      | 64200         | 2                  
| LUT                   | 783      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 12.5     | 134           | 10                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 20       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 5        | 30            | 17                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:13s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Jan 16 17:30:18 2024
Action dev_map: Peak memory pool usage is 248 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jan 16 17:30:26 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
Wirelength after clock region global placement is 5593.
1st GP placement takes 2.61 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_111.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_112.
Clock placement takes 0.44 sec.

Pre global placement takes 4.42 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdin_ibuf/opit_1 on IOL_47_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 18034.
	5 iterations finished.
	Final slack 19632.
Super clustering done.
Design Utilization : 2%.
2nd GP placement takes 2.00 sec.

Wirelength after global placement is 5496.
Global placement takes 2.02 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 6975.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 18034.
	5 iterations finished.
	Final slack 19632.
Super clustering done.
Design Utilization : 2%.
3rd GP placement takes 2.30 sec.

Wirelength after post global placement is 6451.
Post global placement takes 2.30 sec.

Phase 4 Legalization started.
The average distance in LP is 1.489074.
Wirelength after legalization is 7824.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 21694.
Replication placement takes 0.09 sec.

Wirelength after replication placement is 7824.
Phase 5.2 DP placement started.
Legalized cost 21694.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 7824.
Timing-driven detailed placement takes 0.11 sec.

Worst slack is 21694, TNS after placement is 0.
Placement done.
Total placement takes 9.16 sec.
Finished placement. (CPU time elapsed 0h:00m:09s)

Routing started.
Building routing graph takes 1.12 sec.
Worst slack is 21694, TNS before global route is 0.
Processing design graph takes 0.27 sec.
Total memory for routing:
	116.073095 M.
Total nets for routing : 1397.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 1 processed 101 nets, it takes 0.00 sec.
Unrouted nets 120 at the end of iteration 0.
Unrouted nets 85 at the end of iteration 1.
Unrouted nets 56 at the end of iteration 2.
Unrouted nets 38 at the end of iteration 3.
Unrouted nets 25 at the end of iteration 4.
Unrouted nets 19 at the end of iteration 5.
Unrouted nets 18 at the end of iteration 6.
Unrouted nets 18 at the end of iteration 7.
Unrouted nets 19 at the end of iteration 8.
Unrouted nets 14 at the end of iteration 9.
Unrouted nets 13 at the end of iteration 10.
Unrouted nets 12 at the end of iteration 11.
Unrouted nets 9 at the end of iteration 12.
Unrouted nets 5 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 5 at the end of iteration 16.
Unrouted nets 5 at the end of iteration 17.
Unrouted nets 6 at the end of iteration 18.
Unrouted nets 6 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 4 at the end of iteration 21.
Unrouted nets 10 at the end of iteration 22.
Unrouted nets 6 at the end of iteration 23.
Unrouted nets 5 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 0 at the end of iteration 36.
Global Routing step 2 processed 187 nets, it takes 1.48 sec.
Unrouted nets 19 at the end of iteration 0.
Unrouted nets 14 at the end of iteration 1.
Unrouted nets 10 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 4 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 3 processed 46 nets, it takes 0.08 sec.
Global routing takes 1.56 sec.
Total 1619 subnets.
    forward max bucket size 34326 , backward 162.
        Unrouted nets 891 at the end of iteration 0.
    route iteration 0, CPU time elapsed 2.000000 sec.
    forward max bucket size 1246 , backward 170.
        Unrouted nets 623 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 1101 , backward 213.
        Unrouted nets 444 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 416 , backward 75.
        Unrouted nets 302 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 1239 , backward 209.
        Unrouted nets 218 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 284 , backward 74.
        Unrouted nets 139 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 39 , backward 27.
        Unrouted nets 120 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 75.
        Unrouted nets 90 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 42.
        Unrouted nets 59 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 39 , backward 37.
        Unrouted nets 40 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 20.
        Unrouted nets 19 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 42.
        Unrouted nets 11 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 11.
        Unrouted nets 6 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 4 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 6.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 13.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 19.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
Detailed routing takes 16 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_6/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_7/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 2.25 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.05 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 111.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.22 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.08 sec.
Used SRB routing arc is 11489.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.88 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 187      | 6450          | 3                  
|   FF                     | 528      | 38700         | 2                  
|   LUT                    | 544      | 25800         | 3                  
|   LUT-FF pairs           | 320      | 25800         | 2                  
| Use of CLMS              | 86       | 4250          | 3                  
|   FF                     | 224      | 25500         | 1                  
|   LUT                    | 243      | 17000         | 2                  
|   LUT-FF pairs           | 127      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 12.5     | 134           | 10                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 115      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 20       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 20       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 6        | 30            | 20                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:05s)
Design 'voice_loop_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:19s)
Action pnr: Real time elapsed is 0h:0m:23s
Action pnr: CPU time elapsed is 0h:0m:20s
Action pnr: Process CPU time elapsed is 0h:0m:20s
Current time: Tue Jan 16 17:30:48 2024
Action pnr: Peak memory pool usage is 794 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jan 16 17:30:48 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/iGopDrm/CLKA' (gopDRM2.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Tue Jan 16 17:30:54 2024
Action report_timing: Peak memory pool usage is 724 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jan 16 17:30:54 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.156250 sec.
Generating architecture configuration.
The bitstream file is "D:/admin/desktop/voice_loop_50/generate_bitstream/voice_loop_test.sbit"
Generate programming file takes 4.656250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Tue Jan 16 17:31:02 2024
Action gen_bit_stream: Peak memory pool usage is 621 MB
Process "Generate Bitstream" done.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 37)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 87)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 102)] | Port key has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 107)] | Port lin_test has been placed at location Y13, whose type is share pin.
Open UCE successfully.
Current device : PGL50H-6FBG484
Total time(hh:mm:ss) of open UCE: 00:00:00
Save Constraint in file D:/admin/desktop/voice_loop_50/voice.fdc success.
C: Flow-2004: Constraint file modified: "D:/admin/desktop/voice_loop_50/voice.fdc". 


Process "Synthesize" started.
Current time: Tue Jan 16 18:03:37 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 37)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 87)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 102)] | Port key has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 107)] | Port lin_test has been placed at location Y13, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0 successfully.
C: SDC-2025: Clock source 'n:ES8156_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:es1_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es1_dsclk
Executing : get_ports es1_dsclk successfully.
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk successfully.
C: SDC-2025: Clock source 'n:es0_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es0_dsclk
Executing : get_ports es0_dsclk successfully.
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk successfully.
C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number:49)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config/config_step[1] ES7243E_reg_config/config_step[0]
I: to  ES7243E_reg_config/config_step_2 ES7243E_reg_config/config_step_1 ES7243E_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number:49)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config_demo/config_step[1] ES7243E_reg_config_demo/config_step[0]
I: to  ES7243E_reg_config_demo/config_step_2 ES7243E_reg_config_demo/config_step_1 ES7243E_reg_config_demo/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number:48)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES8156_reg_config/config_step[1] ES8156_reg_config/config_step[0]
I: to  ES8156_reg_config/config_step_2 ES8156_reg_config/config_step_1 ES8156_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on ES7243E_reg_config/N254 (bmsREDOR).
I: Constant propagation done on ES7243E_reg_config_demo/N254 (bmsREDOR).
I: Constant propagation done on ES8156_reg_config/N206 (bmsREDOR).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config_demo/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 17 that is stuck at constant 1.
I: Constant propagation done on ES8156_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.026s wall, 0.016s user + 0.000s system = 0.016s CPU (59.6%)

Start mod-gen.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/clock_i2c_test' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/sclk' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
W: Removed bmsWIDEDFFRSE inst cnt_12M[19:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst rstn_1ms[19:0] at 19 that is stuck at constant 0.
I: Removed inst ES8156_reg_config/clock_i2c which is redundant to ES7243E_reg_config/clock_i2c (type bmsWIDEDFFRSE)
I: Removed inst ES8156_reg_config/clock_cnt[3:0] which is redundant to ES7243E_reg_config/clock_cnt[3:0] (type bmsWIDEDFFRSE)
Executing : mod-gen successfully. Time elapsed: 0.057s wall, 0.031s user + 0.000s system = 0.031s CPU (54.7%)

Start logic-optimization.
C: DRC-2024: The internal tri-state buffer driving net 'es7243_sda_demo' is reduced to AND gate of '_$$_GND_$$_' and 'ES7243E_reg_config_demo/u_i2c_com/N255' signals.
Executing : logic-optimization successfully. Time elapsed: 0.126s wall, 0.125s user + 0.000s system = 0.125s CPU (99.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (96.8%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.137s wall, 0.125s user + 0.000s system = 0.125s CPU (90.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.021s wall, 0.031s user + 0.000s system = 0.031s CPU (145.9%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N14
W: Unable to honor max fanout constraint for gtp_inv driven net N14

Cell Usage:
GTP_DFF                       4 uses
GTP_DFF_C                    27 uses
GTP_DFF_CE                   64 uses
GTP_DFF_E                    14 uses
GTP_DFF_R                    54 uses
GTP_DFF_RE                   23 uses
GTP_DFF_S                    14 uses
GTP_DFF_SE                   24 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      7 uses
GTP_LUT2                     25 uses
GTP_LUT3                     53 uses
GTP_LUT4                     28 uses
GTP_LUT5                     78 uses
GTP_LUT5CARRY                62 uses
GTP_LUT5M                    14 uses
GTP_MUX2LUT6                  6 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  14 uses

I/O ports: 20
GTP_INBUF                  10 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 281 of 42800 (0.66%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 281
Total Registers: 224 of 64200 (0.35%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 134 (0.75%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 20 of 296 (6.76%)


Overview of Control Sets:

Number of unique control sets : 24

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 6        | 5                 1
  [4, 6)      | 3        | 3                 0
  [6, 8)      | 6        | 6                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 7        | 2                 5
--------------------------------------------------------------
  The maximum fanout: 37
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4
  NO              NO                YES                27
  NO              YES               NO                 68
  YES             NO                NO                 14
  YES             NO                YES                64
  YES             YES               NO                 47
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'voice_loop_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND10'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND11'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND17'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND18'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND19'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND20'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND24'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND25'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
Saving design to voice_loop_test_syn.vm
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/reg_sdat' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/CLKA' (GTP_DRM9K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Jan 16 18:03:40 2024
Action synthesize: Peak memory pool usage is 272 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jan 16 18:03:41 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ES7243E_reg_config_demo/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_cnt[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/clock_i2c' of 'GTP_DFF' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_0' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_1' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/config_step_2' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_conf_done_reg' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[0]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[1]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[2]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[3]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[4]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/reg_index[5]' of 'GTP_DFF_RE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/start' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[0]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[1]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[2]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[3]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[4]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[5]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/cyc_count[6]' of 'GTP_DFF_SE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/reg_sdat' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config_demo/u_i2c_com/tr_end' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N263_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N315_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.12 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 752      | 64200         | 2                  
| LUT                   | 783      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 12.5     | 134           | 10                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 20       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 5        | 30            | 17                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Jan 16 18:03:54 2024
Action dev_map: Peak memory pool usage is 248 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jan 16 18:03:54 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
Wirelength after clock region global placement is 5654.
1st GP placement takes 2.69 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_111.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_112.
Clock placement takes 0.44 sec.

Pre global placement takes 4.50 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdin_ibuf/opit_1 on IOL_47_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 18034.
	5 iterations finished.
	Final slack 19632.
Super clustering done.
Design Utilization : 2%.
2nd GP placement takes 2.30 sec.

Wirelength after global placement is 5529.
Global placement takes 2.31 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 7850.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 18034.
	5 iterations finished.
	Final slack 19632.
Super clustering done.
Design Utilization : 2%.
3rd GP placement takes 2.14 sec.

Wirelength after post global placement is 7119.
Post global placement takes 2.14 sec.

Phase 4 Legalization started.
The average distance in LP is 1.452653.
Wirelength after legalization is 8486.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 21533.
Replication placement takes 0.09 sec.

Wirelength after replication placement is 8486.
Phase 5.2 DP placement started.
Legalized cost 21533.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.03 sec.

Wirelength after detailed placement is 8486.
Timing-driven detailed placement takes 0.12 sec.

Worst slack is 21533, TNS after placement is 0.
Placement done.
Total placement takes 9.47 sec.
Finished placement. (CPU time elapsed 0h:00m:09s)

Routing started.
Building routing graph takes 1.17 sec.
Worst slack is 21533, TNS before global route is 0.
Processing design graph takes 0.25 sec.
Total memory for routing:
	116.074846 M.
Total nets for routing : 1406.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 97 nets, it takes 0.03 sec.
Unrouted nets 116 at the end of iteration 0.
Unrouted nets 87 at the end of iteration 1.
Unrouted nets 65 at the end of iteration 2.
Unrouted nets 56 at the end of iteration 3.
Unrouted nets 38 at the end of iteration 4.
Unrouted nets 38 at the end of iteration 5.
Unrouted nets 34 at the end of iteration 6.
Unrouted nets 22 at the end of iteration 7.
Unrouted nets 16 at the end of iteration 8.
Unrouted nets 18 at the end of iteration 9.
Unrouted nets 20 at the end of iteration 10.
Unrouted nets 23 at the end of iteration 11.
Unrouted nets 19 at the end of iteration 12.
Unrouted nets 20 at the end of iteration 13.
Unrouted nets 19 at the end of iteration 14.
Unrouted nets 18 at the end of iteration 15.
Unrouted nets 11 at the end of iteration 16.
Unrouted nets 18 at the end of iteration 17.
Unrouted nets 11 at the end of iteration 18.
Unrouted nets 9 at the end of iteration 19.
Unrouted nets 9 at the end of iteration 20.
Unrouted nets 10 at the end of iteration 21.
Unrouted nets 12 at the end of iteration 22.
Unrouted nets 7 at the end of iteration 23.
Unrouted nets 10 at the end of iteration 24.
Unrouted nets 12 at the end of iteration 25.
Unrouted nets 8 at the end of iteration 26.
Unrouted nets 7 at the end of iteration 27.
Unrouted nets 5 at the end of iteration 28.
Unrouted nets 4 at the end of iteration 29.
Unrouted nets 4 at the end of iteration 30.
Unrouted nets 4 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 3 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 4 at the end of iteration 35.
Unrouted nets 3 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 1 at the end of iteration 46.
Unrouted nets 1 at the end of iteration 47.
Unrouted nets 1 at the end of iteration 48.
Unrouted nets 1 at the end of iteration 49.
Unrouted nets 1 at the end of iteration 50.
Unrouted nets 1 at the end of iteration 51.
Unrouted nets 1 at the end of iteration 52.
Unrouted nets 1 at the end of iteration 53.
Unrouted nets 1 at the end of iteration 54.
Unrouted nets 1 at the end of iteration 55.
Unrouted nets 1 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 1 at the end of iteration 61.
Unrouted nets 1 at the end of iteration 62.
Unrouted nets 1 at the end of iteration 63.
Unrouted nets 1 at the end of iteration 64.
Unrouted nets 1 at the end of iteration 65.
Unrouted nets 1 at the end of iteration 66.
Unrouted nets 1 at the end of iteration 67.
Unrouted nets 1 at the end of iteration 68.
Unrouted nets 1 at the end of iteration 69.
Unrouted nets 1 at the end of iteration 70.
Unrouted nets 1 at the end of iteration 71.
Unrouted nets 1 at the end of iteration 72.
Unrouted nets 1 at the end of iteration 73.
Unrouted nets 1 at the end of iteration 74.
Unrouted nets 1 at the end of iteration 75.
Unrouted nets 1 at the end of iteration 76.
Unrouted nets 1 at the end of iteration 77.
Unrouted nets 1 at the end of iteration 78.
Unrouted nets 1 at the end of iteration 79.
Unrouted nets 1 at the end of iteration 80.
Unrouted nets 1 at the end of iteration 81.
Unrouted nets 1 at the end of iteration 82.
Unrouted nets 1 at the end of iteration 83.
Unrouted nets 1 at the end of iteration 84.
Unrouted nets 1 at the end of iteration 85.
Unrouted nets 1 at the end of iteration 86.
Unrouted nets 1 at the end of iteration 87.
Unrouted nets 1 at the end of iteration 88.
Unrouted nets 1 at the end of iteration 89.
Unrouted nets 1 at the end of iteration 90.
Unrouted nets 1 at the end of iteration 91.
Unrouted nets 1 at the end of iteration 92.
Unrouted nets 1 at the end of iteration 93.
Unrouted nets 1 at the end of iteration 94.
Unrouted nets 1 at the end of iteration 95.
Unrouted nets 1 at the end of iteration 96.
Unrouted nets 1 at the end of iteration 97.
Unrouted nets 1 at the end of iteration 98.
Unrouted nets 1 at the end of iteration 99.
Unrouted nets 1 at the end of iteration 100.
Unrouted nets 1 at the end of iteration 101.
Unrouted nets 1 at the end of iteration 102.
Unrouted nets 1 at the end of iteration 103.
Unrouted nets 1 at the end of iteration 104.
Unrouted nets 1 at the end of iteration 105.
Unrouted nets 1 at the end of iteration 106.
Unrouted nets 1 at the end of iteration 107.
Unrouted nets 1 at the end of iteration 108.
Unrouted nets 1 at the end of iteration 109.
Unrouted nets 1 at the end of iteration 110.
Unrouted nets 1 at the end of iteration 111.
Unrouted nets 1 at the end of iteration 112.
Unrouted nets 1 at the end of iteration 113.
Unrouted nets 2 at the end of iteration 114.
Unrouted nets 1 at the end of iteration 115.
Unrouted nets 1 at the end of iteration 116.
Unrouted nets 1 at the end of iteration 117.
Unrouted nets 1 at the end of iteration 118.
Unrouted nets 1 at the end of iteration 119.
Unrouted nets 1 at the end of iteration 120.
Unrouted nets 1 at the end of iteration 121.
Unrouted nets 1 at the end of iteration 122.
Unrouted nets 1 at the end of iteration 123.
Unrouted nets 1 at the end of iteration 124.
Unrouted nets 1 at the end of iteration 125.
Unrouted nets 1 at the end of iteration 126.
Unrouted nets 1 at the end of iteration 127.
Unrouted nets 1 at the end of iteration 128.
Unrouted nets 1 at the end of iteration 129.
Unrouted nets 1 at the end of iteration 130.
Unrouted nets 1 at the end of iteration 131.
Unrouted nets 1 at the end of iteration 132.
Unrouted nets 1 at the end of iteration 133.
Unrouted nets 1 at the end of iteration 134.
Unrouted nets 1 at the end of iteration 135.
Unrouted nets 1 at the end of iteration 136.
Unrouted nets 1 at the end of iteration 137.
Unrouted nets 1 at the end of iteration 138.
Unrouted nets 1 at the end of iteration 139.
Unrouted nets 1 at the end of iteration 140.
Unrouted nets 1 at the end of iteration 141.
Unrouted nets 1 at the end of iteration 142.
Unrouted nets 1 at the end of iteration 143.
Unrouted nets 1 at the end of iteration 144.
Unrouted nets 1 at the end of iteration 145.
Unrouted nets 1 at the end of iteration 146.
Unrouted nets 1 at the end of iteration 147.
Unrouted nets 1 at the end of iteration 148.
Unrouted nets 1 at the end of iteration 149.
Unrouted nets 1 at the end of iteration 150.
Unrouted nets 1 at the end of iteration 151.
Unrouted nets 1 at the end of iteration 152.
Unrouted nets 1 at the end of iteration 153.
Unrouted nets 1 at the end of iteration 154.
Unrouted nets 1 at the end of iteration 155.
Unrouted nets 1 at the end of iteration 156.
Unrouted nets 1 at the end of iteration 157.
Unrouted nets 1 at the end of iteration 158.
Unrouted nets 2 at the end of iteration 159.
Unrouted nets 1 at the end of iteration 160.
Unrouted nets 1 at the end of iteration 161.
Unrouted nets 1 at the end of iteration 162.
Unrouted nets 1 at the end of iteration 163.
Unrouted nets 1 at the end of iteration 164.
Unrouted nets 1 at the end of iteration 165.
Unrouted nets 1 at the end of iteration 166.
Unrouted nets 1 at the end of iteration 167.
Unrouted nets 1 at the end of iteration 168.
Unrouted nets 1 at the end of iteration 169.
Unrouted nets 1 at the end of iteration 170.
Unrouted nets 1 at the end of iteration 171.
Unrouted nets 1 at the end of iteration 172.
Unrouted nets 1 at the end of iteration 173.
Unrouted nets 1 at the end of iteration 174.
Unrouted nets 1 at the end of iteration 175.
Unrouted nets 1 at the end of iteration 176.
Unrouted nets 1 at the end of iteration 177.
Unrouted nets 1 at the end of iteration 178.
Unrouted nets 1 at the end of iteration 179.
Unrouted nets 1 at the end of iteration 180.
Unrouted nets 1 at the end of iteration 181.
Unrouted nets 1 at the end of iteration 182.
Unrouted nets 1 at the end of iteration 183.
Unrouted nets 1 at the end of iteration 184.
Unrouted nets 1 at the end of iteration 185.
Unrouted nets 1 at the end of iteration 186.
Unrouted nets 1 at the end of iteration 187.
Unrouted nets 1 at the end of iteration 188.
Unrouted nets 1 at the end of iteration 189.
Unrouted nets 1 at the end of iteration 190.
Unrouted nets 1 at the end of iteration 191.
Unrouted nets 1 at the end of iteration 192.
Unrouted nets 1 at the end of iteration 193.
Unrouted nets 1 at the end of iteration 194.
Unrouted nets 1 at the end of iteration 195.
Unrouted nets 1 at the end of iteration 196.
Unrouted nets 1 at the end of iteration 197.
Unrouted nets 1 at the end of iteration 198.
Unrouted nets 1 at the end of iteration 199.
Unrouted nets 1 at the end of iteration 200.
Unrouted nets 1 at the end of iteration 201.
Unrouted nets 1 at the end of iteration 202.
Unrouted nets 1 at the end of iteration 203.
Unrouted nets 1 at the end of iteration 204.
Unrouted nets 1 at the end of iteration 205.
Unrouted nets 1 at the end of iteration 206.
Unrouted nets 1 at the end of iteration 207.
Unrouted nets 1 at the end of iteration 208.
Unrouted nets 1 at the end of iteration 209.
Unrouted nets 1 at the end of iteration 210.
Unrouted nets 1 at the end of iteration 211.
Unrouted nets 1 at the end of iteration 212.
Unrouted nets 1 at the end of iteration 213.
Unrouted nets 1 at the end of iteration 214.
Unrouted nets 1 at the end of iteration 215.
Unrouted nets 1 at the end of iteration 216.
Unrouted nets 1 at the end of iteration 217.
Unrouted nets 1 at the end of iteration 218.
Unrouted nets 1 at the end of iteration 219.
Unrouted nets 1 at the end of iteration 220.
Unrouted nets 1 at the end of iteration 221.
Unrouted nets 1 at the end of iteration 222.
Unrouted nets 1 at the end of iteration 223.
Unrouted nets 1 at the end of iteration 224.
Unrouted nets 1 at the end of iteration 225.
Unrouted nets 1 at the end of iteration 226.
Unrouted nets 1 at the end of iteration 227.
Unrouted nets 1 at the end of iteration 228.
Unrouted nets 1 at the end of iteration 229.
Unrouted nets 1 at the end of iteration 230.
Unrouted nets 1 at the end of iteration 231.
Unrouted nets 1 at the end of iteration 232.
Unrouted nets 1 at the end of iteration 233.
Unrouted nets 1 at the end of iteration 234.
Unrouted nets 1 at the end of iteration 235.
Unrouted nets 1 at the end of iteration 236.
Unrouted nets 1 at the end of iteration 237.
Unrouted nets 1 at the end of iteration 238.
Unrouted nets 1 at the end of iteration 239.
Unrouted nets 1 at the end of iteration 240.
Unrouted nets 1 at the end of iteration 241.
Unrouted nets 1 at the end of iteration 242.
Unrouted nets 1 at the end of iteration 243.
Unrouted nets 1 at the end of iteration 244.
Unrouted nets 1 at the end of iteration 245.
Unrouted nets 1 at the end of iteration 246.
Unrouted nets 1 at the end of iteration 247.
Unrouted nets 1 at the end of iteration 248.
Unrouted nets 1 at the end of iteration 249.
Unrouted nets 1 at the end of iteration 250.
Unrouted nets 1 at the end of iteration 251.
Unrouted nets 1 at the end of iteration 252.
Unrouted nets 1 at the end of iteration 253.
Unrouted nets 1 at the end of iteration 254.
Unrouted nets 1 at the end of iteration 255.
Unrouted nets 1 at the end of iteration 256.
Unrouted nets 1 at the end of iteration 257.
Unrouted nets 1 at the end of iteration 258.
Unrouted nets 1 at the end of iteration 259.
Unrouted nets 1 at the end of iteration 260.
Unrouted nets 1 at the end of iteration 261.
Unrouted nets 1 at the end of iteration 262.
Unrouted nets 1 at the end of iteration 263.
Unrouted nets 1 at the end of iteration 264.
Unrouted nets 1 at the end of iteration 265.
Unrouted nets 1 at the end of iteration 266.
Unrouted nets 1 at the end of iteration 267.
Unrouted nets 1 at the end of iteration 268.
Unrouted nets 1 at the end of iteration 269.
Unrouted nets 1 at the end of iteration 270.
Unrouted nets 1 at the end of iteration 271.
Unrouted nets 1 at the end of iteration 272.
Unrouted nets 1 at the end of iteration 273.
Unrouted nets 1 at the end of iteration 274.
Unrouted nets 1 at the end of iteration 275.
Unrouted nets 1 at the end of iteration 276.
Unrouted nets 1 at the end of iteration 277.
Unrouted nets 1 at the end of iteration 278.
Unrouted nets 1 at the end of iteration 279.
Unrouted nets 1 at the end of iteration 280.
Unrouted nets 1 at the end of iteration 281.
Unrouted nets 1 at the end of iteration 282.
Unrouted nets 1 at the end of iteration 283.
Unrouted nets 1 at the end of iteration 284.
Unrouted nets 1 at the end of iteration 285.
Unrouted nets 1 at the end of iteration 286.
Unrouted nets 1 at the end of iteration 287.
Unrouted nets 1 at the end of iteration 288.
Unrouted nets 1 at the end of iteration 289.
Unrouted nets 1 at the end of iteration 290.
Unrouted nets 1 at the end of iteration 291.
Unrouted nets 1 at the end of iteration 292.
Unrouted nets 1 at the end of iteration 293.
Unrouted nets 1 at the end of iteration 294.
Unrouted nets 1 at the end of iteration 295.
Unrouted nets 1 at the end of iteration 296.
Unrouted nets 1 at the end of iteration 297.
Unrouted nets 1 at the end of iteration 298.
Unrouted nets 1 at the end of iteration 299.
Unrouted nets 1 at the end of iteration 300.
Unrouted nets 1 at the end of iteration 301.
Unrouted nets 1 at the end of iteration 302.
Unrouted nets 1 at the end of iteration 303.
Unrouted nets 1 at the end of iteration 304.
Unrouted nets 1 at the end of iteration 305.
Unrouted nets 1 at the end of iteration 306.
Unrouted nets 1 at the end of iteration 307.
Unrouted nets 1 at the end of iteration 308.
Unrouted nets 1 at the end of iteration 309.
Unrouted nets 1 at the end of iteration 310.
Unrouted nets 1 at the end of iteration 311.
Unrouted nets 1 at the end of iteration 312.
Unrouted nets 1 at the end of iteration 313.
Unrouted nets 1 at the end of iteration 314.
Unrouted nets 1 at the end of iteration 315.
Unrouted nets 1 at the end of iteration 316.
Unrouted nets 1 at the end of iteration 317.
Unrouted nets 1 at the end of iteration 318.
Unrouted nets 1 at the end of iteration 319.
Unrouted nets 1 at the end of iteration 320.
Unrouted nets 1 at the end of iteration 321.
Unrouted nets 1 at the end of iteration 322.
Unrouted nets 1 at the end of iteration 323.
Unrouted nets 1 at the end of iteration 324.
Unrouted nets 1 at the end of iteration 325.
Unrouted nets 1 at the end of iteration 326.
Unrouted nets 1 at the end of iteration 327.
Unrouted nets 1 at the end of iteration 328.
Unrouted nets 1 at the end of iteration 329.
Unrouted nets 1 at the end of iteration 330.
Unrouted nets 1 at the end of iteration 331.
Unrouted nets 1 at the end of iteration 332.
Unrouted nets 1 at the end of iteration 333.
Unrouted nets 1 at the end of iteration 334.
Unrouted nets 1 at the end of iteration 335.
Unrouted nets 1 at the end of iteration 336.
Unrouted nets 1 at the end of iteration 337.
Unrouted nets 1 at the end of iteration 338.
Unrouted nets 1 at the end of iteration 339.
Unrouted nets 1 at the end of iteration 340.
Unrouted nets 1 at the end of iteration 341.
Unrouted nets 1 at the end of iteration 342.
Unrouted nets 1 at the end of iteration 343.
Unrouted nets 1 at the end of iteration 344.
Unrouted nets 1 at the end of iteration 345.
Unrouted nets 1 at the end of iteration 346.
Unrouted nets 1 at the end of iteration 347.
Unrouted nets 1 at the end of iteration 348.
Unrouted nets 1 at the end of iteration 349.
Unrouted nets 1 at the end of iteration 350.
Unrouted nets 1 at the end of iteration 351.
Unrouted nets 1 at the end of iteration 352.
Unrouted nets 1 at the end of iteration 353.
Unrouted nets 1 at the end of iteration 354.
Unrouted nets 1 at the end of iteration 355.
Unrouted nets 1 at the end of iteration 356.
Unrouted nets 1 at the end of iteration 357.
Unrouted nets 1 at the end of iteration 358.
Unrouted nets 1 at the end of iteration 359.
Unrouted nets 1 at the end of iteration 360.
Unrouted nets 1 at the end of iteration 361.
Unrouted nets 1 at the end of iteration 362.
Unrouted nets 1 at the end of iteration 363.
Unrouted nets 1 at the end of iteration 364.
Unrouted nets 1 at the end of iteration 365.
Unrouted nets 1 at the end of iteration 366.
Unrouted nets 1 at the end of iteration 367.
Unrouted nets 1 at the end of iteration 368.
Unrouted nets 1 at the end of iteration 369.
Unrouted nets 1 at the end of iteration 370.
Unrouted nets 1 at the end of iteration 371.
Unrouted nets 1 at the end of iteration 372.
Unrouted nets 1 at the end of iteration 373.
Unrouted nets 1 at the end of iteration 374.
Unrouted nets 1 at the end of iteration 375.
Unrouted nets 1 at the end of iteration 376.
Unrouted nets 1 at the end of iteration 377.
Unrouted nets 1 at the end of iteration 378.
Unrouted nets 1 at the end of iteration 379.
Unrouted nets 1 at the end of iteration 380.
Unrouted nets 1 at the end of iteration 381.
Unrouted nets 1 at the end of iteration 382.
Unrouted nets 1 at the end of iteration 383.
Unrouted nets 1 at the end of iteration 384.
Unrouted nets 1 at the end of iteration 385.
Unrouted nets 1 at the end of iteration 386.
Unrouted nets 1 at the end of iteration 387.
Unrouted nets 1 at the end of iteration 388.
Unrouted nets 1 at the end of iteration 389.
Unrouted nets 1 at the end of iteration 390.
Unrouted nets 1 at the end of iteration 391.
Unrouted nets 1 at the end of iteration 392.
Unrouted nets 1 at the end of iteration 393.
Unrouted nets 1 at the end of iteration 394.
Unrouted nets 1 at the end of iteration 395.
Unrouted nets 1 at the end of iteration 396.
Unrouted nets 1 at the end of iteration 397.
Unrouted nets 1 at the end of iteration 398.
Unrouted nets 1 at the end of iteration 399.
Global Routing step 2 processed 184 nets, it takes 12.58 sec.
Unrouted nets 14 at the end of iteration 0.
Unrouted nets 5 at the end of iteration 1.
Unrouted nets 4 at the end of iteration 2.
Unrouted nets 4 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 3 at the end of iteration 5.
Unrouted nets 1 at the end of iteration 6.
Unrouted nets 1 at the end of iteration 7.
Unrouted nets 0 at the end of iteration 8.
Global Routing step 3 processed 39 nets, it takes 0.02 sec.
Global routing takes 12.67 sec.
Total 1595 subnets.
    forward max bucket size 34078 , backward 246.
        Unrouted nets 883 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.906250 sec.
    forward max bucket size 3523 , backward 257.
        Unrouted nets 588 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.625000 sec.
    forward max bucket size 1086 , backward 43.
        Unrouted nets 475 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.062500 sec.
    forward max bucket size 420 , backward 97.
        Unrouted nets 347 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 177 , backward 84.
        Unrouted nets 204 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.046875 sec.
    forward max bucket size 23 , backward 46.
        Unrouted nets 147 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 25 , backward 62.
        Unrouted nets 105 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 30 , backward 150.
        Unrouted nets 62 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 148.
        Unrouted nets 36 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 29.
        Unrouted nets 23 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 28.
        Unrouted nets 11 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 14.
        Unrouted nets 9 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 9.
        Unrouted nets 4 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 22.
        Unrouted nets 3 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 21.
        Unrouted nets 6 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 15.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 24.
        Unrouted nets 4 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 9.
        Unrouted nets 4 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 2 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 8.
        Unrouted nets 2 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 3 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 14.
        Unrouted nets 5 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 2 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 19.
        Unrouted nets 2 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 11.
        Unrouted nets 2 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 2 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 15.
        Unrouted nets 3 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 9.
        Unrouted nets 2 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 5.
        Unrouted nets 2 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 19.
        Unrouted nets 2 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 11.
        Unrouted nets 2 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 5.
        Unrouted nets 2 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 18.
        Unrouted nets 2 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 9.
        Unrouted nets 2 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 5.
        Unrouted nets 2 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 14.
        Unrouted nets 2 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 13.
        Unrouted nets 2 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 5.
        Unrouted nets 2 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 14.
        Unrouted nets 2 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 9.
        Unrouted nets 2 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 5.
        Unrouted nets 2 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 18.
        Unrouted nets 2 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 8.
        Unrouted nets 2 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 9.
        Unrouted nets 2 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 2 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 9.
        Unrouted nets 2 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 2 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 20.
        Unrouted nets 2 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 2 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 15.
        Unrouted nets 2 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 27.
        Unrouted nets 4 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 14.
        Unrouted nets 2 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 2 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 25.
        Unrouted nets 4 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 11.
        Unrouted nets 2 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 2 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 21.
        Unrouted nets 4 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 11.
        Unrouted nets 4 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 20.
        Unrouted nets 3 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 2 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 9.
        Unrouted nets 2 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 2 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 19.
        Unrouted nets 2 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 15.
        Unrouted nets 2 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 12.
        Unrouted nets 2 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 25.
        Unrouted nets 2 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 9.
        Unrouted nets 2 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 12.
        Unrouted nets 2 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.031250 sec.
    forward max bucket size 22 , backward 22.
        Unrouted nets 2 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 10.
        Unrouted nets 2 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 12.
        Unrouted nets 2 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 22.
        Unrouted nets 2 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 10.
        Unrouted nets 2 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 2 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 25.
        Unrouted nets 2 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 10.
        Unrouted nets 2 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 2 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 22.
        Unrouted nets 2 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 3 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 12.
        Unrouted nets 4 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 2 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 9.
        Unrouted nets 2 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 4.
        Unrouted nets 2 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 2 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 2 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 12.
        Unrouted nets 2 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 11.
        Unrouted nets 2 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 14.
        Unrouted nets 2 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 11.
        Unrouted nets 2 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 2 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 19.
        Unrouted nets 2 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 2 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 2 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 14.
        Unrouted nets 2 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 14.
        Unrouted nets 2 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 5.
        Unrouted nets 2 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 2 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 12.
        Unrouted nets 2 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 2 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 16.
        Unrouted nets 2 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 2 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 14.
        Unrouted nets 2 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 27.
        Unrouted nets 2 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 2 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 6.
        Unrouted nets 2 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 25.
        Unrouted nets 2 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 10.
        Unrouted nets 2 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 2 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 24.
        Unrouted nets 2 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 9.
        Unrouted nets 2 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 2 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 25.
        Unrouted nets 2 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 13.
        Unrouted nets 2 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 2 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 24.
        Unrouted nets 2 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 2 at the end of iteration 115.
    route iteration 115, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 116.
    route iteration 116, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 26.
        Unrouted nets 2 at the end of iteration 117.
    route iteration 117, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 14.
        Unrouted nets 2 at the end of iteration 118.
    route iteration 118, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 12.
        Unrouted nets 2 at the end of iteration 119.
    route iteration 119, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 23.
        Unrouted nets 2 at the end of iteration 120.
    route iteration 120, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 9.
        Unrouted nets 2 at the end of iteration 121.
    route iteration 121, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 2 at the end of iteration 122.
    route iteration 122, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 25.
        Unrouted nets 2 at the end of iteration 123.
    route iteration 123, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 8.
        Unrouted nets 2 at the end of iteration 124.
    route iteration 124, CPU time elapsed 0.031250 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 2 at the end of iteration 125.
    route iteration 125, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 26.
        Unrouted nets 2 at the end of iteration 126.
    route iteration 126, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 10.
        Unrouted nets 2 at the end of iteration 127.
    route iteration 127, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 12.
        Unrouted nets 2 at the end of iteration 128.
    route iteration 128, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 21.
        Unrouted nets 2 at the end of iteration 129.
    route iteration 129, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 18.
        Unrouted nets 2 at the end of iteration 130.
    route iteration 130, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 2 at the end of iteration 131.
    route iteration 131, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 12.
        Unrouted nets 2 at the end of iteration 132.
    route iteration 132, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 21.
        Unrouted nets 2 at the end of iteration 133.
    route iteration 133, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 2 at the end of iteration 134.
    route iteration 134, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 21.
        Unrouted nets 2 at the end of iteration 135.
    route iteration 135, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 136.
    route iteration 136, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 9.
        Unrouted nets 2 at the end of iteration 137.
    route iteration 137, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 21.
        Unrouted nets 2 at the end of iteration 138.
    route iteration 138, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 139.
    route iteration 139, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 9.
        Unrouted nets 2 at the end of iteration 140.
    route iteration 140, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 21.
        Unrouted nets 2 at the end of iteration 141.
    route iteration 141, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 6.
        Unrouted nets 2 at the end of iteration 142.
    route iteration 142, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 2 at the end of iteration 143.
    route iteration 143, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 22.
        Unrouted nets 2 at the end of iteration 144.
    route iteration 144, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 6.
        Unrouted nets 2 at the end of iteration 145.
    route iteration 145, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 2 at the end of iteration 146.
    route iteration 146, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 19.
        Unrouted nets 2 at the end of iteration 147.
    route iteration 147, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 15.
        Unrouted nets 2 at the end of iteration 148.
    route iteration 148, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 149.
    route iteration 149, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 11.
        Unrouted nets 2 at the end of iteration 150.
    route iteration 150, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 2 at the end of iteration 151.
    route iteration 151, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 2 at the end of iteration 152.
    route iteration 152, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 11.
        Unrouted nets 2 at the end of iteration 153.
    route iteration 153, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 16.
        Unrouted nets 2 at the end of iteration 154.
    route iteration 154, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 155.
    route iteration 155, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 2 at the end of iteration 156.
    route iteration 156, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 17.
        Unrouted nets 2 at the end of iteration 157.
    route iteration 157, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 158.
    route iteration 158, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 12.
        Unrouted nets 2 at the end of iteration 159.
    route iteration 159, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 19.
        Unrouted nets 2 at the end of iteration 160.
    route iteration 160, CPU time elapsed 0.000000 sec.
Detailed routing takes 160 iterations
    Unrouted nets 3 at the end of fading iteration 11.
    Unrouted nets 5 at the end of fading iteration 10.
    Unrouted nets 2 at the end of fading iteration 9.
    Unrouted nets 2 at the end of fading iteration 8.
    Unrouted nets 2 at the end of fading iteration 7.
    Unrouted nets 2 at the end of fading iteration 6.
    Unrouted nets 2 at the end of fading iteration 5.
    Unrouted nets 0 at the end of fading iteration 4.
Fading routing takes 8 iterations.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_6/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_7/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/config_step_2/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 3.16 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.09 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 164.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.28 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.12 sec.
Used SRB routing arc is 11418.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 18.05 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 190      | 6450          | 3                  
|   FF                     | 541      | 38700         | 2                  
|   LUT                    | 550      | 25800         | 3                  
|   LUT-FF pairs           | 308      | 25800         | 2                  
| Use of CLMS              | 84       | 4250          | 2                  
|   FF                     | 211      | 25500         | 1                  
|   LUT                    | 236      | 17000         | 2                  
|   LUT-FF pairs           | 139      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 12.5     | 134           | 10                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 118      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 20       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 20       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 6        | 30            | 20                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:18s)
Design 'voice_loop_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:32s)
Action pnr: Real time elapsed is 0h:0m:35s
Action pnr: CPU time elapsed is 0h:0m:33s
Action pnr: Process CPU time elapsed is 0h:0m:33s
Current time: Tue Jan 16 18:04:28 2024
Action pnr: Peak memory pool usage is 794 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jan 16 18:04:28 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/iGopDrm/CLKA' (gopDRM2.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Tue Jan 16 18:04:34 2024
Action report_timing: Peak memory pool usage is 725 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jan 16 18:04:34 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.171875 sec.
Generating architecture configuration.
The bitstream file is "D:/admin/desktop/voice_loop_50/generate_bitstream/voice_loop_test.sbit"
Generate programming file takes 4.359375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Tue Jan 16 18:04:42 2024
Action gen_bit_stream: Peak memory pool usage is 621 MB
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/admin/desktop/voice_loop_50/source/voice_loop.v". 


Process "Compile" started.
Current time: Tue Jan 16 18:40:49 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2c_com.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/i2c_com.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2s_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/i2s_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/i2s_loop.v(line number: 6)] Analyzing module i2s_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2s_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v(line number: 6)] Analyzing module pgr_i2s_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v(line number: 6)] Analyzing module pgr_i2s_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/voice_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/voice_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 7)] Analyzing module voice_loop_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/voice_loop.v successfully.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v successfully.
I: Module "voice_loop_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.091s wall, 0.016s user + 0.000s system = 0.016s CPU (1.4%)

Start rtl-elaborate.
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 7)] Elaborating module voice_loop_test
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 44)] Elaborating instance u_pll
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 117)] Net clkfb in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 120)] Net pfden in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 122)] Net clkout0_2pad_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 123)] Net clkout1_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 124)] Net clkout2_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 125)] Net clkout3_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 126)] Net clkout4_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 127)] Net clkout5_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 128)] Net dyn_idiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 133)] Net dyn_odiv4 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 134)] Net dyn_fdiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 139)] Net dyn_duty4 in PLL(original module PLL) does not have a driver, tie it to 0
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 99)] Elaborating instance ES7243E_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 24)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 107)] Elaborating instance ES8156_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 6)] Elaborating module ES8156_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 23)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 128)] Elaborating instance ES7243_i2s_rx
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v(line number: 6)] Elaborating module pgr_i2s_rx
I: Module instance {voice_loop_test.ES7243_i2s_rx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 142)] Elaborating instance ES8156_i2s_tx
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v(line number: 6)] Elaborating module pgr_i2s_tx
I: Module instance {voice_loop_test.ES8156_i2s_tx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 157)] Elaborating instance i2s_loop
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/i2s_loop.v(line number: 6)] Elaborating module i2s_loop
I: Module instance {voice_loop_test.i2s_loop} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
Executing : rtl-elaborate successfully. Time elapsed: 0.015s wall, 0.016s user + 0.016s system = 0.031s CPU (212.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (138.2%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.137s wall, 0.031s user + 0.094s system = 0.125s CPU (91.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (215.7%)

Start FSM inference.
I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

Executing : FSM inference successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N231_1 (bmsWIDEMUX).
I: Constant propagation done on N20[0] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.016s user + 0.016s system = 0.031s CPU (267.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Jan 16 18:40:51 2024
Action compile: Peak memory pool usage is 144 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jan 16 18:40:51 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 37)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 87)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 102)] | Port key has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 107)] | Port lin_test has been placed at location Y13, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0 successfully.
C: SDC-2025: Clock source 'n:ES8156_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:es1_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es1_dsclk
Executing : get_ports es1_dsclk successfully.
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk successfully.
C: SDC-2025: Clock source 'n:es0_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es0_dsclk
Executing : get_ports es0_dsclk successfully.
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk successfully.
C: SDC-2025: Clock source 'n:ES7243E_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number:49)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config/config_step[1] ES7243E_reg_config/config_step[0]
I: to  ES7243E_reg_config/config_step_2 ES7243E_reg_config/config_step_1 ES7243E_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number:48)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES8156_reg_config/config_step[1] ES8156_reg_config/config_step[0]
I: to  ES8156_reg_config/config_step_2 ES8156_reg_config/config_step_1 ES8156_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on ES7243E_reg_config/N254 (bmsREDOR).
I: Constant propagation done on ES8156_reg_config/N206 (bmsREDOR).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 17 that is stuck at constant 1.
I: Constant propagation done on ES8156_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.021s wall, 0.031s user + 0.000s system = 0.031s CPU (145.5%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
W: Removed bmsWIDEDFFRSE inst cnt_12M[19:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst rstn_1ms[19:0] at 19 that is stuck at constant 0.
I: Removed inst ES8156_reg_config/clock_i2c which is redundant to ES7243E_reg_config/clock_i2c (type bmsWIDEDFFRSE)
I: Removed inst ES8156_reg_config/clock_cnt[3:0] which is redundant to ES7243E_reg_config/clock_cnt[3:0] (type bmsWIDEDFFRSE)
Executing : mod-gen successfully. Time elapsed: 0.045s wall, 0.062s user + 0.000s system = 0.062s CPU (138.1%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.095s wall, 0.078s user + 0.016s system = 0.094s CPU (99.1%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.013s wall, 0.031s user + 0.000s system = 0.031s CPU (239.7%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.107s wall, 0.125s user + 0.016s system = 0.141s CPU (131.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (92.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

W: Unable to honor max fanout constraint for gtp_inv driven net N14_1
W: Unable to honor max fanout constraint for gtp_inv driven net N14_1

Cell Usage:
GTP_DFF                       2 uses
GTP_DFF_C                    27 uses
GTP_DFF_CE                   64 uses
GTP_DFF_E                    15 uses
GTP_DFF_R                    47 uses
GTP_DFF_RE                   15 uses
GTP_DFF_S                    10 uses
GTP_DFF_SE                   16 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      7 uses
GTP_LUT2                     19 uses
GTP_LUT3                     42 uses
GTP_LUT4                     22 uses
GTP_LUT5                     64 uses
GTP_LUT5CARRY                51 uses
GTP_LUT5M                     9 uses
GTP_MUX2LUT6                  4 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  14 uses

I/O ports: 20
GTP_INBUF                  10 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 228 of 42800 (0.53%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 228
Total Registers: 196 of 64200 (0.31%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 134 (0.37%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 20 of 296 (6.76%)


Overview of Control Sets:

Number of unique control sets : 19

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 4        | 3                 1
  [4, 6)      | 2        | 2                 0
  [6, 8)      | 3        | 3                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 7        | 2                 5
--------------------------------------------------------------
  The maximum fanout: 37
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 2
  NO              NO                YES                27
  NO              YES               NO                 57
  YES             NO                NO                 15
  YES             NO                YES                64
  YES             YES               NO                 31
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'voice_loop_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND10'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND11'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND17'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND18'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND19'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND20'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND24'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND25'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
Saving design to voice_loop_test_syn.vm
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/CLKA' (GTP_DRM9K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Jan 16 18:40:54 2024
Action synthesize: Peak memory pool usage is 271 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jan 16 18:40:55 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N263_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N315_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.11 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 752      | 64200         | 2                  
| LUT                   | 784      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 12.5     | 134           | 10                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 20       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 5        | 30            | 17                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:13s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Jan 16 18:41:07 2024
Action dev_map: Peak memory pool usage is 248 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jan 16 18:41:07 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
Wirelength after clock region global placement is 5522.
1st GP placement takes 2.52 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_111.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_112.
Clock placement takes 0.39 sec.

Pre global placement takes 4.36 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdin_ibuf/opit_1 on IOL_47_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 18034.
	5 iterations finished.
	Final slack 19632.
Super clustering done.
Design Utilization : 2%.
2nd GP placement takes 2.28 sec.

Wirelength after global placement is 5611.
Global placement takes 2.30 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 7718.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 18034.
	5 iterations finished.
	Final slack 19632.
Super clustering done.
Design Utilization : 2%.
3rd GP placement takes 2.11 sec.

Wirelength after post global placement is 6788.
Post global placement takes 2.11 sec.

Phase 4 Legalization started.
The average distance in LP is 1.472973.
Wirelength after legalization is 8044.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 21089.
Replication placement takes 0.09 sec.

Wirelength after replication placement is 8044.
Phase 5.2 DP placement started.
Legalized cost 21089.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.03 sec.

Wirelength after detailed placement is 8044.
Timing-driven detailed placement takes 0.12 sec.

Worst slack is 21089, TNS after placement is 0.
Placement done.
Total placement takes 9.28 sec.
Finished placement. (CPU time elapsed 0h:00m:09s)

Routing started.
Building routing graph takes 1.14 sec.
Worst slack is 21089, TNS before global route is 0.
Processing design graph takes 0.23 sec.
Total memory for routing:
	116.075766 M.
Total nets for routing : 1409.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 96 nets, it takes 0.00 sec.
Unrouted nets 127 at the end of iteration 0.
Unrouted nets 87 at the end of iteration 1.
Unrouted nets 60 at the end of iteration 2.
Unrouted nets 49 at the end of iteration 3.
Unrouted nets 37 at the end of iteration 4.
Unrouted nets 25 at the end of iteration 5.
Unrouted nets 20 at the end of iteration 6.
Unrouted nets 24 at the end of iteration 7.
Unrouted nets 17 at the end of iteration 8.
Unrouted nets 16 at the end of iteration 9.
Unrouted nets 15 at the end of iteration 10.
Unrouted nets 19 at the end of iteration 11.
Unrouted nets 13 at the end of iteration 12.
Unrouted nets 11 at the end of iteration 13.
Unrouted nets 12 at the end of iteration 14.
Unrouted nets 10 at the end of iteration 15.
Unrouted nets 13 at the end of iteration 16.
Unrouted nets 13 at the end of iteration 17.
Unrouted nets 10 at the end of iteration 18.
Unrouted nets 7 at the end of iteration 19.
Unrouted nets 6 at the end of iteration 20.
Unrouted nets 8 at the end of iteration 21.
Unrouted nets 7 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 5 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 3 at the end of iteration 32.
Unrouted nets 3 at the end of iteration 33.
Unrouted nets 4 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 0 at the end of iteration 45.
Global Routing step 2 processed 186 nets, it takes 2.06 sec.
Unrouted nets 26 at the end of iteration 0.
Unrouted nets 17 at the end of iteration 1.
Unrouted nets 9 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 0 at the end of iteration 4.
Global Routing step 3 processed 52 nets, it takes 0.08 sec.
Global routing takes 2.16 sec.
Total 1650 subnets.
    forward max bucket size 34313 , backward 208.
        Unrouted nets 908 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.593750 sec.
    forward max bucket size 920 , backward 59.
        Unrouted nets 612 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 642 , backward 92.
        Unrouted nets 491 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 1055 , backward 83.
        Unrouted nets 339 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 288 , backward 73.
        Unrouted nets 237 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 43 , backward 59.
        Unrouted nets 163 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 83.
        Unrouted nets 122 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 47.
        Unrouted nets 56 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 43.
        Unrouted nets 48 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 46.
        Unrouted nets 29 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 47.
        Unrouted nets 12 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 6 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 23.
        Unrouted nets 3 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 11 , backward 19.
        Unrouted nets 3 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 9.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 4 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 15.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
Detailed routing takes 16 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_6/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_7/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/config_step_2/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.81 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.09 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 42.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.23 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.11 sec.
Used SRB routing arc is 11509.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 6.03 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 196      | 6450          | 4                  
|   FF                     | 507      | 38700         | 2                  
|   LUT                    | 543      | 25800         | 3                  
|   LUT-FF pairs           | 310      | 25800         | 2                  
| Use of CLMS              | 88       | 4250          | 3                  
|   FF                     | 245      | 25500         | 1                  
|   LUT                    | 245      | 17000         | 2                  
|   LUT-FF pairs           | 137      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 12.5     | 134           | 10                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 119      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 20       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 20       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 6        | 30            | 20                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'voice_loop_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:20s)
Action pnr: Real time elapsed is 0h:0m:23s
Action pnr: CPU time elapsed is 0h:0m:21s
Action pnr: Process CPU time elapsed is 0h:0m:21s
Current time: Tue Jan 16 18:41:29 2024
Action pnr: Peak memory pool usage is 794 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jan 16 18:41:29 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/iGopDrm/CLKA' (gopDRM2.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Tue Jan 16 18:41:35 2024
Action report_timing: Peak memory pool usage is 724 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jan 16 18:41:35 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.187500 sec.
Generating architecture configuration.
The bitstream file is "D:/admin/desktop/voice_loop_50/generate_bitstream/voice_loop_test.sbit"
Generate programming file takes 4.812500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Tue Jan 16 18:41:44 2024
Action gen_bit_stream: Peak memory pool usage is 621 MB
Process "Generate Bitstream" done.
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v". 
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v". 
Parse module hierarchy of project 'D:/admin/desktop/voice_loop_50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/admin/desktop/voice_loop_50/source/i2s_loop.v". 
Customize IP 'D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.idf' ...
IP Compiler exited.


Process "Compile" started.
Current time: Tue Jan 16 18:43:34 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2c_com.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/i2c_com.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2s_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/i2s_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/i2s_loop.v(line number: 5)] Analyzing module i2s_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/i2s_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v(line number: 5)] Analyzing module pgr_i2s_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v(line number: 5)] Analyzing module pgr_i2s_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/voice_loop.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/source/voice_loop.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 7)] Analyzing module voice_loop_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/source/voice_loop.v successfully.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v
I: Verilog-0002: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/admin/desktop/voice_loop_50} D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v successfully.
I: Module "voice_loop_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.136s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 7)] Elaborating module voice_loop_test
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 44)] Elaborating instance u_pll
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 117)] Net clkfb in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 120)] Net pfden in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 122)] Net clkout0_2pad_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 123)] Net clkout1_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 124)] Net clkout2_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 125)] Net clkout3_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 126)] Net clkout4_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 127)] Net clkout5_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 128)] Net dyn_idiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 133)] Net dyn_odiv4 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 134)] Net dyn_fdiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/admin/desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 139)] Net dyn_duty4 in PLL(original module PLL) does not have a driver, tie it to 0
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 99)] Elaborating instance ES7243E_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 24)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 107)] Elaborating instance ES8156_reg_config
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 6)] Elaborating module ES8156_reg_config
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 23)] Elaborating instance u_i2c_com
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 128)] Elaborating instance ES7243_i2s_rx
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_rx.v(line number: 5)] Elaborating module pgr_i2s_rx
I: Module instance {voice_loop_test.ES7243_i2s_rx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 142)] Elaborating instance ES8156_i2s_tx
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/pgr_i2s_tx.v(line number: 5)] Elaborating module pgr_i2s_tx
I: Module instance {voice_loop_test.ES8156_i2s_tx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [D:/admin/desktop/voice_loop_50/source/voice_loop.v(line number: 157)] Elaborating instance i2s_loop
I: Verilog-0003: [D:/admin/desktop/voice_loop_50/source/i2s_loop.v(line number: 5)] Elaborating module i2s_loop
I: Module instance {voice_loop_test.i2s_loop} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
Executing : rtl-elaborate successfully. Time elapsed: 0.015s wall, 0.000s user + 0.016s system = 0.016s CPU (105.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (139.3%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.122s wall, 0.062s user + 0.047s system = 0.109s CPU (89.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

Executing : FSM inference successfully. Time elapsed: 0.014s wall, 0.031s user + 0.000s system = 0.031s CPU (226.7%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N231_1 (bmsWIDEMUX).
I: Constant propagation done on N20[0] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (134.6%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Tue Jan 16 18:43:36 2024
Action compile: Peak memory pool usage is 144 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Tue Jan 16 18:43:36 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 37)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 87)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 102)] | Port key has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/voice.fdc(line number: 107)] | Port lin_test has been placed at location Y13, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group voice_loop_test|sys_clk successfully.
C: SDC-2025: Clock source 'n:u_pll/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll/u_pll_e3:CLKOUT0
Executing : get_pins u_pll/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name PLL|u_pll/u_pll_e3/CLKOUT0 [get_pins u_pll/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group PLL|u_pll/u_pll_e3/CLKOUT0 successfully.
C: SDC-2025: Clock source 'n:ES8156_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:es1_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es1_dsclk
Executing : get_ports es1_dsclk successfully.
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es1_dsclk [get_ports es1_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group voice_loop_test|es1_dsclk successfully.
C: SDC-2025: Clock source 'n:es0_dsclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports es0_dsclk
Executing : get_ports es0_dsclk successfully.
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name voice_loop_test|es0_dsclk [get_ports es0_dsclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk
Executing : set_clock_groups -name Inferred_clock_group_3 -asynchronous -group voice_loop_test|es0_dsclk successfully.
C: SDC-2025: Clock source 'n:ES7243E_reg_config/clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES7243E_reg_config.v(line number:49)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES7243E_reg_config/config_step[1] ES7243E_reg_config/config_step[0]
I: to  ES7243E_reg_config/config_step_2 ES7243E_reg_config/config_step_1 ES7243E_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'config_step_fsm[1:0]' is: onehot.
I: [D:/admin/desktop/voice_loop_50/source/ES8156_reg_config.v(line number:48)] The user initial state for regs on FSM config_step_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'config_step_fsm[1:0]':
I: from  ES8156_reg_config/config_step[1] ES8156_reg_config/config_step[0]
I: to  ES8156_reg_config/config_step_2 ES8156_reg_config/config_step_1 ES8156_reg_config/config_step_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on ES7243E_reg_config/N254 (bmsREDOR).
I: Constant propagation done on ES8156_reg_config/N206 (bmsREDOR).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 21 that is stuck at constant 1.
I: Constant propagation done on ES7243E_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst i2c_data[23:0] at 17 that is stuck at constant 1.
I: Constant propagation done on ES8156_reg_config/i2c_data[23:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.023s wall, 0.016s user + 0.000s system = 0.016s CPU (69.0%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
W: Removed bmsWIDEDFFRSE inst cnt_12M[19:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst rstn_1ms[19:0] at 19 that is stuck at constant 0.
I: Removed inst ES8156_reg_config/clock_i2c which is redundant to ES7243E_reg_config/clock_i2c (type bmsWIDEDFFRSE)
I: Removed inst ES8156_reg_config/clock_cnt[3:0] which is redundant to ES7243E_reg_config/clock_cnt[3:0] (type bmsWIDEDFFRSE)
Executing : mod-gen successfully. Time elapsed: 0.047s wall, 0.062s user + 0.000s system = 0.062s CPU (132.4%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.101s wall, 0.078s user + 0.016s system = 0.094s CPU (92.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/N189_doreg[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'rstn_1ms[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.013s wall, 0.031s user + 0.000s system = 0.031s CPU (231.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.114s wall, 0.109s user + 0.000s system = 0.109s CPU (95.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (87.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.008s wall, 0.047s user + 0.000s system = 0.047s CPU (584.7%)

W: Unable to honor max fanout constraint for gtp_inv driven net N14_1
W: Unable to honor max fanout constraint for gtp_inv driven net N14_1

Cell Usage:
GTP_DFF                       2 uses
GTP_DFF_C                    27 uses
GTP_DFF_CE                   64 uses
GTP_DFF_E                    15 uses
GTP_DFF_R                    47 uses
GTP_DFF_RE                   15 uses
GTP_DFF_S                    10 uses
GTP_DFF_SE                   16 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      7 uses
GTP_LUT2                     19 uses
GTP_LUT3                     42 uses
GTP_LUT4                     22 uses
GTP_LUT5                     64 uses
GTP_LUT5CARRY                51 uses
GTP_LUT5M                     9 uses
GTP_MUX2LUT6                  4 uses
GTP_PLL_E3                    1 use
GTP_ROM32X1                  14 uses

I/O ports: 20
GTP_INBUF                  10 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 228 of 42800 (0.53%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 228
Total Registers: 196 of 64200 (0.31%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 134 (0.37%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 20 of 296 (6.76%)


Overview of Control Sets:

Number of unique control sets : 19

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 4        | 3                 1
  [4, 6)      | 2        | 2                 0
  [6, 8)      | 3        | 3                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 7        | 2                 5
--------------------------------------------------------------
  The maximum fanout: 37
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 2
  NO              NO                YES                27
  NO              YES               NO                 57
  YES             NO                NO                 15
  YES             NO                YES                64
  YES             YES               NO                 31
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'voice_loop_test' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND9'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND10'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND11'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND12'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND13'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND14'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND15'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND16'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND17'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND18'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND19'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND20'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND21'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND24'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND25'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND22[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND23[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[13]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[12]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[11]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[10]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND8'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND7'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND6'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND5'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[14]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[15]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[16]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[17]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[18]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[19]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[20]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[21]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[22]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3[23]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4[2]'.
Saving design to voice_loop_test_syn.vm
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/CLKA' (GTP_DRM9K.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/CLK' (GTP_DFF_E.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/CLK' (GTP_DFF_RE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/CLK' (GTP_DFF.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[1]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[3]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[5]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/CLK' (GTP_DFF_SE.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/CLK' (GTP_DFF_S.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/CLK' (GTP_DFF_R.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Jan 16 18:43:39 2024
Action synthesize: Peak memory pool usage is 270 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Tue Jan 16 18:43:40 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clock_i2c' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'voice_loop_test'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
W: Public-4008: Instance 'ce' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[0]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[1]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[2]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[3]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[4]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[5]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[6]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[7]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[8]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[9]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[10]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[11]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[12]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[13]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[14]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[15]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'cnt_12M[16]' of 'GTP_DFF_R' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES7243E_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack1' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack2' of 'GTP_DFF_S' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ES8156_reg_config/u_i2c_com/ack3' of 'GTP_DFF_S' unit is dangling and will be cleaned.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_es1_mclk in design, driver pin CLKOUT0(instance u_pll/u_pll_e3) -> load pin CLK(instance ES7243E_reg_config/clock_cnt[0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
I: The instance clkbufg_5(GTP_CLKBUFG) has been inserted on the net nt_es0_dsclk in design, driver pin O(instance es0_dsclk_ibuf) -> load pin CLK(instance ES7243_i2s_rx/cnt[0]).
I: The instance clkbufg_6(GTP_CLKBUFG) has been inserted on the net u_CORES/capt_o in design, driver pin CAPDR(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]).
I: The instance clkbufg_7(GTP_CLKBUFG) has been inserted on the net nt_es1_dsclk in design, driver pin O(instance es1_dsclk_ibuf) -> load pin I(instance ES8156_i2s_tx/N13).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N32_0_1/gateop, insts:18.
I: Infer CARRY group, base inst: ES7243E_reg_config/N34_1_1/gateop, insts:5.
I: Infer CARRY group, base inst: ES7243E_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: ES8156_reg_config/u_i2c_com/N36_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N263_1_0/gateop, insts:13.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N282_1.fsub_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N315_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N324_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:12.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N164_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.14 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 752      | 64200         | 2                  
| LUT                   | 784      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 12.5     | 134           | 10                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 20       | 296           | 7                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 5        | 30            | 17                 
| HSST                  | 0        | 1             | 0                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'voice_loop_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:13s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Jan 16 18:43:52 2024
Action dev_map: Peak memory pool usage is 248 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Tue Jan 16 18:43:52 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {adc_dac_int} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 8)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lin_led} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {lout_led} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 16)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 19)] | Port key has been placed at location K18, whose type is share pin.
Executing : def_port {key} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/admin/desktop/voice_loop_50/device_map/voice_loop_test.pcf(line number: 20)] | Port lin_test has been placed at location Y13, whose type is share pin.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
Wirelength after clock region global placement is 5522.
1st GP placement takes 3.08 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_111.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_112.
Clock placement takes 0.75 sec.

Pre global placement takes 5.20 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst adc_dac_int_obuf/opit_1 on IOL_35_374.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdin_ibuf/opit_1 on IOL_47_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst lin_led_obuf/opit_1 on IOL_19_374.
Placed fixed group with base inst lin_test_ibuf/opit_1 on IOL_167_6.
Placed fixed group with base inst lout_led_obuf/opit_1 on IOL_19_373.
Placed fixed group with base inst lout_test_ibuf/opit_1 on IOL_47_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 18034.
	5 iterations finished.
	Final slack 19632.
Super clustering done.
Design Utilization : 2%.
2nd GP placement takes 9.70 sec.

Wirelength after global placement is 5611.
Global placement takes 9.73 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 7718.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 18034.
	5 iterations finished.
	Final slack 19632.
Super clustering done.
Design Utilization : 2%.
3rd GP placement takes 9.73 sec.

Wirelength after post global placement is 6788.
Post global placement takes 9.75 sec.

Phase 4 Legalization started.
The average distance in LP is 1.472973.
Wirelength after legalization is 8044.
Legalization takes 0.11 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 21089.
Replication placement takes 0.16 sec.

Wirelength after replication placement is 8044.
Phase 5.2 DP placement started.
Legalized cost 21089.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.06 sec.

Wirelength after detailed placement is 8044.
Timing-driven detailed placement takes 0.22 sec.

Worst slack is 21089, TNS after placement is 0.
Placement done.
Total placement takes 25.48 sec.
Finished placement. (CPU time elapsed 0h:00m:25s)

Routing started.
Building routing graph takes 2.20 sec.
Worst slack is 21089, TNS before global route is 0.
Processing design graph takes 0.69 sec.
Total memory for routing:
	116.075766 M.
Total nets for routing : 1409.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 96 nets, it takes 0.03 sec.
Unrouted nets 127 at the end of iteration 0.
Unrouted nets 87 at the end of iteration 1.
Unrouted nets 60 at the end of iteration 2.
Unrouted nets 49 at the end of iteration 3.
Unrouted nets 37 at the end of iteration 4.
Unrouted nets 25 at the end of iteration 5.
Unrouted nets 20 at the end of iteration 6.
Unrouted nets 24 at the end of iteration 7.
Unrouted nets 17 at the end of iteration 8.
Unrouted nets 16 at the end of iteration 9.
Unrouted nets 15 at the end of iteration 10.
Unrouted nets 19 at the end of iteration 11.
Unrouted nets 13 at the end of iteration 12.
Unrouted nets 11 at the end of iteration 13.
Unrouted nets 12 at the end of iteration 14.
Unrouted nets 10 at the end of iteration 15.
Unrouted nets 13 at the end of iteration 16.
Unrouted nets 13 at the end of iteration 17.
Unrouted nets 10 at the end of iteration 18.
Unrouted nets 7 at the end of iteration 19.
Unrouted nets 6 at the end of iteration 20.
Unrouted nets 8 at the end of iteration 21.
Unrouted nets 7 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 5 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 3 at the end of iteration 32.
Unrouted nets 3 at the end of iteration 33.
Unrouted nets 4 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 0 at the end of iteration 45.
Global Routing step 2 processed 186 nets, it takes 3.47 sec.
Unrouted nets 26 at the end of iteration 0.
Unrouted nets 17 at the end of iteration 1.
Unrouted nets 9 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 0 at the end of iteration 4.
Global Routing step 3 processed 52 nets, it takes 0.11 sec.
Global routing takes 3.66 sec.
Total 1650 subnets.
    forward max bucket size 34313 , backward 208.
        Unrouted nets 908 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.437500 sec.
    forward max bucket size 920 , backward 59.
        Unrouted nets 612 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.156250 sec.
    forward max bucket size 642 , backward 92.
        Unrouted nets 491 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.093750 sec.
    forward max bucket size 1055 , backward 83.
        Unrouted nets 339 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046875 sec.
    forward max bucket size 288 , backward 73.
        Unrouted nets 237 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 43 , backward 59.
        Unrouted nets 163 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 83.
        Unrouted nets 122 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 47.
        Unrouted nets 56 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 43.
        Unrouted nets 48 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 46.
        Unrouted nets 29 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 47.
        Unrouted nets 12 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 6 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 23.
        Unrouted nets 3 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 19.
        Unrouted nets 3 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 9.
        Unrouted nets 4 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 4 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 15.
        Unrouted nets 0 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
Detailed routing takes 16 iterations
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_6/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_7/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/config_step_2/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 3.91 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.11 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 42.
Incremental timing analysis takes 0.09 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.44 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.19 sec.
Used SRB routing arc is 11509.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 11.86 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 196      | 6450          | 4                  
|   FF                     | 507      | 38700         | 2                  
|   LUT                    | 543      | 25800         | 3                  
|   LUT-FF pairs           | 310      | 25800         | 2                  
| Use of CLMS              | 88       | 4250          | 3                  
|   FF                     | 245      | 25500         | 1                  
|   LUT                    | 245      | 17000         | 2                  
|   LUT-FF pairs           | 137      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 12.5     | 134           | 10                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 119      | 6672          | 2                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 20       | 296           | 7                  
|   IOBD                   | 10       | 64            | 16                 
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 20       | 400           | 5                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 6        | 30            | 20                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:11s)
Design 'voice_loop_test' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:42s)
Action pnr: Real time elapsed is 0h:0m:46s
Action pnr: CPU time elapsed is 0h:0m:43s
Action pnr: Process CPU time elapsed is 0h:0m:43s
Current time: Tue Jan 16 18:44:37 2024
Action pnr: Peak memory pool usage is 798 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Tue Jan 16 18:44:37 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock voice_loop_test|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/N237/iGopDrm/CLKA' (gopDRM2.CLKA) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/reg_index[5]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES7243E_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[4]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[12]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/N189_doreg[13]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_conf_done_reg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/reg_index[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/clock_i2c_test/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/cyc_count[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ES8156_reg_config/u_i2c_com/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_dac_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lin_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'lout_led' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Tue Jan 16 18:44:43 2024
Action report_timing: Peak memory pool usage is 725 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Tue Jan 16 18:44:43 2024
Compiling architecture definition.
Analyzing project file 'D:/admin/desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.281250 sec.
Generating architecture configuration.
The bitstream file is "D:/admin/desktop/voice_loop_50/generate_bitstream/voice_loop_test.sbit"
Generate programming file takes 4.437500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Tue Jan 16 18:44:52 2024
Action gen_bit_stream: Peak memory pool usage is 621 MB
Process "Generate Bitstream" done.
