Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2/Vivado/2014.4/bin/unwrapped/win32.o/xelab.exe -wto 85cf275e8c944bd8b9bf8c8bd6896f6f --debug typical --relax -L xil_defaultlib -L secureip --snapshot main_behav xil_defaultlib.main -log elaborate.log 
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.procmem_definitions
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.phaseGenerator [phasegenerator_default]
Compiling architecture behave of entity xil_defaultlib.pc [pc_default]
Compiling architecture behave of entity xil_defaultlib.instreg [instreg_default]
Compiling architecture behave of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behave of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.controlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot main_behav
