{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527141831116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527141831128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 01:03:50 2018 " "Processing started: Thu May 24 01:03:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527141831128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527141831128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synth -c synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off synth -c synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527141831128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527141832737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527141832738 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"constant\";  expecting \"end\", or \"(\", or an identifier (\"constant\" is a reserved keyword), or a concurrent statement square_osc.vhd(19) " "VHDL syntax error at square_osc.vhd(19) near text \"constant\";  expecting \"end\", or \"(\", or an identifier (\"constant\" is a reserved keyword), or a concurrent statement" {  } { { "square_osc.vhd" "" { Text "C:/Users/DannZ/Documents/FPGASynthesizer/synth/square_osc.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527141866116 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":=\";  expecting \";\", or \"port\", or \"generic\" square_osc.vhd(19) " "VHDL syntax error at square_osc.vhd(19) near text \":=\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "square_osc.vhd" "" { Text "C:/Users/DannZ/Documents/FPGASynthesizer/synth/square_osc.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527141866117 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" square_osc.vhd(19) " "VHDL syntax error at square_osc.vhd(19) near text \";\";  expecting \"<=\"" {  } { { "square_osc.vhd" "" { Text "C:/Users/DannZ/Documents/FPGASynthesizer/synth/square_osc.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527141866117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_osc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file square_osc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527141866119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synth_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file synth_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 synth_top " "Found entity 1: synth_top" {  } { { "synth_top.bdf" "" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527141866128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527141866128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "note_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file note_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 note_mux-rtl " "Found design unit 1: note_mux-rtl" {  } { { "note_mux.vhd" "" { Text "C:/Users/DannZ/Documents/FPGASynthesizer/synth/note_mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527141866139 ""} { "Info" "ISGN_ENTITY_NAME" "1 note_mux " "Found entity 1: note_mux" {  } { { "note_mux.vhd" "" { Text "C:/Users/DannZ/Documents/FPGASynthesizer/synth/note_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527141866139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527141866139 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "716 " "Peak virtual memory: 716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527141866490 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 24 01:04:26 2018 " "Processing ended: Thu May 24 01:04:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527141866490 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527141866490 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527141866490 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527141866490 ""}
