$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 32 & a [31:0] $end
  $var wire 32 ' b [31:0] $end
  $var wire 2 ( op [1:0] $end
  $var wire 32 ) res [31:0] $end
  $scope module mul $end
   $var wire 32 & a [31:0] $end
   $var wire 32 ' b [31:0] $end
   $var wire 2 ( op [1:0] $end
   $var wire 32 ) res [31:0] $end
   $var wire 33 * a1 [32:0] $end
   $var wire 33 , b1 [32:0] $end
   $var wire 66 # result [65:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


