{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 16:21:11 2004 " "Info: Processing started: Fri Jul 16 16:21:11 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off traf_vis -c traf_vis " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off traf_vis -c traf_vis" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic-a " "Info: Found design unit 1: traffic-a" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "traffic-a" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Info: Found entity 1: traffic" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "traffic" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-divider " "Info: Found design unit 1: clkdiv-divider" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/clkdiv.vhd" "clkdiv-divider" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/clkdiv.vhd" 15 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/clkdiv.vhd" "clkdiv" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/clkdiv.vhd" 9 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_mod5.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file ct_mod5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ct_mod5-a " "Info: Found design unit 1: ct_mod5-a" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/ct_mod5.vhd" "ct_mod5-a" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/ct_mod5.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ct_mod5 " "Info: Found entity 1: ct_mod5" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/ct_mod5.vhd" "ct_mod5" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/ct_mod5.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traf_vis.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file traf_vis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traf_vis-a " "Info: Found design unit 1: traf_vis-a" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "traf_vis-a" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 17 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 traf_vis " "Info: Found entity 1: traf_vis" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "traf_vis" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 9 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count clkdiv.vhd(24) " "Warning: VHDL Process Statement warning at clkdiv.vhd(24): signal count is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/clkdiv.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/clkdiv.vhd" 24 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset traffic.vhd(27) " "Warning: VHDL Process Statement warning at traffic.vhd(27): signal reset is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "traffic.vhd(50) " "Info: VHDL Case Statement information at traffic.vhd(50): OTHERS choice is never selected" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 50 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(54) " "Warning: VHDL Process Statement warning at traffic.vhd(54): signal lights is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 54 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(55) " "Warning: VHDL Process Statement warning at traffic.vhd(55): signal lights is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 55 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(56) " "Warning: VHDL Process Statement warning at traffic.vhd(56): signal lights is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 56 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(57) " "Warning: VHDL Process Statement warning at traffic.vhd(57): signal lights is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 57 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(58) " "Warning: VHDL Process Statement warning at traffic.vhd(58): signal lights is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 58 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights traffic.vhd(59) " "Warning: VHDL Process Statement warning at traffic.vhd(59): signal lights is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 59 0 0 } }  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "clkdiv:clock_divider\|count\[0\]~0 25 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=25) from the following logic: clkdiv:clock_divider\|count\[0\]~0" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/clkdiv.vhd" "" "count\[0\]~0" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/clkdiv.vhd" 20 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../quartusv40/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file ../../../../quartusv40/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "lpm_counter" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 221 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|traf_vis\|traffic:traffic_controller\|sequence 4 0 " "Info: State machine \|traf_vis\|traffic:traffic_controller\|sequence contains 4 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|traf_vis\|traffic:traffic_controller\|sequence " "Info: Selected Auto state machine encoding method for state machine \|traf_vis\|traffic:traffic_controller\|sequence" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|traf_vis\|traffic:traffic_controller\|sequence " "Info: Encoding result for state machine \|traf_vis\|traffic:traffic_controller\|sequence" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "2 " "Info: Completed encoding using 2 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic:traffic_controller\|sequence~21 " "Info: Encoded state bit traffic:traffic_controller\|sequence~21" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic:traffic_controller\|sequence~20 " "Info: Encoded state bit traffic:traffic_controller\|sequence~20" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traf_vis\|traffic:traffic_controller\|sequence.s0 00 " "Info: State \|traf_vis\|traffic:traffic_controller\|sequence.s0 uses code string 00" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 17 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traf_vis\|traffic:traffic_controller\|sequence.s1 01 " "Info: State \|traf_vis\|traffic:traffic_controller\|sequence.s1 uses code string 01" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 17 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traf_vis\|traffic:traffic_controller\|sequence.s2 10 " "Info: State \|traf_vis\|traffic:traffic_controller\|sequence.s2 uses code string 10" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 17 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traf_vis\|traffic:traffic_controller\|sequence.s3 11 " "Info: State \|traf_vis\|traffic:traffic_controller\|sequence.s3 uses code string 11" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 17 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "traffic:traffic_controller\|lights\[2\] traffic:traffic_controller\|lights\[5\] " "Info: Duplicate register traffic:traffic_controller\|lights\[2\] merged to single register traffic:traffic_controller\|lights\[5\], power-up level changed" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[1\] VCC " "Warning: Pin unused\[1\] stuck at VCC" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 14 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[2\] VCC " "Warning: Pin unused\[2\] stuck at VCC" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 14 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[3\] VCC " "Warning: Pin unused\[3\] stuck at VCC" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 14 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[4\] VCC " "Warning: Pin unused\[4\] stuck at VCC" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 14 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[5\] VCC " "Warning: Pin unused\[5\] stuck at VCC" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 14 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[6\] VCC " "Warning: Pin unused\[6\] stuck at VCC" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 14 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[7\] VCC " "Warning: Pin unused\[7\] stuck at VCC" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 14 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[8\] VCC " "Warning: Pin unused\[8\] stuck at VCC" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 14 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[9\] VCC " "Warning: Pin unused\[9\] stuck at VCC" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 14 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Info: Promoted clock signal driven by pin clk to global clock signal" {  } {  } 0} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "reset " "Info: Promoted clear signal driven by pin reset to global clear signal" {  } {  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "63 " "Info: Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_MCELLS" "45 " "Info: Implemented 45 macrocells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 16:21:19 2004 " "Info: Processing ended: Fri Jul 16 16:21:19 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 16:21:22 2004 " "Info: Processing started: Fri Jul 16 16:21:22 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off traf_vis -c traf_vis " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off traf_vis -c traf_vis" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "traf_vis EPM7128SLC84-7 " "Info: Selected device EPM7128SLC84-7 for design traf_vis" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 16:21:23 2004 " "Info: Processing ended: Fri Jul 16 16:21:23 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 16:21:26 2004 " "Info: Processing started: Fri Jul 16 16:21:26 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --import_settings_files=off --export_settings_files=off traf_vis -c traf_vis " "Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off traf_vis -c traf_vis" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 16:21:27 2004 " "Info: Processing ended: Fri Jul 16 16:21:27 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 16:21:29 2004 " "Info: Processing started: Fri Jul 16 16:21:29 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off traf_vis -c traf_vis " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off traf_vis -c traf_vis" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WTDB_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "clk " "Info: Assuming node clk is an undefined clock" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 11 -1 0 } } { "c:/quartusv40/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartusv40/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Warning" "WTDB_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITDB_RIPPLE_CLK" "clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] " "Info: Detected ripple clock clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] as buffer" {  } { { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } } { "c:/quartusv40/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartusv40/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\]" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[9\] register clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[19\] 125.0 MHz 8.0 ns Internal " "Info: Clock clk has Internal fmax of 125.0 MHz between source register clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[9\] and destination register clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[19\] (period= 8.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns + Longest register register " "Info: + Longest register to register delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[9\] 1 REG LC18 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC18; Fanout = 16; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[9\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.000 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[19\] 2 REG LC12 6 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.000 ns; Loc. = LC12; Fanout = 6; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[19\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "4.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns 75.00 % " "Info: Total cell delay = 3.000 ns ( 75.00 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 25.00 % " "Info: Total interconnect delay = 1.000 ns ( 25.00 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "4.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock clk to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 25 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 25; CLK Node = 'clk'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[19\] 2 REG LC12 6 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC12; Fanout = 6; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[19\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "0.000 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest register " "Info: - Longest clock path from clock clk to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 25 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 25; CLK Node = 'clk'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[9\] 2 REG LC18 16 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC18; Fanout = 16; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[9\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "0.000 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] } "NODE_NAME" } } }  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "4.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[19] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[9] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ewr traffic:traffic_controller\|lights\[5\] 14.500 ns register " "Info: tco from clock clk to destination pin ewr through register traffic:traffic_controller\|lights\[5\] is 14.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.500 ns + Longest register " "Info: + Longest clock path from clock clk to source register is 6.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 25 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 25; CLK Node = 'clk'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 2.500 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] 2 REG LC6 12 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC6; Fanout = 12; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.000 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 6.500 ns traffic:traffic_controller\|lights\[5\] 3 REG LC65 2 " "Info: 3: + IC(1.000 ns) + CELL(3.000 ns) = 6.500 ns; Loc. = LC65; Fanout = 2; REG Node = 'traffic:traffic_controller\|lights\[5\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "4.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] traffic:traffic_controller|lights[5] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns 84.62 % " "Info: Total cell delay = 5.500 ns ( 84.62 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 15.38 % " "Info: Total interconnect delay = 1.000 ns ( 15.38 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "6.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] traffic:traffic_controller|lights[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns + Longest register pin " "Info: + Longest register to pin delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:traffic_controller\|lights\[5\] 1 REG LC65 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC65; Fanout = 2; REG Node = 'traffic:traffic_controller\|lights\[5\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { traffic:traffic_controller|lights[5] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.000 ns traffic:traffic_controller\|lights\[5\]~1 2 COMB LC126 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = LC126; Fanout = 1; COMB Node = 'traffic:traffic_controller\|lights\[5\]~1'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "5.000 ns" { traffic:traffic_controller|lights[5] traffic:traffic_controller|lights[5]~1 } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traffic.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.000 ns ewr 3 PIN Pin_80 0 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = Pin_80; Fanout = 0; PIN Node = 'ewr'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "2.000 ns" { traffic:traffic_controller|lights[5]~1 ewr } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns 85.71 % " "Info: Total cell delay = 6.000 ns ( 85.71 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns 14.29 % " "Info: Total interconnect delay = 1.000 ns ( 14.29 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "7.000 ns" { traffic:traffic_controller|lights[5] traffic:traffic_controller|lights[5]~1 ewr } "NODE_NAME" } } }  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "6.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] traffic:traffic_controller|lights[5] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "7.000 ns" { traffic:traffic_controller|lights[5] traffic:traffic_controller|lights[5]~1 ewr } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk tick clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] 4.500 ns register " "Info: Minimum tco from clock clk to destination pin tick through register clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] is 4.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns + Shortest register " "Info: + Shortest clock path from clock clk to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns clk 1 CLK Pin_83 25 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = Pin_83; Fanout = 25; CLK Node = 'clk'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 11 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] 2 REG LC6 12 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC6; Fanout = 12; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "0.000 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns 100.00 % " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns + Shortest register pin " "Info: + Shortest register to pin delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\] 1 REG LC6 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6; Fanout = 12; REG Node = 'clkdiv:clock_divider\|lpm_counter:count_rtl_0\|dffs\[24\]'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] } "NODE_NAME" } } } { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 256 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns tick 2 PIN Pin_10 0 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = Pin_10; Fanout = 0; PIN Node = 'tick'" {  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "2.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] tick } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_UP2/traf_vis.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns 100.00 % " "Info: Total cell delay = 2.000 ns ( 100.00 % )" {  } {  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "2.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] tick } "NODE_NAME" } } }  } 0}  } { { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "1.500 ns" { clk clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] } "NODE_NAME" } } } { "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" "" "" { Report "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis_cmp.qrpt" Compiler "traf_vis" "UNKNOWN" "V1" "C:/qdesigns/Labs/Lab30/traffic_UP2/db/traf_vis.quartus_db" { Floorplan "" "" "2.000 ns" { clkdiv:clock_divider|lpm_counter:count_rtl_0|dffs[24] tick } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 16:21:29 2004 " "Info: Processing ended: Fri Jul 16 16:21:29 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Info: Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0}
