|DE2_115_CAMERA
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => CLOCK2_50.IN3
CLOCK3_50 => ~NO_FANOUT~
SMA_CLKIN => ~NO_FANOUT~
SMA_CLKOUT << <GND>
LEDG[0] << Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] << Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] << Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] << Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] << Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] << Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] << Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] << Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] << Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] << music_enb[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << music_enb[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << music_enb[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << music_enb[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << music_enb[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << music_enb[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << music_enb[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
LEDR[10] << <GND>
LEDR[11] << <GND>
LEDR[12] << <GND>
LEDR[13] << <GND>
LEDR[14] << <GND>
LEDR[15] << SramWriter:recorder.flag
LEDR[16] << <GND>
LEDR[17] << <GND>
KEY[0] => KEY[0].IN6
KEY[1] => KEY[1].IN4
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
EX_IO[0] <> <UNC>
EX_IO[1] <> <UNC>
EX_IO[2] <> <UNC>
EX_IO[3] <> <UNC>
EX_IO[4] <> <UNC>
EX_IO[5] <> <UNC>
EX_IO[6] <> <UNC>
SW[0] => SW[0].IN2
SW[1] => SW[1].IN3
SW[2] => SW[2].IN3
SW[3] => SW[3].IN3
SW[4] => SW[4].IN3
SW[5] => SW[5].IN3
SW[6] => SW[6].IN3
SW[7] => SW[7].IN3
SW[8] => SW[8].IN3
SW[9] => ~NO_FANOUT~
SW[10] => SW[10].IN2
SW[11] => SW[11].IN2
SW[12] => SW[12].IN2
SW[13] => SW[13].IN2
SW[14] => SW[14].IN2
SW[15] => SW[15].IN2
SW[16] => SW[16].IN2
SW[17] => SW[17].IN2
HEX0[0] << SevenHexDecoder:u10.o_seven_0
HEX0[1] << SevenHexDecoder:u10.o_seven_0
HEX0[2] << SevenHexDecoder:u10.o_seven_0
HEX0[3] << SevenHexDecoder:u10.o_seven_0
HEX0[4] << SevenHexDecoder:u10.o_seven_0
HEX0[5] << SevenHexDecoder:u10.o_seven_0
HEX0[6] << SevenHexDecoder:u10.o_seven_0
HEX1[0] << SevenHexDecoder:u10.o_seven_1
HEX1[1] << SevenHexDecoder:u10.o_seven_1
HEX1[2] << SevenHexDecoder:u10.o_seven_1
HEX1[3] << SevenHexDecoder:u10.o_seven_1
HEX1[4] << SevenHexDecoder:u10.o_seven_1
HEX1[5] << SevenHexDecoder:u10.o_seven_1
HEX1[6] << SevenHexDecoder:u10.o_seven_1
HEX2[0] << SevenHexDecoder:u10.o_seven_2
HEX2[1] << SevenHexDecoder:u10.o_seven_2
HEX2[2] << SevenHexDecoder:u10.o_seven_2
HEX2[3] << SevenHexDecoder:u10.o_seven_2
HEX2[4] << SevenHexDecoder:u10.o_seven_2
HEX2[5] << SevenHexDecoder:u10.o_seven_2
HEX2[6] << SevenHexDecoder:u10.o_seven_2
HEX3[0] << SevenHexDecoder:u10.o_seven_3
HEX3[1] << SevenHexDecoder:u10.o_seven_3
HEX3[2] << SevenHexDecoder:u10.o_seven_3
HEX3[3] << SevenHexDecoder:u10.o_seven_3
HEX3[4] << SevenHexDecoder:u10.o_seven_3
HEX3[5] << SevenHexDecoder:u10.o_seven_3
HEX3[6] << SevenHexDecoder:u10.o_seven_3
HEX4[0] << SevenHexDecoder:u10.o_seven_4
HEX4[1] << SevenHexDecoder:u10.o_seven_4
HEX4[2] << SevenHexDecoder:u10.o_seven_4
HEX4[3] << SevenHexDecoder:u10.o_seven_4
HEX4[4] << SevenHexDecoder:u10.o_seven_4
HEX4[5] << SevenHexDecoder:u10.o_seven_4
HEX4[6] << SevenHexDecoder:u10.o_seven_4
HEX5[0] << SevenHexDecoder:u10.o_seven_5
HEX5[1] << SevenHexDecoder:u10.o_seven_5
HEX5[2] << SevenHexDecoder:u10.o_seven_5
HEX5[3] << SevenHexDecoder:u10.o_seven_5
HEX5[4] << SevenHexDecoder:u10.o_seven_5
HEX5[5] << SevenHexDecoder:u10.o_seven_5
HEX5[6] << SevenHexDecoder:u10.o_seven_5
HEX6[0] << SevenHexDecoder:u10.o_seven_6
HEX6[1] << SevenHexDecoder:u10.o_seven_6
HEX6[2] << SevenHexDecoder:u10.o_seven_6
HEX6[3] << SevenHexDecoder:u10.o_seven_6
HEX6[4] << SevenHexDecoder:u10.o_seven_6
HEX6[5] << SevenHexDecoder:u10.o_seven_6
HEX6[6] << SevenHexDecoder:u10.o_seven_6
HEX7[0] << SevenHexDecoder:u10.o_seven_7
HEX7[1] << SevenHexDecoder:u10.o_seven_7
HEX7[2] << SevenHexDecoder:u10.o_seven_7
HEX7[3] << SevenHexDecoder:u10.o_seven_7
HEX7[4] << SevenHexDecoder:u10.o_seven_7
HEX7[5] << SevenHexDecoder:u10.o_seven_7
HEX7[6] << SevenHexDecoder:u10.o_seven_7
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_EN << <GND>
LCD_ON << <GND>
LCD_RS << <GND>
LCD_RW << <GND>
UART_CTS << <GND>
UART_RTS => ~NO_FANOUT~
UART_RXD => UART_TXD.DATAIN
UART_TXD << UART_RXD.DB_MAX_OUTPUT_PORT_TYPE
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
SD_CLK << <GND>
SD_CMD <> <UNC>
SD_DAT[0] <> <UNC>
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> <UNC>
SD_WP_N => ~NO_FANOUT~
VGA_B[0] << VGA_Controller:u1.oVGA_B
VGA_B[1] << VGA_Controller:u1.oVGA_B
VGA_B[2] << VGA_Controller:u1.oVGA_B
VGA_B[3] << VGA_Controller:u1.oVGA_B
VGA_B[4] << VGA_Controller:u1.oVGA_B
VGA_B[5] << VGA_Controller:u1.oVGA_B
VGA_B[6] << VGA_Controller:u1.oVGA_B
VGA_B[7] << VGA_Controller:u1.oVGA_B
VGA_BLANK_N << VGA_Controller:u1.oVGA_BLANK
VGA_CLK << VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] << VGA_Controller:u1.oVGA_G
VGA_G[1] << VGA_Controller:u1.oVGA_G
VGA_G[2] << VGA_Controller:u1.oVGA_G
VGA_G[3] << VGA_Controller:u1.oVGA_G
VGA_G[4] << VGA_Controller:u1.oVGA_G
VGA_G[5] << VGA_Controller:u1.oVGA_G
VGA_G[6] << VGA_Controller:u1.oVGA_G
VGA_G[7] << VGA_Controller:u1.oVGA_G
VGA_HS << VGA_Controller:u1.oVGA_H_SYNC
VGA_R[0] << VGA_Controller:u1.oVGA_R
VGA_R[1] << VGA_Controller:u1.oVGA_R
VGA_R[2] << VGA_Controller:u1.oVGA_R
VGA_R[3] << VGA_Controller:u1.oVGA_R
VGA_R[4] << VGA_Controller:u1.oVGA_R
VGA_R[5] << VGA_Controller:u1.oVGA_R
VGA_R[6] << VGA_Controller:u1.oVGA_R
VGA_R[7] << VGA_Controller:u1.oVGA_R
VGA_SYNC_N << VGA_Controller:u1.oVGA_SYNC
VGA_VS << VGA_Controller:u1.oVGA_V_SYNC
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> Flash_Controller:u12.i_clk
AUD_BCLK <> Debounce:deb0.i_clk
AUD_BCLK <> Debounce:deb1.i_clk
AUD_BCLK <> Debounce:deb2.i_clk
AUD_BCLK <> Debounce:deb3.i_clk
AUD_DACDAT << Flash_Controller:u12.o_AUD_DACDAT
AUD_DACLRCK <> Flash_Controller:u12.DACLRCK
AUD_XCK << AUD_XCK.DB_MAX_OUTPUT_PORT_TYPE
EEP_I2C_SCLK << <GND>
EEP_I2C_SDAT <> <UNC>
I2C_SCLK << Flash_Controller:u12.o_I2C_SCLK
I2C_SDAT <> Flash_Controller:u12.I2C_SDAT
ENET0_GTX_CLK << <GND>
ENET0_INT_N => ~NO_FANOUT~
ENET0_LINK100 => ~NO_FANOUT~
ENET0_MDC << <GND>
ENET0_MDIO <> <UNC>
ENET0_RST_N << <GND>
ENET0_RX_CLK => ~NO_FANOUT~
ENET0_RX_COL => ~NO_FANOUT~
ENET0_RX_CRS => ~NO_FANOUT~
ENET0_RX_DATA[0] => ~NO_FANOUT~
ENET0_RX_DATA[1] => ~NO_FANOUT~
ENET0_RX_DATA[2] => ~NO_FANOUT~
ENET0_RX_DATA[3] => ~NO_FANOUT~
ENET0_RX_DV => ~NO_FANOUT~
ENET0_RX_ER => ~NO_FANOUT~
ENET0_TX_CLK => ~NO_FANOUT~
ENET0_TX_DATA[0] << <GND>
ENET0_TX_DATA[1] << <GND>
ENET0_TX_DATA[2] << <GND>
ENET0_TX_DATA[3] << <GND>
ENET0_TX_EN << <GND>
ENET0_TX_ER << <GND>
ENETCLK_25 => ~NO_FANOUT~
ENET1_GTX_CLK << <GND>
ENET1_INT_N => ~NO_FANOUT~
ENET1_LINK100 => ~NO_FANOUT~
ENET1_MDC << <GND>
ENET1_MDIO <> <UNC>
ENET1_RST_N << <GND>
ENET1_RX_CLK => ~NO_FANOUT~
ENET1_RX_COL => ~NO_FANOUT~
ENET1_RX_CRS => ~NO_FANOUT~
ENET1_RX_DATA[0] => ~NO_FANOUT~
ENET1_RX_DATA[1] => ~NO_FANOUT~
ENET1_RX_DATA[2] => ~NO_FANOUT~
ENET1_RX_DATA[3] => ~NO_FANOUT~
ENET1_RX_DV => ~NO_FANOUT~
ENET1_RX_ER => ~NO_FANOUT~
ENET1_TX_CLK => ~NO_FANOUT~
ENET1_TX_DATA[0] << <GND>
ENET1_TX_DATA[1] << <GND>
ENET1_TX_DATA[2] << <GND>
ENET1_TX_DATA[3] << <GND>
ENET1_TX_EN << <GND>
ENET1_TX_ER << <GND>
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N << <GND>
TD_VS => ~NO_FANOUT~
OTG_ADDR[0] << <GND>
OTG_ADDR[1] << <GND>
OTG_CS_N << <GND>
OTG_DACK_N[0] << <GND>
OTG_DACK_N[1] << <GND>
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_DREQ[0] => ~NO_FANOUT~
OTG_DREQ[1] => ~NO_FANOUT~
OTG_FSPEED <> <UNC>
OTG_INT[0] => ~NO_FANOUT~
OTG_INT[1] => ~NO_FANOUT~
OTG_LSPEED <> <UNC>
OTG_RD_N << <GND>
OTG_RST_N << <GND>
OTG_WE_N << <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_ADDR[0] << Sdram_Control:u7.SA
DRAM_ADDR[1] << Sdram_Control:u7.SA
DRAM_ADDR[2] << Sdram_Control:u7.SA
DRAM_ADDR[3] << Sdram_Control:u7.SA
DRAM_ADDR[4] << Sdram_Control:u7.SA
DRAM_ADDR[5] << Sdram_Control:u7.SA
DRAM_ADDR[6] << Sdram_Control:u7.SA
DRAM_ADDR[7] << Sdram_Control:u7.SA
DRAM_ADDR[8] << Sdram_Control:u7.SA
DRAM_ADDR[9] << Sdram_Control:u7.SA
DRAM_ADDR[10] << Sdram_Control:u7.SA
DRAM_ADDR[11] << Sdram_Control:u7.SA
DRAM_ADDR[12] << Sdram_Control:u7.SA
DRAM_BA[0] << Sdram_Control:u7.BA
DRAM_BA[1] << Sdram_Control:u7.BA
DRAM_CAS_N << Sdram_Control:u7.CAS_N
DRAM_CKE << Sdram_Control:u7.CKE
DRAM_CLK << sdram_pll:u6.c1
DRAM_CS_N << Sdram_Control:u7.CS_N
DRAM_DQ[0] <> Sdram_Control:u7.DQ
DRAM_DQ[1] <> Sdram_Control:u7.DQ
DRAM_DQ[2] <> Sdram_Control:u7.DQ
DRAM_DQ[3] <> Sdram_Control:u7.DQ
DRAM_DQ[4] <> Sdram_Control:u7.DQ
DRAM_DQ[5] <> Sdram_Control:u7.DQ
DRAM_DQ[6] <> Sdram_Control:u7.DQ
DRAM_DQ[7] <> Sdram_Control:u7.DQ
DRAM_DQ[8] <> Sdram_Control:u7.DQ
DRAM_DQ[9] <> Sdram_Control:u7.DQ
DRAM_DQ[10] <> Sdram_Control:u7.DQ
DRAM_DQ[11] <> Sdram_Control:u7.DQ
DRAM_DQ[12] <> Sdram_Control:u7.DQ
DRAM_DQ[13] <> Sdram_Control:u7.DQ
DRAM_DQ[14] <> Sdram_Control:u7.DQ
DRAM_DQ[15] <> Sdram_Control:u7.DQ
DRAM_DQ[16] <> Sdram_Control:u7.DQ
DRAM_DQ[17] <> Sdram_Control:u7.DQ
DRAM_DQ[18] <> Sdram_Control:u7.DQ
DRAM_DQ[19] <> Sdram_Control:u7.DQ
DRAM_DQ[20] <> Sdram_Control:u7.DQ
DRAM_DQ[21] <> Sdram_Control:u7.DQ
DRAM_DQ[22] <> Sdram_Control:u7.DQ
DRAM_DQ[23] <> Sdram_Control:u7.DQ
DRAM_DQ[24] <> Sdram_Control:u7.DQ
DRAM_DQ[25] <> Sdram_Control:u7.DQ
DRAM_DQ[26] <> Sdram_Control:u7.DQ
DRAM_DQ[27] <> Sdram_Control:u7.DQ
DRAM_DQ[28] <> Sdram_Control:u7.DQ
DRAM_DQ[29] <> Sdram_Control:u7.DQ
DRAM_DQ[30] <> Sdram_Control:u7.DQ
DRAM_DQ[31] <> Sdram_Control:u7.DQ
DRAM_DQM[0] << Sdram_Control:u7.DQM
DRAM_DQM[1] << Sdram_Control:u7.DQM
DRAM_DQM[2] << Sdram_Control:u7.DQM
DRAM_DQM[3] << Sdram_Control:u7.DQM
DRAM_RAS_N << Sdram_Control:u7.RAS_N
DRAM_WE_N << Sdram_Control:u7.WE_N
SRAM_ADDR[0] << sram_addr[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] << sram_addr[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] << sram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] << sram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] << sram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] << sram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] << sram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] << sram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] << sram_addr.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] << sram_addr.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] << sram_addr.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] << sram_addr.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] << sram_addr.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] << sram_addr.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] << sram_addr.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] << sram_addr.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] << sram_addr.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] << sram_addr.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[18] << sram_addr.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[19] << sram_addr.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N << <GND>
SRAM_DQ[0] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[0] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[1] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[1] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[2] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[2] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[3] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[3] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[4] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[4] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[5] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[5] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[6] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[6] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[7] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[7] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[8] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[8] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[9] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[9] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[10] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[10] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[11] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[11] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[12] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[12] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[13] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[13] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[14] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[14] <> SramWriter:recorder.o_SRAM_DQ
SRAM_DQ[15] <> SramReader:player.i_SRAM_DQ
SRAM_DQ[15] <> SramWriter:recorder.o_SRAM_DQ
SRAM_LB_N << <GND>
SRAM_OE_N << SramReader:player.o_play_n
SRAM_UB_N << <GND>
SRAM_WE_N << SramWriter:recorder.o_write_n
FL_ADDR[0] << Flash_Controller:u12.FL_ADDR
FL_ADDR[1] << Flash_Controller:u12.FL_ADDR
FL_ADDR[2] << Flash_Controller:u12.FL_ADDR
FL_ADDR[3] << Flash_Controller:u12.FL_ADDR
FL_ADDR[4] << Flash_Controller:u12.FL_ADDR
FL_ADDR[5] << Flash_Controller:u12.FL_ADDR
FL_ADDR[6] << Flash_Controller:u12.FL_ADDR
FL_ADDR[7] << Flash_Controller:u12.FL_ADDR
FL_ADDR[8] << Flash_Controller:u12.FL_ADDR
FL_ADDR[9] << Flash_Controller:u12.FL_ADDR
FL_ADDR[10] << Flash_Controller:u12.FL_ADDR
FL_ADDR[11] << Flash_Controller:u12.FL_ADDR
FL_ADDR[12] << Flash_Controller:u12.FL_ADDR
FL_ADDR[13] << Flash_Controller:u12.FL_ADDR
FL_ADDR[14] << Flash_Controller:u12.FL_ADDR
FL_ADDR[15] << Flash_Controller:u12.FL_ADDR
FL_ADDR[16] << Flash_Controller:u12.FL_ADDR
FL_ADDR[17] << Flash_Controller:u12.FL_ADDR
FL_ADDR[18] << Flash_Controller:u12.FL_ADDR
FL_ADDR[19] << Flash_Controller:u12.FL_ADDR
FL_ADDR[20] << Flash_Controller:u12.FL_ADDR
FL_ADDR[21] << Flash_Controller:u12.FL_ADDR
FL_ADDR[22] << Flash_Controller:u12.FL_ADDR
FL_CE_N << Flash_Controller:u12.FL_CE_N
FL_DQ[0] <> Flash_Controller:u12.FL_DQ
FL_DQ[1] <> Flash_Controller:u12.FL_DQ
FL_DQ[2] <> Flash_Controller:u12.FL_DQ
FL_DQ[3] <> Flash_Controller:u12.FL_DQ
FL_DQ[4] <> Flash_Controller:u12.FL_DQ
FL_DQ[5] <> Flash_Controller:u12.FL_DQ
FL_DQ[6] <> Flash_Controller:u12.FL_DQ
FL_DQ[7] <> Flash_Controller:u12.FL_DQ
FL_OE_N << Flash_Controller:u12.FL_OE_N
FL_RST_N << Flash_Controller:u12.FL_RST_N
FL_RY => FL_RY.IN1
FL_WE_N << Flash_Controller:u12.FL_WE_N
FL_WP_N << Flash_Controller:u12.FL_WP_N
D5M_D[0] => rCCD_DATA[0].DATAIN
D5M_D[1] => rCCD_DATA[1].DATAIN
D5M_D[2] => rCCD_DATA[2].DATAIN
D5M_D[3] => rCCD_DATA[3].DATAIN
D5M_D[4] => rCCD_DATA[4].DATAIN
D5M_D[5] => rCCD_DATA[5].DATAIN
D5M_D[6] => rCCD_DATA[6].DATAIN
D5M_D[7] => rCCD_DATA[7].DATAIN
D5M_D[8] => rCCD_DATA[8].DATAIN
D5M_D[9] => rCCD_DATA[9].DATAIN
D5M_D[10] => rCCD_DATA[10].DATAIN
D5M_D[11] => rCCD_DATA[11].DATAIN
D5M_FVAL => rCCD_FVAL.DATAIN
D5M_LVAL => rCCD_LVAL.DATAIN
D5M_PIXLCLK => D5M_PIXLCLK.IN3
D5M_RESET_N << DLY_RST_1.DB_MAX_OUTPUT_PORT_TYPE
D5M_SCLK << I2C_CCD_Config:u8.I2C_SCLK
D5M_SDATA <> I2C_CCD_Config:u8.I2C_SDAT
D5M_STROBE => ~NO_FANOUT~
D5M_TRIGGER << <VCC>
D5M_XCLKIN << sdram_pll:u6.c2


|DE2_115_CAMERA|Reset_Delay:u2
iCLK => oRST_4~reg0.CLK
iCLK => oRST_3~reg0.CLK
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oRST_4~reg0.ACLR
iRST => oRST_3~reg0.ACLR
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_3 <= oRST_3~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_4 <= oRST_4~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= mCCD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= mCCD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[11] <= X_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[12] <= X_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[13] <= X_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[14] <= X_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[15] <= X_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[13] <= Y_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[14] <= Y_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[15] <= Y_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA.DATAB
iDATA[1] => mCCD_DATA.DATAB
iDATA[2] => mCCD_DATA.DATAB
iDATA[3] => mCCD_DATA.DATAB
iDATA[4] => mCCD_DATA.DATAB
iDATA[5] => mCCD_DATA.DATAB
iDATA[6] => mCCD_DATA.DATAB
iDATA[7] => mCCD_DATA.DATAB
iDATA[8] => mCCD_DATA.DATAB
iDATA[9] => mCCD_DATA.DATAB
iDATA[10] => mCCD_DATA.DATAB
iDATA[11] => mCCD_DATA.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal1.IN0
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_LVAL.DATAIN
iSTART => mSTART.OUTPUTSELECT
iEND => mSTART.OUTPUTSELECT
iCLK => mCCD_DATA[0].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_DATA[10].CLK
iCLK => mCCD_DATA[11].CLK
iCLK => Frame_Cont[0].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Y_Cont[0].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[10].CLK
iCLK => Y_Cont[11].CLK
iCLK => Y_Cont[12].CLK
iCLK => Y_Cont[13].CLK
iCLK => Y_Cont[14].CLK
iCLK => Y_Cont[15].CLK
iCLK => X_Cont[0].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[11].CLK
iCLK => X_Cont[12].CLK
iCLK => X_Cont[13].CLK
iCLK => X_Cont[14].CLK
iCLK => X_Cont[15].CLK
iCLK => mCCD_LVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => Pre_FVAL.CLK
iCLK => mSTART.CLK
iRST => Y_Cont[0].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[10].ACLR
iRST => Y_Cont[11].ACLR
iRST => Y_Cont[12].ACLR
iRST => Y_Cont[13].ACLR
iRST => Y_Cont[14].ACLR
iRST => Y_Cont[15].ACLR
iRST => X_Cont[0].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[10].ACLR
iRST => X_Cont[11].ACLR
iRST => X_Cont[12].ACLR
iRST => X_Cont[13].ACLR
iRST => X_Cont[14].ACLR
iRST => X_Cont[15].ACLR
iRST => mCCD_LVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_DATA[10].ACLR
iRST => mCCD_DATA[11].ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => mSTART.ACLR


|DE2_115_CAMERA|RAW2RGB:u4
iCLK => iCLK.IN1
iRST_n => wData2_d2[0].ACLR
iRST_n => wData2_d2[1].ACLR
iRST_n => wData2_d2[2].ACLR
iRST_n => wData2_d2[3].ACLR
iRST_n => wData2_d2[4].ACLR
iRST_n => wData2_d2[5].ACLR
iRST_n => wData2_d2[6].ACLR
iRST_n => wData2_d2[7].ACLR
iRST_n => wData2_d2[8].ACLR
iRST_n => wData2_d2[9].ACLR
iRST_n => wData2_d2[10].ACLR
iRST_n => wData2_d2[11].ACLR
iRST_n => wData2_d1[0].ACLR
iRST_n => wData2_d1[1].ACLR
iRST_n => wData2_d1[2].ACLR
iRST_n => wData2_d1[3].ACLR
iRST_n => wData2_d1[4].ACLR
iRST_n => wData2_d1[5].ACLR
iRST_n => wData2_d1[6].ACLR
iRST_n => wData2_d1[7].ACLR
iRST_n => wData2_d1[8].ACLR
iRST_n => wData2_d1[9].ACLR
iRST_n => wData2_d1[10].ACLR
iRST_n => wData2_d1[11].ACLR
iRST_n => wData1_d2[0].ACLR
iRST_n => wData1_d2[1].ACLR
iRST_n => wData1_d2[2].ACLR
iRST_n => wData1_d2[3].ACLR
iRST_n => wData1_d2[4].ACLR
iRST_n => wData1_d2[5].ACLR
iRST_n => wData1_d2[6].ACLR
iRST_n => wData1_d2[7].ACLR
iRST_n => wData1_d2[8].ACLR
iRST_n => wData1_d2[9].ACLR
iRST_n => wData1_d2[10].ACLR
iRST_n => wData1_d2[11].ACLR
iRST_n => wData1_d1[0].ACLR
iRST_n => wData1_d1[1].ACLR
iRST_n => wData1_d1[2].ACLR
iRST_n => wData1_d1[3].ACLR
iRST_n => wData1_d1[4].ACLR
iRST_n => wData1_d1[5].ACLR
iRST_n => wData1_d1[6].ACLR
iRST_n => wData1_d1[7].ACLR
iRST_n => wData1_d1[8].ACLR
iRST_n => wData1_d1[9].ACLR
iRST_n => wData1_d1[10].ACLR
iRST_n => wData1_d1[11].ACLR
iRST_n => wData0_d2[0].ACLR
iRST_n => wData0_d2[1].ACLR
iRST_n => wData0_d2[2].ACLR
iRST_n => wData0_d2[3].ACLR
iRST_n => wData0_d2[4].ACLR
iRST_n => wData0_d2[5].ACLR
iRST_n => wData0_d2[6].ACLR
iRST_n => wData0_d2[7].ACLR
iRST_n => wData0_d2[8].ACLR
iRST_n => wData0_d2[9].ACLR
iRST_n => wData0_d2[10].ACLR
iRST_n => wData0_d2[11].ACLR
iRST_n => wData0_d1[0].ACLR
iRST_n => wData0_d1[1].ACLR
iRST_n => wData0_d1[2].ACLR
iRST_n => wData0_d1[3].ACLR
iRST_n => wData0_d1[4].ACLR
iRST_n => wData0_d1[5].ACLR
iRST_n => wData0_d1[6].ACLR
iRST_n => wData0_d1[7].ACLR
iRST_n => wData0_d1[8].ACLR
iRST_n => wData0_d1[9].ACLR
iRST_n => wData0_d1[10].ACLR
iRST_n => wData0_d1[11].ACLR
iRST_n => rBlue[0].ACLR
iRST_n => rBlue[1].ACLR
iRST_n => rBlue[2].ACLR
iRST_n => rBlue[3].ACLR
iRST_n => rBlue[4].ACLR
iRST_n => rBlue[5].ACLR
iRST_n => rBlue[6].ACLR
iRST_n => rBlue[7].ACLR
iRST_n => rBlue[8].ACLR
iRST_n => rBlue[9].ACLR
iRST_n => rBlue[10].ACLR
iRST_n => rBlue[11].ACLR
iRST_n => rGreen[1].ACLR
iRST_n => rGreen[2].ACLR
iRST_n => rGreen[3].ACLR
iRST_n => rGreen[4].ACLR
iRST_n => rGreen[5].ACLR
iRST_n => rGreen[6].ACLR
iRST_n => rGreen[7].ACLR
iRST_n => rGreen[8].ACLR
iRST_n => rGreen[9].ACLR
iRST_n => rGreen[10].ACLR
iRST_n => rGreen[11].ACLR
iRST_n => rGreen[12].ACLR
iRST_n => rRed[0].ACLR
iRST_n => rRed[1].ACLR
iRST_n => rRed[2].ACLR
iRST_n => rRed[3].ACLR
iRST_n => rRed[4].ACLR
iRST_n => rRed[5].ACLR
iRST_n => rRed[6].ACLR
iRST_n => rRed[7].ACLR
iRST_n => rRed[8].ACLR
iRST_n => rRed[9].ACLR
iRST_n => rRed[10].ACLR
iRST_n => rRed[11].ACLR
iRST_n => oDval~reg0.ACLR
iRST_n => rDval.ACLR
iRST_n => dval_ctrl.ACLR
iRST_n => dval_ctrl_en.ACLR
iData[0] => iData[0].IN1
iData[1] => iData[1].IN1
iData[2] => iData[2].IN1
iData[3] => iData[3].IN1
iData[4] => iData[4].IN1
iData[5] => iData[5].IN1
iData[6] => iData[6].IN1
iData[7] => iData[7].IN1
iData[8] => iData[8].IN1
iData[9] => iData[9].IN1
iData[10] => iData[10].IN1
iData[11] => iData[11].IN1
iDval => iDval.IN1
oRed[0] <= rRed[0].DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= rRed[1].DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= rRed[2].DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= rRed[3].DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= rRed[4].DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= rRed[5].DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= rRed[6].DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= rRed[7].DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= rRed[8].DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= rRed[9].DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= rRed[10].DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= rRed[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= rGreen[1].DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= rGreen[2].DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= rGreen[3].DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= rGreen[4].DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= rGreen[5].DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= rGreen[6].DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= rGreen[7].DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= rGreen[8].DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= rGreen[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= rGreen[10].DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= rGreen[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= rGreen[12].DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= rBlue[0].DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= rBlue[1].DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= rBlue[2].DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= rBlue[3].DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= rBlue[4].DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= rBlue[5].DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= rBlue[6].DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= rBlue[7].DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= rBlue[8].DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= rBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= rBlue[10].DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= rBlue[11].DB_MAX_OUTPUT_PORT_TYPE
oDval <= oDval~reg0.DB_MAX_OUTPUT_PORT_TYPE
iZoom[0] => ~NO_FANOUT~
iZoom[1] => ~NO_FANOUT~
iX_Cont[0] => Equal0.IN1
iX_Cont[0] => Equal1.IN1
iX_Cont[0] => Equal3.IN0
iX_Cont[0] => Equal4.IN1
iX_Cont[0] => Equal5.IN15
iX_Cont[1] => Equal5.IN14
iX_Cont[2] => Equal5.IN13
iX_Cont[3] => Equal5.IN12
iX_Cont[4] => Equal5.IN11
iX_Cont[5] => Equal5.IN10
iX_Cont[6] => Equal5.IN9
iX_Cont[7] => Equal5.IN8
iX_Cont[8] => Equal5.IN7
iX_Cont[9] => Equal5.IN6
iX_Cont[10] => Equal5.IN5
iX_Cont[11] => Equal5.IN4
iX_Cont[12] => Equal5.IN3
iX_Cont[13] => Equal5.IN2
iX_Cont[14] => Equal5.IN1
iX_Cont[15] => Equal5.IN0
iY_Cont[0] => LessThan0.IN32
iY_Cont[0] => Equal0.IN0
iY_Cont[0] => Equal1.IN0
iY_Cont[0] => Equal2.IN0
iY_Cont[0] => Equal3.IN1
iY_Cont[0] => Equal4.IN0
iY_Cont[1] => LessThan0.IN31
iY_Cont[1] => Equal2.IN15
iY_Cont[2] => LessThan0.IN30
iY_Cont[2] => Equal2.IN14
iY_Cont[3] => LessThan0.IN29
iY_Cont[3] => Equal2.IN13
iY_Cont[4] => LessThan0.IN28
iY_Cont[4] => Equal2.IN12
iY_Cont[5] => LessThan0.IN27
iY_Cont[5] => Equal2.IN11
iY_Cont[6] => LessThan0.IN26
iY_Cont[6] => Equal2.IN10
iY_Cont[7] => LessThan0.IN25
iY_Cont[7] => Equal2.IN9
iY_Cont[8] => LessThan0.IN24
iY_Cont[8] => Equal2.IN8
iY_Cont[9] => LessThan0.IN23
iY_Cont[9] => Equal2.IN7
iY_Cont[10] => LessThan0.IN22
iY_Cont[10] => Equal2.IN6
iY_Cont[11] => LessThan0.IN21
iY_Cont[11] => Equal2.IN5
iY_Cont[12] => LessThan0.IN20
iY_Cont[12] => Equal2.IN4
iY_Cont[13] => LessThan0.IN19
iY_Cont[13] => Equal2.IN3
iY_Cont[14] => LessThan0.IN18
iY_Cont[14] => Equal2.IN2
iY_Cont[15] => LessThan0.IN17
iY_Cont[15] => Equal2.IN1


|DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout
shiftout[10] <= altshift_taps:altshift_taps_component.shiftout
shiftout[11] <= altshift_taps:altshift_taps_component.shiftout
taps0x[0] <= altshift_taps:altshift_taps_component.taps
taps0x[1] <= altshift_taps:altshift_taps_component.taps
taps0x[2] <= altshift_taps:altshift_taps_component.taps
taps0x[3] <= altshift_taps:altshift_taps_component.taps
taps0x[4] <= altshift_taps:altshift_taps_component.taps
taps0x[5] <= altshift_taps:altshift_taps_component.taps
taps0x[6] <= altshift_taps:altshift_taps_component.taps
taps0x[7] <= altshift_taps:altshift_taps_component.taps
taps0x[8] <= altshift_taps:altshift_taps_component.taps
taps0x[9] <= altshift_taps:altshift_taps_component.taps
taps0x[10] <= altshift_taps:altshift_taps_component.taps
taps0x[11] <= altshift_taps:altshift_taps_component.taps
taps1x[0] <= altshift_taps:altshift_taps_component.taps
taps1x[1] <= altshift_taps:altshift_taps_component.taps
taps1x[2] <= altshift_taps:altshift_taps_component.taps
taps1x[3] <= altshift_taps:altshift_taps_component.taps
taps1x[4] <= altshift_taps:altshift_taps_component.taps
taps1x[5] <= altshift_taps:altshift_taps_component.taps
taps1x[6] <= altshift_taps:altshift_taps_component.taps
taps1x[7] <= altshift_taps:altshift_taps_component.taps
taps1x[8] <= altshift_taps:altshift_taps_component.taps
taps1x[9] <= altshift_taps:altshift_taps_component.taps
taps1x[10] <= altshift_taps:altshift_taps_component.taps
taps1x[11] <= altshift_taps:altshift_taps_component.taps
taps2x[0] <= altshift_taps:altshift_taps_component.taps
taps2x[1] <= altshift_taps:altshift_taps_component.taps
taps2x[2] <= altshift_taps:altshift_taps_component.taps
taps2x[3] <= altshift_taps:altshift_taps_component.taps
taps2x[4] <= altshift_taps:altshift_taps_component.taps
taps2x[5] <= altshift_taps:altshift_taps_component.taps
taps2x[6] <= altshift_taps:altshift_taps_component.taps
taps2x[7] <= altshift_taps:altshift_taps_component.taps
taps2x[8] <= altshift_taps:altshift_taps_component.taps
taps2x[9] <= altshift_taps:altshift_taps_component.taps
taps2x[10] <= altshift_taps:altshift_taps_component.taps
taps2x[11] <= altshift_taps:altshift_taps_component.taps


|DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_4cs:auto_generated.shiftin[0]
shiftin[1] => shift_taps_4cs:auto_generated.shiftin[1]
shiftin[2] => shift_taps_4cs:auto_generated.shiftin[2]
shiftin[3] => shift_taps_4cs:auto_generated.shiftin[3]
shiftin[4] => shift_taps_4cs:auto_generated.shiftin[4]
shiftin[5] => shift_taps_4cs:auto_generated.shiftin[5]
shiftin[6] => shift_taps_4cs:auto_generated.shiftin[6]
shiftin[7] => shift_taps_4cs:auto_generated.shiftin[7]
shiftin[8] => shift_taps_4cs:auto_generated.shiftin[8]
shiftin[9] => shift_taps_4cs:auto_generated.shiftin[9]
shiftin[10] => shift_taps_4cs:auto_generated.shiftin[10]
shiftin[11] => shift_taps_4cs:auto_generated.shiftin[11]
clock => shift_taps_4cs:auto_generated.clock
clken => shift_taps_4cs:auto_generated.clken
shiftout[0] <= shift_taps_4cs:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_4cs:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_4cs:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_4cs:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_4cs:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_4cs:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_4cs:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_4cs:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_4cs:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_4cs:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_4cs:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_4cs:auto_generated.shiftout[11]
taps[0] <= shift_taps_4cs:auto_generated.taps[0]
taps[1] <= shift_taps_4cs:auto_generated.taps[1]
taps[2] <= shift_taps_4cs:auto_generated.taps[2]
taps[3] <= shift_taps_4cs:auto_generated.taps[3]
taps[4] <= shift_taps_4cs:auto_generated.taps[4]
taps[5] <= shift_taps_4cs:auto_generated.taps[5]
taps[6] <= shift_taps_4cs:auto_generated.taps[6]
taps[7] <= shift_taps_4cs:auto_generated.taps[7]
taps[8] <= shift_taps_4cs:auto_generated.taps[8]
taps[9] <= shift_taps_4cs:auto_generated.taps[9]
taps[10] <= shift_taps_4cs:auto_generated.taps[10]
taps[11] <= shift_taps_4cs:auto_generated.taps[11]
taps[12] <= shift_taps_4cs:auto_generated.taps[12]
taps[13] <= shift_taps_4cs:auto_generated.taps[13]
taps[14] <= shift_taps_4cs:auto_generated.taps[14]
taps[15] <= shift_taps_4cs:auto_generated.taps[15]
taps[16] <= shift_taps_4cs:auto_generated.taps[16]
taps[17] <= shift_taps_4cs:auto_generated.taps[17]
taps[18] <= shift_taps_4cs:auto_generated.taps[18]
taps[19] <= shift_taps_4cs:auto_generated.taps[19]
taps[20] <= shift_taps_4cs:auto_generated.taps[20]
taps[21] <= shift_taps_4cs:auto_generated.taps[21]
taps[22] <= shift_taps_4cs:auto_generated.taps[22]
taps[23] <= shift_taps_4cs:auto_generated.taps[23]
taps[24] <= shift_taps_4cs:auto_generated.taps[24]
taps[25] <= shift_taps_4cs:auto_generated.taps[25]
taps[26] <= shift_taps_4cs:auto_generated.taps[26]
taps[27] <= shift_taps_4cs:auto_generated.taps[27]
taps[28] <= shift_taps_4cs:auto_generated.taps[28]
taps[29] <= shift_taps_4cs:auto_generated.taps[29]
taps[30] <= shift_taps_4cs:auto_generated.taps[30]
taps[31] <= shift_taps_4cs:auto_generated.taps[31]
taps[32] <= shift_taps_4cs:auto_generated.taps[32]
taps[33] <= shift_taps_4cs:auto_generated.taps[33]
taps[34] <= shift_taps_4cs:auto_generated.taps[34]
taps[35] <= shift_taps_4cs:auto_generated.taps[35]
aclr => ~NO_FANOUT~


|DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated
clken => altsyncram_bka1:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clock => altsyncram_bka1:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
shiftin[0] => altsyncram_bka1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_bka1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_bka1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_bka1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_bka1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_bka1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_bka1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_bka1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_bka1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_bka1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_bka1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_bka1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_bka1:altsyncram2.q_b[24]
shiftout[1] <= altsyncram_bka1:altsyncram2.q_b[25]
shiftout[2] <= altsyncram_bka1:altsyncram2.q_b[26]
shiftout[3] <= altsyncram_bka1:altsyncram2.q_b[27]
shiftout[4] <= altsyncram_bka1:altsyncram2.q_b[28]
shiftout[5] <= altsyncram_bka1:altsyncram2.q_b[29]
shiftout[6] <= altsyncram_bka1:altsyncram2.q_b[30]
shiftout[7] <= altsyncram_bka1:altsyncram2.q_b[31]
shiftout[8] <= altsyncram_bka1:altsyncram2.q_b[32]
shiftout[9] <= altsyncram_bka1:altsyncram2.q_b[33]
shiftout[10] <= altsyncram_bka1:altsyncram2.q_b[34]
shiftout[11] <= altsyncram_bka1:altsyncram2.q_b[35]
taps[0] <= altsyncram_bka1:altsyncram2.q_b[0]
taps[1] <= altsyncram_bka1:altsyncram2.q_b[1]
taps[2] <= altsyncram_bka1:altsyncram2.q_b[2]
taps[3] <= altsyncram_bka1:altsyncram2.q_b[3]
taps[4] <= altsyncram_bka1:altsyncram2.q_b[4]
taps[5] <= altsyncram_bka1:altsyncram2.q_b[5]
taps[6] <= altsyncram_bka1:altsyncram2.q_b[6]
taps[7] <= altsyncram_bka1:altsyncram2.q_b[7]
taps[8] <= altsyncram_bka1:altsyncram2.q_b[8]
taps[9] <= altsyncram_bka1:altsyncram2.q_b[9]
taps[10] <= altsyncram_bka1:altsyncram2.q_b[10]
taps[11] <= altsyncram_bka1:altsyncram2.q_b[11]
taps[12] <= altsyncram_bka1:altsyncram2.q_b[12]
taps[13] <= altsyncram_bka1:altsyncram2.q_b[13]
taps[14] <= altsyncram_bka1:altsyncram2.q_b[14]
taps[15] <= altsyncram_bka1:altsyncram2.q_b[15]
taps[16] <= altsyncram_bka1:altsyncram2.q_b[16]
taps[17] <= altsyncram_bka1:altsyncram2.q_b[17]
taps[18] <= altsyncram_bka1:altsyncram2.q_b[18]
taps[19] <= altsyncram_bka1:altsyncram2.q_b[19]
taps[20] <= altsyncram_bka1:altsyncram2.q_b[20]
taps[21] <= altsyncram_bka1:altsyncram2.q_b[21]
taps[22] <= altsyncram_bka1:altsyncram2.q_b[22]
taps[23] <= altsyncram_bka1:altsyncram2.q_b[23]
taps[24] <= altsyncram_bka1:altsyncram2.q_b[24]
taps[25] <= altsyncram_bka1:altsyncram2.q_b[25]
taps[26] <= altsyncram_bka1:altsyncram2.q_b[26]
taps[27] <= altsyncram_bka1:altsyncram2.q_b[27]
taps[28] <= altsyncram_bka1:altsyncram2.q_b[28]
taps[29] <= altsyncram_bka1:altsyncram2.q_b[29]
taps[30] <= altsyncram_bka1:altsyncram2.q_b[30]
taps[31] <= altsyncram_bka1:altsyncram2.q_b[31]
taps[32] <= altsyncram_bka1:altsyncram2.q_b[32]
taps[33] <= altsyncram_bka1:altsyncram2.q_b[33]
taps[34] <= altsyncram_bka1:altsyncram2.q_b[34]
taps[35] <= altsyncram_bka1:altsyncram2.q_b[35]


|DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
clocken0 => ram_block3a32.ENA0
clocken0 => ram_block3a33.ENA0
clocken0 => ram_block3a34.ENA0
clocken0 => ram_block3a35.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_a[32] => ram_block3a32.PORTADATAIN
data_a[33] => ram_block3a33.PORTADATAIN
data_a[34] => ram_block3a34.PORTADATAIN
data_a[35] => ram_block3a35.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a32.PORTAWE
wren_a => ram_block3a33.PORTAWE
wren_a => ram_block3a34.PORTAWE
wren_a => ram_block3a35.PORTAWE


|DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_115_CAMERA|sdram_pll:u6
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk


|DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component
inclk[0] => altpll_f423:auto_generated.inclk[0]
inclk[1] => altpll_f423:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|DE2_115_CAMERA|Sdram_Control:u7
RESET_N => RESET_N.IN3
CLK => CLK.IN7
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR[0].ADATA
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR[1].ADATA
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR[2].ADATA
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR[3].ADATA
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR[4].ADATA
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR[5].ADATA
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR[6].ADATA
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR[7].ADATA
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR[8].ADATA
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR[9].ADATA
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR[10].ADATA
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR[11].ADATA
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR[12].ADATA
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR[13].ADATA
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR[14].ADATA
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR[15].ADATA
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR[16].ADATA
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR[17].ADATA
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR[18].ADATA
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR[19].ADATA
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR[20].ADATA
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR[21].ADATA
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR[22].ADATA
WR1_MAX_ADDR[0] => rWR1_MAX_ADDR[0].DATAIN
WR1_MAX_ADDR[1] => rWR1_MAX_ADDR[1].DATAIN
WR1_MAX_ADDR[2] => rWR1_MAX_ADDR[2].DATAIN
WR1_MAX_ADDR[3] => rWR1_MAX_ADDR[3].DATAIN
WR1_MAX_ADDR[4] => rWR1_MAX_ADDR[4].DATAIN
WR1_MAX_ADDR[5] => rWR1_MAX_ADDR[5].DATAIN
WR1_MAX_ADDR[6] => rWR1_MAX_ADDR[6].DATAIN
WR1_MAX_ADDR[7] => rWR1_MAX_ADDR[7].DATAIN
WR1_MAX_ADDR[8] => rWR1_MAX_ADDR[8].DATAIN
WR1_MAX_ADDR[9] => rWR1_MAX_ADDR[9].DATAIN
WR1_MAX_ADDR[10] => rWR1_MAX_ADDR[10].DATAIN
WR1_MAX_ADDR[11] => rWR1_MAX_ADDR[11].DATAIN
WR1_MAX_ADDR[12] => rWR1_MAX_ADDR[12].DATAIN
WR1_MAX_ADDR[13] => rWR1_MAX_ADDR[13].DATAIN
WR1_MAX_ADDR[14] => rWR1_MAX_ADDR[14].DATAIN
WR1_MAX_ADDR[15] => rWR1_MAX_ADDR[15].DATAIN
WR1_MAX_ADDR[16] => rWR1_MAX_ADDR[16].DATAIN
WR1_MAX_ADDR[17] => rWR1_MAX_ADDR[17].DATAIN
WR1_MAX_ADDR[18] => rWR1_MAX_ADDR[18].DATAIN
WR1_MAX_ADDR[19] => rWR1_MAX_ADDR[19].DATAIN
WR1_MAX_ADDR[20] => rWR1_MAX_ADDR[20].DATAIN
WR1_MAX_ADDR[21] => rWR1_MAX_ADDR[21].DATAIN
WR1_MAX_ADDR[22] => rWR1_MAX_ADDR[22].DATAIN
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR[0].ADATA
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR[1].ADATA
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR[2].ADATA
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR[3].ADATA
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR[4].ADATA
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR[5].ADATA
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR[6].ADATA
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR[7].ADATA
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR[8].ADATA
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR[9].ADATA
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR[10].ADATA
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR[11].ADATA
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR[12].ADATA
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR[13].ADATA
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR[14].ADATA
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR[15].ADATA
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR[16].ADATA
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR[17].ADATA
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR[18].ADATA
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR[19].ADATA
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR[20].ADATA
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR[21].ADATA
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR[22].ADATA
WR2_MAX_ADDR[0] => rWR2_MAX_ADDR[0].DATAIN
WR2_MAX_ADDR[1] => rWR2_MAX_ADDR[1].DATAIN
WR2_MAX_ADDR[2] => rWR2_MAX_ADDR[2].DATAIN
WR2_MAX_ADDR[3] => rWR2_MAX_ADDR[3].DATAIN
WR2_MAX_ADDR[4] => rWR2_MAX_ADDR[4].DATAIN
WR2_MAX_ADDR[5] => rWR2_MAX_ADDR[5].DATAIN
WR2_MAX_ADDR[6] => rWR2_MAX_ADDR[6].DATAIN
WR2_MAX_ADDR[7] => rWR2_MAX_ADDR[7].DATAIN
WR2_MAX_ADDR[8] => rWR2_MAX_ADDR[8].DATAIN
WR2_MAX_ADDR[9] => rWR2_MAX_ADDR[9].DATAIN
WR2_MAX_ADDR[10] => rWR2_MAX_ADDR[10].DATAIN
WR2_MAX_ADDR[11] => rWR2_MAX_ADDR[11].DATAIN
WR2_MAX_ADDR[12] => rWR2_MAX_ADDR[12].DATAIN
WR2_MAX_ADDR[13] => rWR2_MAX_ADDR[13].DATAIN
WR2_MAX_ADDR[14] => rWR2_MAX_ADDR[14].DATAIN
WR2_MAX_ADDR[15] => rWR2_MAX_ADDR[15].DATAIN
WR2_MAX_ADDR[16] => rWR2_MAX_ADDR[16].DATAIN
WR2_MAX_ADDR[17] => rWR2_MAX_ADDR[17].DATAIN
WR2_MAX_ADDR[18] => rWR2_MAX_ADDR[18].DATAIN
WR2_MAX_ADDR[19] => rWR2_MAX_ADDR[19].DATAIN
WR2_MAX_ADDR[20] => rWR2_MAX_ADDR[20].DATAIN
WR2_MAX_ADDR[21] => rWR2_MAX_ADDR[21].DATAIN
WR2_MAX_ADDR[22] => rWR2_MAX_ADDR[22].DATAIN
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
RD1_DATA[0] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[1] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[2] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[3] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[4] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[5] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[6] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[7] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[8] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[9] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[10] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[11] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[12] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[13] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[14] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[15] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR[0].ADATA
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR[1].ADATA
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR[2].ADATA
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR[3].ADATA
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR[4].ADATA
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR[5].ADATA
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR[6].ADATA
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR[7].ADATA
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR[8].ADATA
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR[9].ADATA
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR[10].ADATA
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR[11].ADATA
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR[12].ADATA
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR[13].ADATA
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR[14].ADATA
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR[15].ADATA
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR[16].ADATA
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR[17].ADATA
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR[18].ADATA
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR[19].ADATA
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR[20].ADATA
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR[21].ADATA
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR[22].ADATA
RD1_MAX_ADDR[0] => rRD1_MAX_ADDR[0].DATAIN
RD1_MAX_ADDR[1] => rRD1_MAX_ADDR[1].DATAIN
RD1_MAX_ADDR[2] => rRD1_MAX_ADDR[2].DATAIN
RD1_MAX_ADDR[3] => rRD1_MAX_ADDR[3].DATAIN
RD1_MAX_ADDR[4] => rRD1_MAX_ADDR[4].DATAIN
RD1_MAX_ADDR[5] => rRD1_MAX_ADDR[5].DATAIN
RD1_MAX_ADDR[6] => rRD1_MAX_ADDR[6].DATAIN
RD1_MAX_ADDR[7] => rRD1_MAX_ADDR[7].DATAIN
RD1_MAX_ADDR[8] => rRD1_MAX_ADDR[8].DATAIN
RD1_MAX_ADDR[9] => rRD1_MAX_ADDR[9].DATAIN
RD1_MAX_ADDR[10] => rRD1_MAX_ADDR[10].DATAIN
RD1_MAX_ADDR[11] => rRD1_MAX_ADDR[11].DATAIN
RD1_MAX_ADDR[12] => rRD1_MAX_ADDR[12].DATAIN
RD1_MAX_ADDR[13] => rRD1_MAX_ADDR[13].DATAIN
RD1_MAX_ADDR[14] => rRD1_MAX_ADDR[14].DATAIN
RD1_MAX_ADDR[15] => rRD1_MAX_ADDR[15].DATAIN
RD1_MAX_ADDR[16] => rRD1_MAX_ADDR[16].DATAIN
RD1_MAX_ADDR[17] => rRD1_MAX_ADDR[17].DATAIN
RD1_MAX_ADDR[18] => rRD1_MAX_ADDR[18].DATAIN
RD1_MAX_ADDR[19] => rRD1_MAX_ADDR[19].DATAIN
RD1_MAX_ADDR[20] => rRD1_MAX_ADDR[20].DATAIN
RD1_MAX_ADDR[21] => rRD1_MAX_ADDR[21].DATAIN
RD1_MAX_ADDR[22] => rRD1_MAX_ADDR[22].DATAIN
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD2_DATA[0] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[1] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[2] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[3] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[4] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[5] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[6] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[7] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[8] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[9] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[10] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[11] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[12] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[13] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[14] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[15] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR[0].ADATA
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR[1].ADATA
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR[2].ADATA
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR[3].ADATA
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR[4].ADATA
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR[5].ADATA
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR[6].ADATA
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR[7].ADATA
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR[8].ADATA
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR[9].ADATA
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR[10].ADATA
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR[11].ADATA
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR[12].ADATA
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR[13].ADATA
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR[14].ADATA
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR[15].ADATA
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR[16].ADATA
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR[17].ADATA
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR[18].ADATA
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR[19].ADATA
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR[20].ADATA
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR[21].ADATA
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR[22].ADATA
RD2_MAX_ADDR[0] => rRD2_MAX_ADDR[0].DATAIN
RD2_MAX_ADDR[1] => rRD2_MAX_ADDR[1].DATAIN
RD2_MAX_ADDR[2] => rRD2_MAX_ADDR[2].DATAIN
RD2_MAX_ADDR[3] => rRD2_MAX_ADDR[3].DATAIN
RD2_MAX_ADDR[4] => rRD2_MAX_ADDR[4].DATAIN
RD2_MAX_ADDR[5] => rRD2_MAX_ADDR[5].DATAIN
RD2_MAX_ADDR[6] => rRD2_MAX_ADDR[6].DATAIN
RD2_MAX_ADDR[7] => rRD2_MAX_ADDR[7].DATAIN
RD2_MAX_ADDR[8] => rRD2_MAX_ADDR[8].DATAIN
RD2_MAX_ADDR[9] => rRD2_MAX_ADDR[9].DATAIN
RD2_MAX_ADDR[10] => rRD2_MAX_ADDR[10].DATAIN
RD2_MAX_ADDR[11] => rRD2_MAX_ADDR[11].DATAIN
RD2_MAX_ADDR[12] => rRD2_MAX_ADDR[12].DATAIN
RD2_MAX_ADDR[13] => rRD2_MAX_ADDR[13].DATAIN
RD2_MAX_ADDR[14] => rRD2_MAX_ADDR[14].DATAIN
RD2_MAX_ADDR[15] => rRD2_MAX_ADDR[15].DATAIN
RD2_MAX_ADDR[16] => rRD2_MAX_ADDR[16].DATAIN
RD2_MAX_ADDR[17] => rRD2_MAX_ADDR[17].DATAIN
RD2_MAX_ADDR[18] => rRD2_MAX_ADDR[18].DATAIN
RD2_MAX_ADDR[19] => rRD2_MAX_ADDR[19].DATAIN
RD2_MAX_ADDR[20] => rRD2_MAX_ADDR[20].DATAIN
RD2_MAX_ADDR[21] => rRD2_MAX_ADDR[21].DATAIN
RD2_MAX_ADDR[22] => rRD2_MAX_ADDR[22].DATAIN
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQ[16] <> DQ[16]
DQ[17] <> DQ[17]
DQ[18] <> DQ[18]
DQ[19] <> DQ[19]
DQ[20] <> DQ[20]
DQ[21] <> DQ[21]
DQ[22] <> DQ[22]
DQ[23] <> DQ[23]
DQ[24] <> DQ[24]
DQ[25] <> DQ[25]
DQ[26] <> DQ[26]
DQ[27] <> DQ[27]
DQ[28] <> DQ[28]
DQ[29] <> DQ[29]
DQ[30] <> DQ[30]
DQ[31] <> DQ[31]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[2] <= DQM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[3] <= DQM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|command:u_command
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|sdr_data_path:u_sdr_data_path
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
CLK => DQM[2]~reg0.CLK
CLK => DQM[3]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.PRESET
RESET_N => DQM[2]~reg0.ACLR
RESET_N => DQM[3]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DATAIN[16] => DQOUT[16].DATAIN
DATAIN[17] => DQOUT[17].DATAIN
DATAIN[18] => DQOUT[18].DATAIN
DATAIN[19] => DQOUT[19].DATAIN
DATAIN[20] => DQOUT[20].DATAIN
DATAIN[21] => DQOUT[21].DATAIN
DATAIN[22] => DQOUT[22].DATAIN
DATAIN[23] => DQOUT[23].DATAIN
DATAIN[24] => DQOUT[24].DATAIN
DATAIN[25] => DQOUT[25].DATAIN
DATAIN[26] => DQOUT[26].DATAIN
DATAIN[27] => DQOUT[27].DATAIN
DATAIN[28] => DQOUT[28].DATAIN
DATAIN[29] => DQOUT[29].DATAIN
DATAIN[30] => DQOUT[30].DATAIN
DATAIN[31] => DQOUT[31].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DM[2] => DQM[2]~reg0.DATAIN
DM[3] => DQM[3]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[16] <= DATAIN[16].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[17] <= DATAIN[17].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[18] <= DATAIN[18].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[19] <= DATAIN[19].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[20] <= DATAIN[20].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[21] <= DATAIN[21].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[22] <= DATAIN[22].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[23] <= DATAIN[23].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[24] <= DATAIN[24].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[25] <= DATAIN[25].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[26] <= DATAIN[26].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[27] <= DATAIN[27].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[28] <= DATAIN[28].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[29] <= DATAIN[29].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[30] <= DATAIN[30].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[31] <= DATAIN[31].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[2] <= DQM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[3] <= DQM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_lhh1:auto_generated.aclr
data[0] => dcfifo_lhh1:auto_generated.data[0]
data[1] => dcfifo_lhh1:auto_generated.data[1]
data[2] => dcfifo_lhh1:auto_generated.data[2]
data[3] => dcfifo_lhh1:auto_generated.data[3]
data[4] => dcfifo_lhh1:auto_generated.data[4]
data[5] => dcfifo_lhh1:auto_generated.data[5]
data[6] => dcfifo_lhh1:auto_generated.data[6]
data[7] => dcfifo_lhh1:auto_generated.data[7]
data[8] => dcfifo_lhh1:auto_generated.data[8]
data[9] => dcfifo_lhh1:auto_generated.data[9]
data[10] => dcfifo_lhh1:auto_generated.data[10]
data[11] => dcfifo_lhh1:auto_generated.data[11]
data[12] => dcfifo_lhh1:auto_generated.data[12]
data[13] => dcfifo_lhh1:auto_generated.data[13]
data[14] => dcfifo_lhh1:auto_generated.data[14]
data[15] => dcfifo_lhh1:auto_generated.data[15]
q[0] <= dcfifo_lhh1:auto_generated.q[0]
q[1] <= dcfifo_lhh1:auto_generated.q[1]
q[2] <= dcfifo_lhh1:auto_generated.q[2]
q[3] <= dcfifo_lhh1:auto_generated.q[3]
q[4] <= dcfifo_lhh1:auto_generated.q[4]
q[5] <= dcfifo_lhh1:auto_generated.q[5]
q[6] <= dcfifo_lhh1:auto_generated.q[6]
q[7] <= dcfifo_lhh1:auto_generated.q[7]
q[8] <= dcfifo_lhh1:auto_generated.q[8]
q[9] <= dcfifo_lhh1:auto_generated.q[9]
q[10] <= dcfifo_lhh1:auto_generated.q[10]
q[11] <= dcfifo_lhh1:auto_generated.q[11]
q[12] <= dcfifo_lhh1:auto_generated.q[12]
q[13] <= dcfifo_lhh1:auto_generated.q[13]
q[14] <= dcfifo_lhh1:auto_generated.q[14]
q[15] <= dcfifo_lhh1:auto_generated.q[15]
q[16] <= dcfifo_lhh1:auto_generated.q[16]
q[17] <= dcfifo_lhh1:auto_generated.q[17]
q[18] <= dcfifo_lhh1:auto_generated.q[18]
q[19] <= dcfifo_lhh1:auto_generated.q[19]
q[20] <= dcfifo_lhh1:auto_generated.q[20]
q[21] <= dcfifo_lhh1:auto_generated.q[21]
q[22] <= dcfifo_lhh1:auto_generated.q[22]
q[23] <= dcfifo_lhh1:auto_generated.q[23]
q[24] <= dcfifo_lhh1:auto_generated.q[24]
q[25] <= dcfifo_lhh1:auto_generated.q[25]
q[26] <= dcfifo_lhh1:auto_generated.q[26]
q[27] <= dcfifo_lhh1:auto_generated.q[27]
q[28] <= dcfifo_lhh1:auto_generated.q[28]
q[29] <= dcfifo_lhh1:auto_generated.q[29]
q[30] <= dcfifo_lhh1:auto_generated.q[30]
q[31] <= dcfifo_lhh1:auto_generated.q[31]
rdclk => dcfifo_lhh1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_lhh1:auto_generated.rdreq
rdusedw[0] <= dcfifo_lhh1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_lhh1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_lhh1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_lhh1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_lhh1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_lhh1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_lhh1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_lhh1:auto_generated.rdusedw[7]
wrclk => dcfifo_lhh1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_lhh1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_rj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_rj31:fifo_ram.data_a[0]
data[1] => altsyncram_rj31:fifo_ram.data_a[1]
data[2] => altsyncram_rj31:fifo_ram.data_a[2]
data[3] => altsyncram_rj31:fifo_ram.data_a[3]
data[4] => altsyncram_rj31:fifo_ram.data_a[4]
data[5] => altsyncram_rj31:fifo_ram.data_a[5]
data[6] => altsyncram_rj31:fifo_ram.data_a[6]
data[7] => altsyncram_rj31:fifo_ram.data_a[7]
data[8] => altsyncram_rj31:fifo_ram.data_a[8]
data[9] => altsyncram_rj31:fifo_ram.data_a[9]
data[10] => altsyncram_rj31:fifo_ram.data_a[10]
data[11] => altsyncram_rj31:fifo_ram.data_a[11]
data[12] => altsyncram_rj31:fifo_ram.data_a[12]
data[13] => altsyncram_rj31:fifo_ram.data_a[13]
data[14] => altsyncram_rj31:fifo_ram.data_a[14]
data[15] => altsyncram_rj31:fifo_ram.data_a[15]
q[0] <= altsyncram_rj31:fifo_ram.q_b[0]
q[1] <= altsyncram_rj31:fifo_ram.q_b[1]
q[2] <= altsyncram_rj31:fifo_ram.q_b[2]
q[3] <= altsyncram_rj31:fifo_ram.q_b[3]
q[4] <= altsyncram_rj31:fifo_ram.q_b[4]
q[5] <= altsyncram_rj31:fifo_ram.q_b[5]
q[6] <= altsyncram_rj31:fifo_ram.q_b[6]
q[7] <= altsyncram_rj31:fifo_ram.q_b[7]
q[8] <= altsyncram_rj31:fifo_ram.q_b[8]
q[9] <= altsyncram_rj31:fifo_ram.q_b[9]
q[10] <= altsyncram_rj31:fifo_ram.q_b[10]
q[11] <= altsyncram_rj31:fifo_ram.q_b[11]
q[12] <= altsyncram_rj31:fifo_ram.q_b[12]
q[13] <= altsyncram_rj31:fifo_ram.q_b[13]
q[14] <= altsyncram_rj31:fifo_ram.q_b[14]
q[15] <= altsyncram_rj31:fifo_ram.q_b[15]
q[16] <= altsyncram_rj31:fifo_ram.q_b[16]
q[17] <= altsyncram_rj31:fifo_ram.q_b[17]
q[18] <= altsyncram_rj31:fifo_ram.q_b[18]
q[19] <= altsyncram_rj31:fifo_ram.q_b[19]
q[20] <= altsyncram_rj31:fifo_ram.q_b[20]
q[21] <= altsyncram_rj31:fifo_ram.q_b[21]
q[22] <= altsyncram_rj31:fifo_ram.q_b[22]
q[23] <= altsyncram_rj31:fifo_ram.q_b[23]
q[24] <= altsyncram_rj31:fifo_ram.q_b[24]
q[25] <= altsyncram_rj31:fifo_ram.q_b[25]
q[26] <= altsyncram_rj31:fifo_ram.q_b[26]
q[27] <= altsyncram_rj31:fifo_ram.q_b[27]
q[28] <= altsyncram_rj31:fifo_ram.q_b[28]
q[29] <= altsyncram_rj31:fifo_ram.q_b[29]
q[30] <= altsyncram_rj31:fifo_ram.q_b[30]
q[31] <= altsyncram_rj31:fifo_ram.q_b[31]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_rj31:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_rj31:fifo_ram.clock0
wrclk => alt_synch_pipe_jkd:ws_dgrp.clock
wrclk => cntr_54e:cntr_b.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter10a[8].IN0
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a0.PORTBDATAOUT1
q_b[17] <= ram_block11a1.PORTBDATAOUT1
q_b[18] <= ram_block11a2.PORTBDATAOUT1
q_b[19] <= ram_block11a3.PORTBDATAOUT1
q_b[20] <= ram_block11a4.PORTBDATAOUT1
q_b[21] <= ram_block11a5.PORTBDATAOUT1
q_b[22] <= ram_block11a6.PORTBDATAOUT1
q_b[23] <= ram_block11a7.PORTBDATAOUT1
q_b[24] <= ram_block11a8.PORTBDATAOUT1
q_b[25] <= ram_block11a9.PORTBDATAOUT1
q_b[26] <= ram_block11a10.PORTBDATAOUT1
q_b[27] <= ram_block11a11.PORTBDATAOUT1
q_b[28] <= ram_block11a12.PORTBDATAOUT1
q_b[29] <= ram_block11a13.PORTBDATAOUT1
q_b[30] <= ram_block11a14.PORTBDATAOUT1
q_b[31] <= ram_block11a15.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_ld9:dffpipe12.clock
clrn => dffpipe_ld9:dffpipe12.clrn
d[0] => dffpipe_ld9:dffpipe12.d[0]
d[1] => dffpipe_ld9:dffpipe12.d[1]
d[2] => dffpipe_ld9:dffpipe12.d[2]
d[3] => dffpipe_ld9:dffpipe12.d[3]
d[4] => dffpipe_ld9:dffpipe12.d[4]
d[5] => dffpipe_ld9:dffpipe12.d[5]
d[6] => dffpipe_ld9:dffpipe12.d[6]
d[7] => dffpipe_ld9:dffpipe12.d[7]
d[8] => dffpipe_ld9:dffpipe12.d[8]
q[0] <= dffpipe_ld9:dffpipe12.q[0]
q[1] <= dffpipe_ld9:dffpipe12.q[1]
q[2] <= dffpipe_ld9:dffpipe12.q[2]
q[3] <= dffpipe_ld9:dffpipe12.q[3]
q[4] <= dffpipe_ld9:dffpipe12.q[4]
q[5] <= dffpipe_ld9:dffpipe12.q[5]
q[6] <= dffpipe_ld9:dffpipe12.q[6]
q[7] <= dffpipe_ld9:dffpipe12.q[7]
q[8] <= dffpipe_ld9:dffpipe12.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
clock => dffpipe_md9:dffpipe15.clock
clrn => dffpipe_md9:dffpipe15.clrn
d[0] => dffpipe_md9:dffpipe15.d[0]
d[1] => dffpipe_md9:dffpipe15.d[1]
d[2] => dffpipe_md9:dffpipe15.d[2]
d[3] => dffpipe_md9:dffpipe15.d[3]
d[4] => dffpipe_md9:dffpipe15.d[4]
d[5] => dffpipe_md9:dffpipe15.d[5]
d[6] => dffpipe_md9:dffpipe15.d[6]
d[7] => dffpipe_md9:dffpipe15.d[7]
d[8] => dffpipe_md9:dffpipe15.d[8]
q[0] <= dffpipe_md9:dffpipe15.q[0]
q[1] <= dffpipe_md9:dffpipe15.q[1]
q[2] <= dffpipe_md9:dffpipe15.q[2]
q[3] <= dffpipe_md9:dffpipe15.q[3]
q[4] <= dffpipe_md9:dffpipe15.q[4]
q[5] <= dffpipe_md9:dffpipe15.q[5]
q[6] <= dffpipe_md9:dffpipe15.q[6]
q[7] <= dffpipe_md9:dffpipe15.q[7]
q[8] <= dffpipe_md9:dffpipe15.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_md9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_lhh1:auto_generated.aclr
data[0] => dcfifo_lhh1:auto_generated.data[0]
data[1] => dcfifo_lhh1:auto_generated.data[1]
data[2] => dcfifo_lhh1:auto_generated.data[2]
data[3] => dcfifo_lhh1:auto_generated.data[3]
data[4] => dcfifo_lhh1:auto_generated.data[4]
data[5] => dcfifo_lhh1:auto_generated.data[5]
data[6] => dcfifo_lhh1:auto_generated.data[6]
data[7] => dcfifo_lhh1:auto_generated.data[7]
data[8] => dcfifo_lhh1:auto_generated.data[8]
data[9] => dcfifo_lhh1:auto_generated.data[9]
data[10] => dcfifo_lhh1:auto_generated.data[10]
data[11] => dcfifo_lhh1:auto_generated.data[11]
data[12] => dcfifo_lhh1:auto_generated.data[12]
data[13] => dcfifo_lhh1:auto_generated.data[13]
data[14] => dcfifo_lhh1:auto_generated.data[14]
data[15] => dcfifo_lhh1:auto_generated.data[15]
q[0] <= dcfifo_lhh1:auto_generated.q[0]
q[1] <= dcfifo_lhh1:auto_generated.q[1]
q[2] <= dcfifo_lhh1:auto_generated.q[2]
q[3] <= dcfifo_lhh1:auto_generated.q[3]
q[4] <= dcfifo_lhh1:auto_generated.q[4]
q[5] <= dcfifo_lhh1:auto_generated.q[5]
q[6] <= dcfifo_lhh1:auto_generated.q[6]
q[7] <= dcfifo_lhh1:auto_generated.q[7]
q[8] <= dcfifo_lhh1:auto_generated.q[8]
q[9] <= dcfifo_lhh1:auto_generated.q[9]
q[10] <= dcfifo_lhh1:auto_generated.q[10]
q[11] <= dcfifo_lhh1:auto_generated.q[11]
q[12] <= dcfifo_lhh1:auto_generated.q[12]
q[13] <= dcfifo_lhh1:auto_generated.q[13]
q[14] <= dcfifo_lhh1:auto_generated.q[14]
q[15] <= dcfifo_lhh1:auto_generated.q[15]
q[16] <= dcfifo_lhh1:auto_generated.q[16]
q[17] <= dcfifo_lhh1:auto_generated.q[17]
q[18] <= dcfifo_lhh1:auto_generated.q[18]
q[19] <= dcfifo_lhh1:auto_generated.q[19]
q[20] <= dcfifo_lhh1:auto_generated.q[20]
q[21] <= dcfifo_lhh1:auto_generated.q[21]
q[22] <= dcfifo_lhh1:auto_generated.q[22]
q[23] <= dcfifo_lhh1:auto_generated.q[23]
q[24] <= dcfifo_lhh1:auto_generated.q[24]
q[25] <= dcfifo_lhh1:auto_generated.q[25]
q[26] <= dcfifo_lhh1:auto_generated.q[26]
q[27] <= dcfifo_lhh1:auto_generated.q[27]
q[28] <= dcfifo_lhh1:auto_generated.q[28]
q[29] <= dcfifo_lhh1:auto_generated.q[29]
q[30] <= dcfifo_lhh1:auto_generated.q[30]
q[31] <= dcfifo_lhh1:auto_generated.q[31]
rdclk => dcfifo_lhh1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_lhh1:auto_generated.rdreq
rdusedw[0] <= dcfifo_lhh1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_lhh1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_lhh1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_lhh1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_lhh1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_lhh1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_lhh1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_lhh1:auto_generated.rdusedw[7]
wrclk => dcfifo_lhh1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_lhh1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_rj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_rj31:fifo_ram.data_a[0]
data[1] => altsyncram_rj31:fifo_ram.data_a[1]
data[2] => altsyncram_rj31:fifo_ram.data_a[2]
data[3] => altsyncram_rj31:fifo_ram.data_a[3]
data[4] => altsyncram_rj31:fifo_ram.data_a[4]
data[5] => altsyncram_rj31:fifo_ram.data_a[5]
data[6] => altsyncram_rj31:fifo_ram.data_a[6]
data[7] => altsyncram_rj31:fifo_ram.data_a[7]
data[8] => altsyncram_rj31:fifo_ram.data_a[8]
data[9] => altsyncram_rj31:fifo_ram.data_a[9]
data[10] => altsyncram_rj31:fifo_ram.data_a[10]
data[11] => altsyncram_rj31:fifo_ram.data_a[11]
data[12] => altsyncram_rj31:fifo_ram.data_a[12]
data[13] => altsyncram_rj31:fifo_ram.data_a[13]
data[14] => altsyncram_rj31:fifo_ram.data_a[14]
data[15] => altsyncram_rj31:fifo_ram.data_a[15]
q[0] <= altsyncram_rj31:fifo_ram.q_b[0]
q[1] <= altsyncram_rj31:fifo_ram.q_b[1]
q[2] <= altsyncram_rj31:fifo_ram.q_b[2]
q[3] <= altsyncram_rj31:fifo_ram.q_b[3]
q[4] <= altsyncram_rj31:fifo_ram.q_b[4]
q[5] <= altsyncram_rj31:fifo_ram.q_b[5]
q[6] <= altsyncram_rj31:fifo_ram.q_b[6]
q[7] <= altsyncram_rj31:fifo_ram.q_b[7]
q[8] <= altsyncram_rj31:fifo_ram.q_b[8]
q[9] <= altsyncram_rj31:fifo_ram.q_b[9]
q[10] <= altsyncram_rj31:fifo_ram.q_b[10]
q[11] <= altsyncram_rj31:fifo_ram.q_b[11]
q[12] <= altsyncram_rj31:fifo_ram.q_b[12]
q[13] <= altsyncram_rj31:fifo_ram.q_b[13]
q[14] <= altsyncram_rj31:fifo_ram.q_b[14]
q[15] <= altsyncram_rj31:fifo_ram.q_b[15]
q[16] <= altsyncram_rj31:fifo_ram.q_b[16]
q[17] <= altsyncram_rj31:fifo_ram.q_b[17]
q[18] <= altsyncram_rj31:fifo_ram.q_b[18]
q[19] <= altsyncram_rj31:fifo_ram.q_b[19]
q[20] <= altsyncram_rj31:fifo_ram.q_b[20]
q[21] <= altsyncram_rj31:fifo_ram.q_b[21]
q[22] <= altsyncram_rj31:fifo_ram.q_b[22]
q[23] <= altsyncram_rj31:fifo_ram.q_b[23]
q[24] <= altsyncram_rj31:fifo_ram.q_b[24]
q[25] <= altsyncram_rj31:fifo_ram.q_b[25]
q[26] <= altsyncram_rj31:fifo_ram.q_b[26]
q[27] <= altsyncram_rj31:fifo_ram.q_b[27]
q[28] <= altsyncram_rj31:fifo_ram.q_b[28]
q[29] <= altsyncram_rj31:fifo_ram.q_b[29]
q[30] <= altsyncram_rj31:fifo_ram.q_b[30]
q[31] <= altsyncram_rj31:fifo_ram.q_b[31]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_rj31:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_rj31:fifo_ram.clock0
wrclk => alt_synch_pipe_jkd:ws_dgrp.clock
wrclk => cntr_54e:cntr_b.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter10a[8].IN0
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a0.PORTBDATAOUT1
q_b[17] <= ram_block11a1.PORTBDATAOUT1
q_b[18] <= ram_block11a2.PORTBDATAOUT1
q_b[19] <= ram_block11a3.PORTBDATAOUT1
q_b[20] <= ram_block11a4.PORTBDATAOUT1
q_b[21] <= ram_block11a5.PORTBDATAOUT1
q_b[22] <= ram_block11a6.PORTBDATAOUT1
q_b[23] <= ram_block11a7.PORTBDATAOUT1
q_b[24] <= ram_block11a8.PORTBDATAOUT1
q_b[25] <= ram_block11a9.PORTBDATAOUT1
q_b[26] <= ram_block11a10.PORTBDATAOUT1
q_b[27] <= ram_block11a11.PORTBDATAOUT1
q_b[28] <= ram_block11a12.PORTBDATAOUT1
q_b[29] <= ram_block11a13.PORTBDATAOUT1
q_b[30] <= ram_block11a14.PORTBDATAOUT1
q_b[31] <= ram_block11a15.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_ld9:dffpipe12.clock
clrn => dffpipe_ld9:dffpipe12.clrn
d[0] => dffpipe_ld9:dffpipe12.d[0]
d[1] => dffpipe_ld9:dffpipe12.d[1]
d[2] => dffpipe_ld9:dffpipe12.d[2]
d[3] => dffpipe_ld9:dffpipe12.d[3]
d[4] => dffpipe_ld9:dffpipe12.d[4]
d[5] => dffpipe_ld9:dffpipe12.d[5]
d[6] => dffpipe_ld9:dffpipe12.d[6]
d[7] => dffpipe_ld9:dffpipe12.d[7]
d[8] => dffpipe_ld9:dffpipe12.d[8]
q[0] <= dffpipe_ld9:dffpipe12.q[0]
q[1] <= dffpipe_ld9:dffpipe12.q[1]
q[2] <= dffpipe_ld9:dffpipe12.q[2]
q[3] <= dffpipe_ld9:dffpipe12.q[3]
q[4] <= dffpipe_ld9:dffpipe12.q[4]
q[5] <= dffpipe_ld9:dffpipe12.q[5]
q[6] <= dffpipe_ld9:dffpipe12.q[6]
q[7] <= dffpipe_ld9:dffpipe12.q[7]
q[8] <= dffpipe_ld9:dffpipe12.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
clock => dffpipe_md9:dffpipe15.clock
clrn => dffpipe_md9:dffpipe15.clrn
d[0] => dffpipe_md9:dffpipe15.d[0]
d[1] => dffpipe_md9:dffpipe15.d[1]
d[2] => dffpipe_md9:dffpipe15.d[2]
d[3] => dffpipe_md9:dffpipe15.d[3]
d[4] => dffpipe_md9:dffpipe15.d[4]
d[5] => dffpipe_md9:dffpipe15.d[5]
d[6] => dffpipe_md9:dffpipe15.d[6]
d[7] => dffpipe_md9:dffpipe15.d[7]
d[8] => dffpipe_md9:dffpipe15.d[8]
q[0] <= dffpipe_md9:dffpipe15.q[0]
q[1] <= dffpipe_md9:dffpipe15.q[1]
q[2] <= dffpipe_md9:dffpipe15.q[2]
q[3] <= dffpipe_md9:dffpipe15.q[3]
q[4] <= dffpipe_md9:dffpipe15.q[4]
q[5] <= dffpipe_md9:dffpipe15.q[5]
q[6] <= dffpipe_md9:dffpipe15.q[6]
q[7] <= dffpipe_md9:dffpipe15.q[7]
q[8] <= dffpipe_md9:dffpipe15.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_md9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_dih1:auto_generated.aclr
data[0] => dcfifo_dih1:auto_generated.data[0]
data[1] => dcfifo_dih1:auto_generated.data[1]
data[2] => dcfifo_dih1:auto_generated.data[2]
data[3] => dcfifo_dih1:auto_generated.data[3]
data[4] => dcfifo_dih1:auto_generated.data[4]
data[5] => dcfifo_dih1:auto_generated.data[5]
data[6] => dcfifo_dih1:auto_generated.data[6]
data[7] => dcfifo_dih1:auto_generated.data[7]
data[8] => dcfifo_dih1:auto_generated.data[8]
data[9] => dcfifo_dih1:auto_generated.data[9]
data[10] => dcfifo_dih1:auto_generated.data[10]
data[11] => dcfifo_dih1:auto_generated.data[11]
data[12] => dcfifo_dih1:auto_generated.data[12]
data[13] => dcfifo_dih1:auto_generated.data[13]
data[14] => dcfifo_dih1:auto_generated.data[14]
data[15] => dcfifo_dih1:auto_generated.data[15]
data[16] => dcfifo_dih1:auto_generated.data[16]
data[17] => dcfifo_dih1:auto_generated.data[17]
data[18] => dcfifo_dih1:auto_generated.data[18]
data[19] => dcfifo_dih1:auto_generated.data[19]
data[20] => dcfifo_dih1:auto_generated.data[20]
data[21] => dcfifo_dih1:auto_generated.data[21]
data[22] => dcfifo_dih1:auto_generated.data[22]
data[23] => dcfifo_dih1:auto_generated.data[23]
data[24] => dcfifo_dih1:auto_generated.data[24]
data[25] => dcfifo_dih1:auto_generated.data[25]
data[26] => dcfifo_dih1:auto_generated.data[26]
data[27] => dcfifo_dih1:auto_generated.data[27]
data[28] => dcfifo_dih1:auto_generated.data[28]
data[29] => dcfifo_dih1:auto_generated.data[29]
data[30] => dcfifo_dih1:auto_generated.data[30]
data[31] => dcfifo_dih1:auto_generated.data[31]
q[0] <= dcfifo_dih1:auto_generated.q[0]
q[1] <= dcfifo_dih1:auto_generated.q[1]
q[2] <= dcfifo_dih1:auto_generated.q[2]
q[3] <= dcfifo_dih1:auto_generated.q[3]
q[4] <= dcfifo_dih1:auto_generated.q[4]
q[5] <= dcfifo_dih1:auto_generated.q[5]
q[6] <= dcfifo_dih1:auto_generated.q[6]
q[7] <= dcfifo_dih1:auto_generated.q[7]
q[8] <= dcfifo_dih1:auto_generated.q[8]
q[9] <= dcfifo_dih1:auto_generated.q[9]
q[10] <= dcfifo_dih1:auto_generated.q[10]
q[11] <= dcfifo_dih1:auto_generated.q[11]
q[12] <= dcfifo_dih1:auto_generated.q[12]
q[13] <= dcfifo_dih1:auto_generated.q[13]
q[14] <= dcfifo_dih1:auto_generated.q[14]
q[15] <= dcfifo_dih1:auto_generated.q[15]
rdclk => dcfifo_dih1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_dih1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
wrclk => dcfifo_dih1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_dih1:auto_generated.wrreq
wrusedw[0] <= dcfifo_dih1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_dih1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_dih1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_dih1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_dih1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_dih1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_dih1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_dih1:auto_generated.wrusedw[7]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_sj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_b[0].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_sj31:fifo_ram.data_a[0]
data[1] => altsyncram_sj31:fifo_ram.data_a[1]
data[2] => altsyncram_sj31:fifo_ram.data_a[2]
data[3] => altsyncram_sj31:fifo_ram.data_a[3]
data[4] => altsyncram_sj31:fifo_ram.data_a[4]
data[5] => altsyncram_sj31:fifo_ram.data_a[5]
data[6] => altsyncram_sj31:fifo_ram.data_a[6]
data[7] => altsyncram_sj31:fifo_ram.data_a[7]
data[8] => altsyncram_sj31:fifo_ram.data_a[8]
data[9] => altsyncram_sj31:fifo_ram.data_a[9]
data[10] => altsyncram_sj31:fifo_ram.data_a[10]
data[11] => altsyncram_sj31:fifo_ram.data_a[11]
data[12] => altsyncram_sj31:fifo_ram.data_a[12]
data[13] => altsyncram_sj31:fifo_ram.data_a[13]
data[14] => altsyncram_sj31:fifo_ram.data_a[14]
data[15] => altsyncram_sj31:fifo_ram.data_a[15]
data[16] => altsyncram_sj31:fifo_ram.data_a[16]
data[17] => altsyncram_sj31:fifo_ram.data_a[17]
data[18] => altsyncram_sj31:fifo_ram.data_a[18]
data[19] => altsyncram_sj31:fifo_ram.data_a[19]
data[20] => altsyncram_sj31:fifo_ram.data_a[20]
data[21] => altsyncram_sj31:fifo_ram.data_a[21]
data[22] => altsyncram_sj31:fifo_ram.data_a[22]
data[23] => altsyncram_sj31:fifo_ram.data_a[23]
data[24] => altsyncram_sj31:fifo_ram.data_a[24]
data[25] => altsyncram_sj31:fifo_ram.data_a[25]
data[26] => altsyncram_sj31:fifo_ram.data_a[26]
data[27] => altsyncram_sj31:fifo_ram.data_a[27]
data[28] => altsyncram_sj31:fifo_ram.data_a[28]
data[29] => altsyncram_sj31:fifo_ram.data_a[29]
data[30] => altsyncram_sj31:fifo_ram.data_a[30]
data[31] => altsyncram_sj31:fifo_ram.data_a[31]
q[0] <= altsyncram_sj31:fifo_ram.q_b[0]
q[1] <= altsyncram_sj31:fifo_ram.q_b[1]
q[2] <= altsyncram_sj31:fifo_ram.q_b[2]
q[3] <= altsyncram_sj31:fifo_ram.q_b[3]
q[4] <= altsyncram_sj31:fifo_ram.q_b[4]
q[5] <= altsyncram_sj31:fifo_ram.q_b[5]
q[6] <= altsyncram_sj31:fifo_ram.q_b[6]
q[7] <= altsyncram_sj31:fifo_ram.q_b[7]
q[8] <= altsyncram_sj31:fifo_ram.q_b[8]
q[9] <= altsyncram_sj31:fifo_ram.q_b[9]
q[10] <= altsyncram_sj31:fifo_ram.q_b[10]
q[11] <= altsyncram_sj31:fifo_ram.q_b[11]
q[12] <= altsyncram_sj31:fifo_ram.q_b[12]
q[13] <= altsyncram_sj31:fifo_ram.q_b[13]
q[14] <= altsyncram_sj31:fifo_ram.q_b[14]
q[15] <= altsyncram_sj31:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_sj31:fifo_ram.clock1
rdclk => alt_synch_pipe_kkd:rs_dgwp.clock
rdclk => cntr_54e:cntr_b.clock
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_sj31:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_lkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a0.PORTADATAIN1
data_a[17] => ram_block11a1.PORTADATAIN1
data_a[18] => ram_block11a2.PORTADATAIN1
data_a[19] => ram_block11a3.PORTADATAIN1
data_a[20] => ram_block11a4.PORTADATAIN1
data_a[21] => ram_block11a5.PORTADATAIN1
data_a[22] => ram_block11a6.PORTADATAIN1
data_a[23] => ram_block11a7.PORTADATAIN1
data_a[24] => ram_block11a8.PORTADATAIN1
data_a[25] => ram_block11a9.PORTADATAIN1
data_a[26] => ram_block11a10.PORTADATAIN1
data_a[27] => ram_block11a11.PORTADATAIN1
data_a[28] => ram_block11a12.PORTADATAIN1
data_a[29] => ram_block11a13.PORTADATAIN1
data_a[30] => ram_block11a14.PORTADATAIN1
data_a[31] => ram_block11a15.PORTADATAIN1
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
clock => dffpipe_nd9:dffpipe12.clock
clrn => dffpipe_nd9:dffpipe12.clrn
d[0] => dffpipe_nd9:dffpipe12.d[0]
d[1] => dffpipe_nd9:dffpipe12.d[1]
d[2] => dffpipe_nd9:dffpipe12.d[2]
d[3] => dffpipe_nd9:dffpipe12.d[3]
d[4] => dffpipe_nd9:dffpipe12.d[4]
d[5] => dffpipe_nd9:dffpipe12.d[5]
d[6] => dffpipe_nd9:dffpipe12.d[6]
d[7] => dffpipe_nd9:dffpipe12.d[7]
d[8] => dffpipe_nd9:dffpipe12.d[8]
q[0] <= dffpipe_nd9:dffpipe12.q[0]
q[1] <= dffpipe_nd9:dffpipe12.q[1]
q[2] <= dffpipe_nd9:dffpipe12.q[2]
q[3] <= dffpipe_nd9:dffpipe12.q[3]
q[4] <= dffpipe_nd9:dffpipe12.q[4]
q[5] <= dffpipe_nd9:dffpipe12.q[5]
q[6] <= dffpipe_nd9:dffpipe12.q[6]
q[7] <= dffpipe_nd9:dffpipe12.q[7]
q[8] <= dffpipe_nd9:dffpipe12.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
clock => dffpipe_od9:dffpipe15.clock
clrn => dffpipe_od9:dffpipe15.clrn
d[0] => dffpipe_od9:dffpipe15.d[0]
d[1] => dffpipe_od9:dffpipe15.d[1]
d[2] => dffpipe_od9:dffpipe15.d[2]
d[3] => dffpipe_od9:dffpipe15.d[3]
d[4] => dffpipe_od9:dffpipe15.d[4]
d[5] => dffpipe_od9:dffpipe15.d[5]
d[6] => dffpipe_od9:dffpipe15.d[6]
d[7] => dffpipe_od9:dffpipe15.d[7]
d[8] => dffpipe_od9:dffpipe15.d[8]
q[0] <= dffpipe_od9:dffpipe15.q[0]
q[1] <= dffpipe_od9:dffpipe15.q[1]
q[2] <= dffpipe_od9:dffpipe15.q[2]
q[3] <= dffpipe_od9:dffpipe15.q[3]
q[4] <= dffpipe_od9:dffpipe15.q[4]
q[5] <= dffpipe_od9:dffpipe15.q[5]
q[6] <= dffpipe_od9:dffpipe15.q[6]
q[7] <= dffpipe_od9:dffpipe15.q[7]
q[8] <= dffpipe_od9:dffpipe15.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_dih1:auto_generated.aclr
data[0] => dcfifo_dih1:auto_generated.data[0]
data[1] => dcfifo_dih1:auto_generated.data[1]
data[2] => dcfifo_dih1:auto_generated.data[2]
data[3] => dcfifo_dih1:auto_generated.data[3]
data[4] => dcfifo_dih1:auto_generated.data[4]
data[5] => dcfifo_dih1:auto_generated.data[5]
data[6] => dcfifo_dih1:auto_generated.data[6]
data[7] => dcfifo_dih1:auto_generated.data[7]
data[8] => dcfifo_dih1:auto_generated.data[8]
data[9] => dcfifo_dih1:auto_generated.data[9]
data[10] => dcfifo_dih1:auto_generated.data[10]
data[11] => dcfifo_dih1:auto_generated.data[11]
data[12] => dcfifo_dih1:auto_generated.data[12]
data[13] => dcfifo_dih1:auto_generated.data[13]
data[14] => dcfifo_dih1:auto_generated.data[14]
data[15] => dcfifo_dih1:auto_generated.data[15]
data[16] => dcfifo_dih1:auto_generated.data[16]
data[17] => dcfifo_dih1:auto_generated.data[17]
data[18] => dcfifo_dih1:auto_generated.data[18]
data[19] => dcfifo_dih1:auto_generated.data[19]
data[20] => dcfifo_dih1:auto_generated.data[20]
data[21] => dcfifo_dih1:auto_generated.data[21]
data[22] => dcfifo_dih1:auto_generated.data[22]
data[23] => dcfifo_dih1:auto_generated.data[23]
data[24] => dcfifo_dih1:auto_generated.data[24]
data[25] => dcfifo_dih1:auto_generated.data[25]
data[26] => dcfifo_dih1:auto_generated.data[26]
data[27] => dcfifo_dih1:auto_generated.data[27]
data[28] => dcfifo_dih1:auto_generated.data[28]
data[29] => dcfifo_dih1:auto_generated.data[29]
data[30] => dcfifo_dih1:auto_generated.data[30]
data[31] => dcfifo_dih1:auto_generated.data[31]
q[0] <= dcfifo_dih1:auto_generated.q[0]
q[1] <= dcfifo_dih1:auto_generated.q[1]
q[2] <= dcfifo_dih1:auto_generated.q[2]
q[3] <= dcfifo_dih1:auto_generated.q[3]
q[4] <= dcfifo_dih1:auto_generated.q[4]
q[5] <= dcfifo_dih1:auto_generated.q[5]
q[6] <= dcfifo_dih1:auto_generated.q[6]
q[7] <= dcfifo_dih1:auto_generated.q[7]
q[8] <= dcfifo_dih1:auto_generated.q[8]
q[9] <= dcfifo_dih1:auto_generated.q[9]
q[10] <= dcfifo_dih1:auto_generated.q[10]
q[11] <= dcfifo_dih1:auto_generated.q[11]
q[12] <= dcfifo_dih1:auto_generated.q[12]
q[13] <= dcfifo_dih1:auto_generated.q[13]
q[14] <= dcfifo_dih1:auto_generated.q[14]
q[15] <= dcfifo_dih1:auto_generated.q[15]
rdclk => dcfifo_dih1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_dih1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
wrclk => dcfifo_dih1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_dih1:auto_generated.wrreq
wrusedw[0] <= dcfifo_dih1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_dih1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_dih1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_dih1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_dih1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_dih1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_dih1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_dih1:auto_generated.wrusedw[7]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_sj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_b[0].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_sj31:fifo_ram.data_a[0]
data[1] => altsyncram_sj31:fifo_ram.data_a[1]
data[2] => altsyncram_sj31:fifo_ram.data_a[2]
data[3] => altsyncram_sj31:fifo_ram.data_a[3]
data[4] => altsyncram_sj31:fifo_ram.data_a[4]
data[5] => altsyncram_sj31:fifo_ram.data_a[5]
data[6] => altsyncram_sj31:fifo_ram.data_a[6]
data[7] => altsyncram_sj31:fifo_ram.data_a[7]
data[8] => altsyncram_sj31:fifo_ram.data_a[8]
data[9] => altsyncram_sj31:fifo_ram.data_a[9]
data[10] => altsyncram_sj31:fifo_ram.data_a[10]
data[11] => altsyncram_sj31:fifo_ram.data_a[11]
data[12] => altsyncram_sj31:fifo_ram.data_a[12]
data[13] => altsyncram_sj31:fifo_ram.data_a[13]
data[14] => altsyncram_sj31:fifo_ram.data_a[14]
data[15] => altsyncram_sj31:fifo_ram.data_a[15]
data[16] => altsyncram_sj31:fifo_ram.data_a[16]
data[17] => altsyncram_sj31:fifo_ram.data_a[17]
data[18] => altsyncram_sj31:fifo_ram.data_a[18]
data[19] => altsyncram_sj31:fifo_ram.data_a[19]
data[20] => altsyncram_sj31:fifo_ram.data_a[20]
data[21] => altsyncram_sj31:fifo_ram.data_a[21]
data[22] => altsyncram_sj31:fifo_ram.data_a[22]
data[23] => altsyncram_sj31:fifo_ram.data_a[23]
data[24] => altsyncram_sj31:fifo_ram.data_a[24]
data[25] => altsyncram_sj31:fifo_ram.data_a[25]
data[26] => altsyncram_sj31:fifo_ram.data_a[26]
data[27] => altsyncram_sj31:fifo_ram.data_a[27]
data[28] => altsyncram_sj31:fifo_ram.data_a[28]
data[29] => altsyncram_sj31:fifo_ram.data_a[29]
data[30] => altsyncram_sj31:fifo_ram.data_a[30]
data[31] => altsyncram_sj31:fifo_ram.data_a[31]
q[0] <= altsyncram_sj31:fifo_ram.q_b[0]
q[1] <= altsyncram_sj31:fifo_ram.q_b[1]
q[2] <= altsyncram_sj31:fifo_ram.q_b[2]
q[3] <= altsyncram_sj31:fifo_ram.q_b[3]
q[4] <= altsyncram_sj31:fifo_ram.q_b[4]
q[5] <= altsyncram_sj31:fifo_ram.q_b[5]
q[6] <= altsyncram_sj31:fifo_ram.q_b[6]
q[7] <= altsyncram_sj31:fifo_ram.q_b[7]
q[8] <= altsyncram_sj31:fifo_ram.q_b[8]
q[9] <= altsyncram_sj31:fifo_ram.q_b[9]
q[10] <= altsyncram_sj31:fifo_ram.q_b[10]
q[11] <= altsyncram_sj31:fifo_ram.q_b[11]
q[12] <= altsyncram_sj31:fifo_ram.q_b[12]
q[13] <= altsyncram_sj31:fifo_ram.q_b[13]
q[14] <= altsyncram_sj31:fifo_ram.q_b[14]
q[15] <= altsyncram_sj31:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_sj31:fifo_ram.clock1
rdclk => alt_synch_pipe_kkd:rs_dgwp.clock
rdclk => cntr_54e:cntr_b.clock
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_sj31:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_lkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a0.PORTADATAIN1
data_a[17] => ram_block11a1.PORTADATAIN1
data_a[18] => ram_block11a2.PORTADATAIN1
data_a[19] => ram_block11a3.PORTADATAIN1
data_a[20] => ram_block11a4.PORTADATAIN1
data_a[21] => ram_block11a5.PORTADATAIN1
data_a[22] => ram_block11a6.PORTADATAIN1
data_a[23] => ram_block11a7.PORTADATAIN1
data_a[24] => ram_block11a8.PORTADATAIN1
data_a[25] => ram_block11a9.PORTADATAIN1
data_a[26] => ram_block11a10.PORTADATAIN1
data_a[27] => ram_block11a11.PORTADATAIN1
data_a[28] => ram_block11a12.PORTADATAIN1
data_a[29] => ram_block11a13.PORTADATAIN1
data_a[30] => ram_block11a14.PORTADATAIN1
data_a[31] => ram_block11a15.PORTADATAIN1
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
clock => dffpipe_nd9:dffpipe12.clock
clrn => dffpipe_nd9:dffpipe12.clrn
d[0] => dffpipe_nd9:dffpipe12.d[0]
d[1] => dffpipe_nd9:dffpipe12.d[1]
d[2] => dffpipe_nd9:dffpipe12.d[2]
d[3] => dffpipe_nd9:dffpipe12.d[3]
d[4] => dffpipe_nd9:dffpipe12.d[4]
d[5] => dffpipe_nd9:dffpipe12.d[5]
d[6] => dffpipe_nd9:dffpipe12.d[6]
d[7] => dffpipe_nd9:dffpipe12.d[7]
d[8] => dffpipe_nd9:dffpipe12.d[8]
q[0] <= dffpipe_nd9:dffpipe12.q[0]
q[1] <= dffpipe_nd9:dffpipe12.q[1]
q[2] <= dffpipe_nd9:dffpipe12.q[2]
q[3] <= dffpipe_nd9:dffpipe12.q[3]
q[4] <= dffpipe_nd9:dffpipe12.q[4]
q[5] <= dffpipe_nd9:dffpipe12.q[5]
q[6] <= dffpipe_nd9:dffpipe12.q[6]
q[7] <= dffpipe_nd9:dffpipe12.q[7]
q[8] <= dffpipe_nd9:dffpipe12.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
clock => dffpipe_od9:dffpipe15.clock
clrn => dffpipe_od9:dffpipe15.clrn
d[0] => dffpipe_od9:dffpipe15.d[0]
d[1] => dffpipe_od9:dffpipe15.d[1]
d[2] => dffpipe_od9:dffpipe15.d[2]
d[3] => dffpipe_od9:dffpipe15.d[3]
d[4] => dffpipe_od9:dffpipe15.d[4]
d[5] => dffpipe_od9:dffpipe15.d[5]
d[6] => dffpipe_od9:dffpipe15.d[6]
d[7] => dffpipe_od9:dffpipe15.d[7]
d[8] => dffpipe_od9:dffpipe15.d[8]
q[0] <= dffpipe_od9:dffpipe15.q[0]
q[1] <= dffpipe_od9:dffpipe15.q[1]
q[2] <= dffpipe_od9:dffpipe15.q[2]
q[3] <= dffpipe_od9:dffpipe15.q[3]
q[4] <= dffpipe_od9:dffpipe15.q[4]
q[5] <= dffpipe_od9:dffpipe15.q[5]
q[6] <= dffpipe_od9:dffpipe15.q[6]
q[7] <= dffpipe_od9:dffpipe15.q[7]
q[8] <= dffpipe_od9:dffpipe15.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|I2C_CCD_Config:u8
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iCLK => combo_cnt[0].CLK
iCLK => combo_cnt[1].CLK
iCLK => combo_cnt[2].CLK
iCLK => combo_cnt[3].CLK
iCLK => combo_cnt[4].CLK
iCLK => combo_cnt[5].CLK
iCLK => combo_cnt[6].CLK
iCLK => combo_cnt[7].CLK
iCLK => combo_cnt[8].CLK
iCLK => combo_cnt[9].CLK
iCLK => combo_cnt[10].CLK
iCLK => combo_cnt[11].CLK
iCLK => combo_cnt[12].CLK
iCLK => combo_cnt[13].CLK
iCLK => combo_cnt[14].CLK
iCLK => combo_cnt[15].CLK
iCLK => combo_cnt[16].CLK
iCLK => combo_cnt[17].CLK
iCLK => combo_cnt[18].CLK
iCLK => combo_cnt[19].CLK
iCLK => combo_cnt[20].CLK
iCLK => combo_cnt[21].CLK
iCLK => combo_cnt[22].CLK
iCLK => combo_cnt[23].CLK
iCLK => combo_cnt[24].CLK
iCLK => senosr_exposure[0].CLK
iCLK => senosr_exposure[1].CLK
iCLK => senosr_exposure[2].CLK
iCLK => senosr_exposure[3].CLK
iCLK => senosr_exposure[4].CLK
iCLK => senosr_exposure[5].CLK
iCLK => senosr_exposure[6].CLK
iCLK => senosr_exposure[7].CLK
iCLK => senosr_exposure[8].CLK
iCLK => senosr_exposure[9].CLK
iCLK => senosr_exposure[10].CLK
iCLK => senosr_exposure[11].CLK
iCLK => senosr_exposure[12].CLK
iCLK => senosr_exposure[13].CLK
iCLK => senosr_exposure[14].CLK
iCLK => senosr_exposure[15].CLK
iCLK => iexposure_adj_delay[0].CLK
iCLK => iexposure_adj_delay[1].CLK
iCLK => iexposure_adj_delay[2].CLK
iCLK => iexposure_adj_delay[3].CLK
iRST_N => i2c_reset.IN1
iRST_N => combo_cnt[0].ACLR
iRST_N => combo_cnt[1].ACLR
iRST_N => combo_cnt[2].ACLR
iRST_N => combo_cnt[3].ACLR
iRST_N => combo_cnt[4].ACLR
iRST_N => combo_cnt[5].ACLR
iRST_N => combo_cnt[6].ACLR
iRST_N => combo_cnt[7].ACLR
iRST_N => combo_cnt[8].ACLR
iRST_N => combo_cnt[9].ACLR
iRST_N => combo_cnt[10].ACLR
iRST_N => combo_cnt[11].ACLR
iRST_N => combo_cnt[12].ACLR
iRST_N => combo_cnt[13].ACLR
iRST_N => combo_cnt[14].ACLR
iRST_N => combo_cnt[15].ACLR
iRST_N => combo_cnt[16].ACLR
iRST_N => combo_cnt[17].ACLR
iRST_N => combo_cnt[18].ACLR
iRST_N => combo_cnt[19].ACLR
iRST_N => combo_cnt[20].ACLR
iRST_N => combo_cnt[21].ACLR
iRST_N => combo_cnt[22].ACLR
iRST_N => combo_cnt[23].ACLR
iRST_N => combo_cnt[24].ACLR
iRST_N => senosr_exposure[0].ACLR
iRST_N => senosr_exposure[1].ACLR
iRST_N => senosr_exposure[2].ACLR
iRST_N => senosr_exposure[3].ACLR
iRST_N => senosr_exposure[4].ACLR
iRST_N => senosr_exposure[5].ACLR
iRST_N => senosr_exposure[6].PRESET
iRST_N => senosr_exposure[7].PRESET
iRST_N => senosr_exposure[8].PRESET
iRST_N => senosr_exposure[9].PRESET
iRST_N => senosr_exposure[10].PRESET
iRST_N => senosr_exposure[11].ACLR
iRST_N => senosr_exposure[12].ACLR
iRST_N => senosr_exposure[13].ACLR
iRST_N => senosr_exposure[14].ACLR
iRST_N => senosr_exposure[15].ACLR
iRST_N => iexposure_adj_delay[0].ACLR
iRST_N => iexposure_adj_delay[1].ACLR
iRST_N => iexposure_adj_delay[2].ACLR
iRST_N => iexposure_adj_delay[3].ACLR
iZOOM_MODE_SW => Mux18.IN67
iZOOM_MODE_SW => Mux19.IN65
iZOOM_MODE_SW => Mux21.IN69
iZOOM_MODE_SW => Mux22.IN69
iZOOM_MODE_SW => Mux19.IN66
iZOOM_MODE_SW => Mux13.IN68
iZOOM_MODE_SW => Mux14.IN69
iZOOM_MODE_SW => Mux16.IN69
iZOOM_MODE_SW => Mux17.IN69
iZOOM_MODE_SW => Mux18.IN68
iZOOM_MODE_SW => Mux19.IN67
iZOOM_MODE_SW => Mux20.IN69
iZOOM_MODE_SW => Mux13.IN69
iZOOM_MODE_SW => Mux15.IN69
iZOOM_MODE_SW => Mux18.IN69
iZOOM_MODE_SW => Mux19.IN68
iZOOM_MODE_SW => Mux23.IN68
iZOOM_MODE_SW => Mux19.IN69
iZOOM_MODE_SW => Mux23.IN69
iEXPOSURE_ADJ => iexposure_adj_delay[0].DATAIN
iEXPOSURE_ADJ => Equal0.IN0
iEXPOSURE_DEC_p => senosr_exposure_temp[17].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[16].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[15].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[14].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[13].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[12].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[11].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[10].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[9].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[8].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[7].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[6].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[5].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[4].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[3].OUTPUTSELECT
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => SD[24].CLK
CLOCK => SD[25].CLK
CLOCK => SD[26].CLK
CLOCK => SD[27].CLK
CLOCK => SD[28].CLK
CLOCK => SD[29].CLK
CLOCK => SD[30].CLK
CLOCK => SD[31].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK4.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[6].CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
I2C_DATA[24] => SD.DATAB
I2C_DATA[25] => SD.DATAB
I2C_DATA[26] => SD.DATAB
I2C_DATA[27] => SD.DATAB
I2C_DATA[28] => SD.DATAB
I2C_DATA[29] => SD.DATAB
I2C_DATA[30] => SD.DATAB
I2C_DATA[31] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK4.ACLR
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


|DE2_115_CAMERA|VGA_Controller:u1
iRed[0] => mVGA_R.DATAA
iRed[1] => mVGA_R.DATAA
iRed[2] => mVGA_R.DATAA
iRed[3] => mVGA_R.DATAA
iRed[4] => mVGA_R.DATAA
iRed[5] => mVGA_R.DATAA
iRed[6] => mVGA_R.DATAA
iRed[7] => mVGA_R.DATAA
iRed[8] => mVGA_R.DATAA
iRed[8] => Equal0.IN1
iRed[9] => mVGA_R.DATAA
iRed[9] => Equal0.IN0
iGreen[0] => mVGA_G.DATAA
iGreen[1] => mVGA_G.DATAA
iGreen[2] => mVGA_G.DATAA
iGreen[3] => mVGA_G.DATAA
iGreen[4] => mVGA_G.DATAA
iGreen[5] => mVGA_G.DATAA
iGreen[6] => mVGA_G.DATAA
iGreen[7] => mVGA_G.DATAA
iGreen[8] => mVGA_G.DATAA
iGreen[9] => mVGA_G.DATAA
iBlue[0] => mVGA_B.DATAA
iBlue[1] => mVGA_B.DATAA
iBlue[2] => mVGA_B.DATAA
iBlue[3] => mVGA_B.DATAA
iBlue[4] => mVGA_B.DATAA
iBlue[5] => mVGA_B.DATAA
iBlue[6] => mVGA_B.DATAA
iBlue[7] => mVGA_B.DATAA
iBlue[8] => mVGA_B.DATAA
iBlue[9] => mVGA_B.DATAA
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_bar => ~NO_FANOUT~
i_music_enb => ~NO_FANOUT~
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= oVGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_BLANK <= oVGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => mVGA_V_SYNC.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[10].CLK
iCLK => V_Cont[11].CLK
iCLK => V_Cont[12].CLK
iCLK => mVGA_H_SYNC.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => H_Cont[11].CLK
iCLK => H_Cont[12].CLK
iCLK => oRequest~reg0.CLK
iCLK => is_grid_r[0].CLK
iCLK => is_grid_r[1].CLK
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => oVGA_SYNC~reg0.CLK
iCLK => oVGA_BLANK~reg0.CLK
iCLK => oVGA_B[0]~reg0.CLK
iCLK => oVGA_B[1]~reg0.CLK
iCLK => oVGA_B[2]~reg0.CLK
iCLK => oVGA_B[3]~reg0.CLK
iCLK => oVGA_B[4]~reg0.CLK
iCLK => oVGA_B[5]~reg0.CLK
iCLK => oVGA_B[6]~reg0.CLK
iCLK => oVGA_B[7]~reg0.CLK
iCLK => oVGA_B[8]~reg0.CLK
iCLK => oVGA_B[9]~reg0.CLK
iCLK => oVGA_G[0]~reg0.CLK
iCLK => oVGA_G[1]~reg0.CLK
iCLK => oVGA_G[2]~reg0.CLK
iCLK => oVGA_G[3]~reg0.CLK
iCLK => oVGA_G[4]~reg0.CLK
iCLK => oVGA_G[5]~reg0.CLK
iCLK => oVGA_G[6]~reg0.CLK
iCLK => oVGA_G[7]~reg0.CLK
iCLK => oVGA_G[8]~reg0.CLK
iCLK => oVGA_G[9]~reg0.CLK
iCLK => oVGA_R[0]~reg0.CLK
iCLK => oVGA_R[1]~reg0.CLK
iCLK => oVGA_R[2]~reg0.CLK
iCLK => oVGA_R[3]~reg0.CLK
iCLK => oVGA_R[4]~reg0.CLK
iCLK => oVGA_R[5]~reg0.CLK
iCLK => oVGA_R[6]~reg0.CLK
iCLK => oVGA_R[7]~reg0.CLK
iCLK => oVGA_R[8]~reg0.CLK
iCLK => oVGA_R[9]~reg0.CLK
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => oVGA_SYNC~reg0.ACLR
iRST_N => oVGA_BLANK~reg0.ACLR
iRST_N => oVGA_B[0]~reg0.ACLR
iRST_N => oVGA_B[1]~reg0.ACLR
iRST_N => oVGA_B[2]~reg0.ACLR
iRST_N => oVGA_B[3]~reg0.ACLR
iRST_N => oVGA_B[4]~reg0.ACLR
iRST_N => oVGA_B[5]~reg0.ACLR
iRST_N => oVGA_B[6]~reg0.ACLR
iRST_N => oVGA_B[7]~reg0.ACLR
iRST_N => oVGA_B[8]~reg0.ACLR
iRST_N => oVGA_B[9]~reg0.ACLR
iRST_N => oVGA_G[0]~reg0.ACLR
iRST_N => oVGA_G[1]~reg0.ACLR
iRST_N => oVGA_G[2]~reg0.ACLR
iRST_N => oVGA_G[3]~reg0.ACLR
iRST_N => oVGA_G[4]~reg0.ACLR
iRST_N => oVGA_G[5]~reg0.ACLR
iRST_N => oVGA_G[6]~reg0.ACLR
iRST_N => oVGA_G[7]~reg0.ACLR
iRST_N => oVGA_G[8]~reg0.ACLR
iRST_N => oVGA_G[9]~reg0.ACLR
iRST_N => oVGA_R[0]~reg0.ACLR
iRST_N => oVGA_R[1]~reg0.ACLR
iRST_N => oVGA_R[2]~reg0.ACLR
iRST_N => oVGA_R[3]~reg0.ACLR
iRST_N => oVGA_R[4]~reg0.ACLR
iRST_N => oVGA_R[5]~reg0.ACLR
iRST_N => oVGA_R[6]~reg0.ACLR
iRST_N => oVGA_R[7]~reg0.ACLR
iRST_N => oVGA_R[8]~reg0.ACLR
iRST_N => oVGA_R[9]~reg0.ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => is_grid_r[0].ACLR
iRST_N => is_grid_r[1].ACLR
iRST_N => mVGA_V_SYNC.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => V_Cont[11].ACLR
iRST_N => V_Cont[12].ACLR
iRST_N => mVGA_H_SYNC.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[11].ACLR
iRST_N => H_Cont[12].ACLR
iZOOM_MODE_SW => ~NO_FANOUT~


|DE2_115_CAMERA|Object_Detector:u11
iRed[0] => ~NO_FANOUT~
iRed[1] => ~NO_FANOUT~
iRed[2] => ~NO_FANOUT~
iRed[3] => ~NO_FANOUT~
iRed[4] => ~NO_FANOUT~
iRed[5] => ~NO_FANOUT~
iRed[6] => ~NO_FANOUT~
iRed[7] => ~NO_FANOUT~
iRed[8] => Equal19.IN1
iRed[9] => Equal19.IN0
iGreen[0] => ~NO_FANOUT~
iGreen[1] => ~NO_FANOUT~
iGreen[2] => ~NO_FANOUT~
iGreen[3] => ~NO_FANOUT~
iGreen[4] => ~NO_FANOUT~
iGreen[5] => ~NO_FANOUT~
iGreen[6] => ~NO_FANOUT~
iGreen[7] => ~NO_FANOUT~
iGreen[8] => ~NO_FANOUT~
iGreen[9] => ~NO_FANOUT~
iBlue[0] => ~NO_FANOUT~
iBlue[1] => ~NO_FANOUT~
iBlue[2] => ~NO_FANOUT~
iBlue[3] => ~NO_FANOUT~
iBlue[4] => ~NO_FANOUT~
iBlue[5] => ~NO_FANOUT~
iBlue[6] => ~NO_FANOUT~
iBlue[7] => ~NO_FANOUT~
iBlue[8] => ~NO_FANOUT~
iBlue[9] => ~NO_FANOUT~
oNote[0] <= mNote_r[0].DB_MAX_OUTPUT_PORT_TYPE
oNote[1] <= mNote_r[1].DB_MAX_OUTPUT_PORT_TYPE
oNote[2] <= mNote_r[2].DB_MAX_OUTPUT_PORT_TYPE
oNote[3] <= mNote_r[3].DB_MAX_OUTPUT_PORT_TYPE
oNote[4] <= mNote_r[4].DB_MAX_OUTPUT_PORT_TYPE
oNote[5] <= mNote_r[5].DB_MAX_OUTPUT_PORT_TYPE
oNote[6] <= mNote_r[6].DB_MAX_OUTPUT_PORT_TYPE
oNote[7] <= mNote_r[7].DB_MAX_OUTPUT_PORT_TYPE
oNote[8] <= mNote_r[8].DB_MAX_OUTPUT_PORT_TYPE
oNote[9] <= mNote_r[9].DB_MAX_OUTPUT_PORT_TYPE
oNote[10] <= mNote_r[10].DB_MAX_OUTPUT_PORT_TYPE
oNote[11] <= mNote_r[11].DB_MAX_OUTPUT_PORT_TYPE
oNote[12] <= mNote_r[12].DB_MAX_OUTPUT_PORT_TYPE
oNote[13] <= mNote_r[13].DB_MAX_OUTPUT_PORT_TYPE
oNote[14] <= mNote_r[14].DB_MAX_OUTPUT_PORT_TYPE
oNote[15] <= mNote_r[15].DB_MAX_OUTPUT_PORT_TYPE
oNote[16] <= mNote_r[16].DB_MAX_OUTPUT_PORT_TYPE
oNote[17] <= mNote_r[17].DB_MAX_OUTPUT_PORT_TYPE
oNote[18] <= mNote_r[18].DB_MAX_OUTPUT_PORT_TYPE
oNote[19] <= mNote_r[19].DB_MAX_OUTPUT_PORT_TYPE
oNote[20] <= mNote_r[20].DB_MAX_OUTPUT_PORT_TYPE
oNote[21] <= mNote_r[21].DB_MAX_OUTPUT_PORT_TYPE
oNote[22] <= mNote_r[22].DB_MAX_OUTPUT_PORT_TYPE
oNote[23] <= mNote_r[23].DB_MAX_OUTPUT_PORT_TYPE
oNote[24] <= mNote_r[24].DB_MAX_OUTPUT_PORT_TYPE
oNote[25] <= mNote_r[25].DB_MAX_OUTPUT_PORT_TYPE
oNote[26] <= mNote_r[26].DB_MAX_OUTPUT_PORT_TYPE
oNote[27] <= mNote_r[27].DB_MAX_OUTPUT_PORT_TYPE
oNote[28] <= mNote_r[28].DB_MAX_OUTPUT_PORT_TYPE
oNote[29] <= mNote_r[29].DB_MAX_OUTPUT_PORT_TYPE
oNote[30] <= mNote_r[30].DB_MAX_OUTPUT_PORT_TYPE
oNote[31] <= mNote_r[31].DB_MAX_OUTPUT_PORT_TYPE
oNote[32] <= mNote_r[32].DB_MAX_OUTPUT_PORT_TYPE
oNote[33] <= mNote_r[33].DB_MAX_OUTPUT_PORT_TYPE
oNote[34] <= mNote_r[34].DB_MAX_OUTPUT_PORT_TYPE
oNote[35] <= mNote_r[35].DB_MAX_OUTPUT_PORT_TYPE
oNote[36] <= mNote_r[36].DB_MAX_OUTPUT_PORT_TYPE
oNote[37] <= mNote_r[37].DB_MAX_OUTPUT_PORT_TYPE
oNote[38] <= mNote_r[38].DB_MAX_OUTPUT_PORT_TYPE
oNote[39] <= mNote_r[39].DB_MAX_OUTPUT_PORT_TYPE
oNote[40] <= mNote_r[40].DB_MAX_OUTPUT_PORT_TYPE
oNote[41] <= mNote_r[41].DB_MAX_OUTPUT_PORT_TYPE
oNote[42] <= mNote_r[42].DB_MAX_OUTPUT_PORT_TYPE
oNote[43] <= mNote_r[43].DB_MAX_OUTPUT_PORT_TYPE
oNote[44] <= mNote_r[44].DB_MAX_OUTPUT_PORT_TYPE
oNote[45] <= mNote_r[45].DB_MAX_OUTPUT_PORT_TYPE
oNote[46] <= mNote_r[46].DB_MAX_OUTPUT_PORT_TYPE
oNote[47] <= mNote_r[47].DB_MAX_OUTPUT_PORT_TYPE
oNote[48] <= mNote_r[48].DB_MAX_OUTPUT_PORT_TYPE
oNote[49] <= mNote_r[49].DB_MAX_OUTPUT_PORT_TYPE
oNote[50] <= mNote_r[50].DB_MAX_OUTPUT_PORT_TYPE
oNote[51] <= mNote_r[51].DB_MAX_OUTPUT_PORT_TYPE
oNote[52] <= mNote_r[52].DB_MAX_OUTPUT_PORT_TYPE
oNote[53] <= mNote_r[53].DB_MAX_OUTPUT_PORT_TYPE
oNote[54] <= mNote_r[54].DB_MAX_OUTPUT_PORT_TYPE
oNote[55] <= mNote_r[55].DB_MAX_OUTPUT_PORT_TYPE
oNote[56] <= mNote_r[56].DB_MAX_OUTPUT_PORT_TYPE
oNote[57] <= mNote_r[57].DB_MAX_OUTPUT_PORT_TYPE
oNote[58] <= mNote_r[58].DB_MAX_OUTPUT_PORT_TYPE
oNote[59] <= mNote_r[59].DB_MAX_OUTPUT_PORT_TYPE
oNote[60] <= mNote_r[60].DB_MAX_OUTPUT_PORT_TYPE
oNote[61] <= mNote_r[61].DB_MAX_OUTPUT_PORT_TYPE
oNote[62] <= mNote_r[62].DB_MAX_OUTPUT_PORT_TYPE
oNote[63] <= mNote_r[63].DB_MAX_OUTPUT_PORT_TYPE
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[10].CLK
iCLK => V_Cont[11].CLK
iCLK => V_Cont[12].CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => H_Cont[11].CLK
iCLK => H_Cont[12].CLK
iCLK => mNote_r[0].CLK
iCLK => mNote_r[1].CLK
iCLK => mNote_r[2].CLK
iCLK => mNote_r[3].CLK
iCLK => mNote_r[4].CLK
iCLK => mNote_r[5].CLK
iCLK => mNote_r[6].CLK
iCLK => mNote_r[7].CLK
iCLK => mNote_r[8].CLK
iCLK => mNote_r[9].CLK
iCLK => mNote_r[10].CLK
iCLK => mNote_r[11].CLK
iCLK => mNote_r[12].CLK
iCLK => mNote_r[13].CLK
iCLK => mNote_r[14].CLK
iCLK => mNote_r[15].CLK
iCLK => mNote_r[16].CLK
iCLK => mNote_r[17].CLK
iCLK => mNote_r[18].CLK
iCLK => mNote_r[19].CLK
iCLK => mNote_r[20].CLK
iCLK => mNote_r[21].CLK
iCLK => mNote_r[22].CLK
iCLK => mNote_r[23].CLK
iCLK => mNote_r[24].CLK
iCLK => mNote_r[25].CLK
iCLK => mNote_r[26].CLK
iCLK => mNote_r[27].CLK
iCLK => mNote_r[28].CLK
iCLK => mNote_r[29].CLK
iCLK => mNote_r[30].CLK
iCLK => mNote_r[31].CLK
iCLK => mNote_r[32].CLK
iCLK => mNote_r[33].CLK
iCLK => mNote_r[34].CLK
iCLK => mNote_r[35].CLK
iCLK => mNote_r[36].CLK
iCLK => mNote_r[37].CLK
iCLK => mNote_r[38].CLK
iCLK => mNote_r[39].CLK
iCLK => mNote_r[40].CLK
iCLK => mNote_r[41].CLK
iCLK => mNote_r[42].CLK
iCLK => mNote_r[43].CLK
iCLK => mNote_r[44].CLK
iCLK => mNote_r[45].CLK
iCLK => mNote_r[46].CLK
iCLK => mNote_r[47].CLK
iCLK => mNote_r[48].CLK
iCLK => mNote_r[49].CLK
iCLK => mNote_r[50].CLK
iCLK => mNote_r[51].CLK
iCLK => mNote_r[52].CLK
iCLK => mNote_r[53].CLK
iCLK => mNote_r[54].CLK
iCLK => mNote_r[55].CLK
iCLK => mNote_r[56].CLK
iCLK => mNote_r[57].CLK
iCLK => mNote_r[58].CLK
iCLK => mNote_r[59].CLK
iCLK => mNote_r[60].CLK
iCLK => mNote_r[61].CLK
iCLK => mNote_r[62].CLK
iCLK => mNote_r[63].CLK
iCLK => detect_count[0][0].CLK
iCLK => detect_count[0][1].CLK
iCLK => detect_count[0][2].CLK
iCLK => detect_count[0][3].CLK
iCLK => detect_count[0][4].CLK
iCLK => detect_count[0][5].CLK
iCLK => detect_count[0][6].CLK
iCLK => detect_count[0][7].CLK
iCLK => detect_count[0][8].CLK
iCLK => detect_count[0][9].CLK
iCLK => detect_count[0][10].CLK
iCLK => detect_count[0][11].CLK
iCLK => detect_count[0][12].CLK
iCLK => detect_count[0][13].CLK
iCLK => detect_count[0][14].CLK
iCLK => detect_count[1][0].CLK
iCLK => detect_count[1][1].CLK
iCLK => detect_count[1][2].CLK
iCLK => detect_count[1][3].CLK
iCLK => detect_count[1][4].CLK
iCLK => detect_count[1][5].CLK
iCLK => detect_count[1][6].CLK
iCLK => detect_count[1][7].CLK
iCLK => detect_count[1][8].CLK
iCLK => detect_count[1][9].CLK
iCLK => detect_count[1][10].CLK
iCLK => detect_count[1][11].CLK
iCLK => detect_count[1][12].CLK
iCLK => detect_count[1][13].CLK
iCLK => detect_count[1][14].CLK
iCLK => detect_count[2][0].CLK
iCLK => detect_count[2][1].CLK
iCLK => detect_count[2][2].CLK
iCLK => detect_count[2][3].CLK
iCLK => detect_count[2][4].CLK
iCLK => detect_count[2][5].CLK
iCLK => detect_count[2][6].CLK
iCLK => detect_count[2][7].CLK
iCLK => detect_count[2][8].CLK
iCLK => detect_count[2][9].CLK
iCLK => detect_count[2][10].CLK
iCLK => detect_count[2][11].CLK
iCLK => detect_count[2][12].CLK
iCLK => detect_count[2][13].CLK
iCLK => detect_count[2][14].CLK
iCLK => detect_count[3][0].CLK
iCLK => detect_count[3][1].CLK
iCLK => detect_count[3][2].CLK
iCLK => detect_count[3][3].CLK
iCLK => detect_count[3][4].CLK
iCLK => detect_count[3][5].CLK
iCLK => detect_count[3][6].CLK
iCLK => detect_count[3][7].CLK
iCLK => detect_count[3][8].CLK
iCLK => detect_count[3][9].CLK
iCLK => detect_count[3][10].CLK
iCLK => detect_count[3][11].CLK
iCLK => detect_count[3][12].CLK
iCLK => detect_count[3][13].CLK
iCLK => detect_count[3][14].CLK
iCLK => detect_count[4][0].CLK
iCLK => detect_count[4][1].CLK
iCLK => detect_count[4][2].CLK
iCLK => detect_count[4][3].CLK
iCLK => detect_count[4][4].CLK
iCLK => detect_count[4][5].CLK
iCLK => detect_count[4][6].CLK
iCLK => detect_count[4][7].CLK
iCLK => detect_count[4][8].CLK
iCLK => detect_count[4][9].CLK
iCLK => detect_count[4][10].CLK
iCLK => detect_count[4][11].CLK
iCLK => detect_count[4][12].CLK
iCLK => detect_count[4][13].CLK
iCLK => detect_count[4][14].CLK
iCLK => detect_count[5][0].CLK
iCLK => detect_count[5][1].CLK
iCLK => detect_count[5][2].CLK
iCLK => detect_count[5][3].CLK
iCLK => detect_count[5][4].CLK
iCLK => detect_count[5][5].CLK
iCLK => detect_count[5][6].CLK
iCLK => detect_count[5][7].CLK
iCLK => detect_count[5][8].CLK
iCLK => detect_count[5][9].CLK
iCLK => detect_count[5][10].CLK
iCLK => detect_count[5][11].CLK
iCLK => detect_count[5][12].CLK
iCLK => detect_count[5][13].CLK
iCLK => detect_count[5][14].CLK
iCLK => detect_count[6][0].CLK
iCLK => detect_count[6][1].CLK
iCLK => detect_count[6][2].CLK
iCLK => detect_count[6][3].CLK
iCLK => detect_count[6][4].CLK
iCLK => detect_count[6][5].CLK
iCLK => detect_count[6][6].CLK
iCLK => detect_count[6][7].CLK
iCLK => detect_count[6][8].CLK
iCLK => detect_count[6][9].CLK
iCLK => detect_count[6][10].CLK
iCLK => detect_count[6][11].CLK
iCLK => detect_count[6][12].CLK
iCLK => detect_count[6][13].CLK
iCLK => detect_count[6][14].CLK
iCLK => detect_count[7][0].CLK
iCLK => detect_count[7][1].CLK
iCLK => detect_count[7][2].CLK
iCLK => detect_count[7][3].CLK
iCLK => detect_count[7][4].CLK
iCLK => detect_count[7][5].CLK
iCLK => detect_count[7][6].CLK
iCLK => detect_count[7][7].CLK
iCLK => detect_count[7][8].CLK
iCLK => detect_count[7][9].CLK
iCLK => detect_count[7][10].CLK
iCLK => detect_count[7][11].CLK
iCLK => detect_count[7][12].CLK
iCLK => detect_count[7][13].CLK
iCLK => detect_count[7][14].CLK
iCLK => detect_count[8][0].CLK
iCLK => detect_count[8][1].CLK
iCLK => detect_count[8][2].CLK
iCLK => detect_count[8][3].CLK
iCLK => detect_count[8][4].CLK
iCLK => detect_count[8][5].CLK
iCLK => detect_count[8][6].CLK
iCLK => detect_count[8][7].CLK
iCLK => detect_count[8][8].CLK
iCLK => detect_count[8][9].CLK
iCLK => detect_count[8][10].CLK
iCLK => detect_count[8][11].CLK
iCLK => detect_count[8][12].CLK
iCLK => detect_count[8][13].CLK
iCLK => detect_count[8][14].CLK
iCLK => detect_count[9][0].CLK
iCLK => detect_count[9][1].CLK
iCLK => detect_count[9][2].CLK
iCLK => detect_count[9][3].CLK
iCLK => detect_count[9][4].CLK
iCLK => detect_count[9][5].CLK
iCLK => detect_count[9][6].CLK
iCLK => detect_count[9][7].CLK
iCLK => detect_count[9][8].CLK
iCLK => detect_count[9][9].CLK
iCLK => detect_count[9][10].CLK
iCLK => detect_count[9][11].CLK
iCLK => detect_count[9][12].CLK
iCLK => detect_count[9][13].CLK
iCLK => detect_count[9][14].CLK
iCLK => detect_count[10][0].CLK
iCLK => detect_count[10][1].CLK
iCLK => detect_count[10][2].CLK
iCLK => detect_count[10][3].CLK
iCLK => detect_count[10][4].CLK
iCLK => detect_count[10][5].CLK
iCLK => detect_count[10][6].CLK
iCLK => detect_count[10][7].CLK
iCLK => detect_count[10][8].CLK
iCLK => detect_count[10][9].CLK
iCLK => detect_count[10][10].CLK
iCLK => detect_count[10][11].CLK
iCLK => detect_count[10][12].CLK
iCLK => detect_count[10][13].CLK
iCLK => detect_count[10][14].CLK
iCLK => detect_count[11][0].CLK
iCLK => detect_count[11][1].CLK
iCLK => detect_count[11][2].CLK
iCLK => detect_count[11][3].CLK
iCLK => detect_count[11][4].CLK
iCLK => detect_count[11][5].CLK
iCLK => detect_count[11][6].CLK
iCLK => detect_count[11][7].CLK
iCLK => detect_count[11][8].CLK
iCLK => detect_count[11][9].CLK
iCLK => detect_count[11][10].CLK
iCLK => detect_count[11][11].CLK
iCLK => detect_count[11][12].CLK
iCLK => detect_count[11][13].CLK
iCLK => detect_count[11][14].CLK
iCLK => detect_count[12][0].CLK
iCLK => detect_count[12][1].CLK
iCLK => detect_count[12][2].CLK
iCLK => detect_count[12][3].CLK
iCLK => detect_count[12][4].CLK
iCLK => detect_count[12][5].CLK
iCLK => detect_count[12][6].CLK
iCLK => detect_count[12][7].CLK
iCLK => detect_count[12][8].CLK
iCLK => detect_count[12][9].CLK
iCLK => detect_count[12][10].CLK
iCLK => detect_count[12][11].CLK
iCLK => detect_count[12][12].CLK
iCLK => detect_count[12][13].CLK
iCLK => detect_count[12][14].CLK
iCLK => detect_count[13][0].CLK
iCLK => detect_count[13][1].CLK
iCLK => detect_count[13][2].CLK
iCLK => detect_count[13][3].CLK
iCLK => detect_count[13][4].CLK
iCLK => detect_count[13][5].CLK
iCLK => detect_count[13][6].CLK
iCLK => detect_count[13][7].CLK
iCLK => detect_count[13][8].CLK
iCLK => detect_count[13][9].CLK
iCLK => detect_count[13][10].CLK
iCLK => detect_count[13][11].CLK
iCLK => detect_count[13][12].CLK
iCLK => detect_count[13][13].CLK
iCLK => detect_count[13][14].CLK
iCLK => detect_count[14][0].CLK
iCLK => detect_count[14][1].CLK
iCLK => detect_count[14][2].CLK
iCLK => detect_count[14][3].CLK
iCLK => detect_count[14][4].CLK
iCLK => detect_count[14][5].CLK
iCLK => detect_count[14][6].CLK
iCLK => detect_count[14][7].CLK
iCLK => detect_count[14][8].CLK
iCLK => detect_count[14][9].CLK
iCLK => detect_count[14][10].CLK
iCLK => detect_count[14][11].CLK
iCLK => detect_count[14][12].CLK
iCLK => detect_count[14][13].CLK
iCLK => detect_count[14][14].CLK
iCLK => detect_count[15][0].CLK
iCLK => detect_count[15][1].CLK
iCLK => detect_count[15][2].CLK
iCLK => detect_count[15][3].CLK
iCLK => detect_count[15][4].CLK
iCLK => detect_count[15][5].CLK
iCLK => detect_count[15][6].CLK
iCLK => detect_count[15][7].CLK
iCLK => detect_count[15][8].CLK
iCLK => detect_count[15][9].CLK
iCLK => detect_count[15][10].CLK
iCLK => detect_count[15][11].CLK
iCLK => detect_count[15][12].CLK
iCLK => detect_count[15][13].CLK
iCLK => detect_count[15][14].CLK
iCLK => detect_count[16][0].CLK
iCLK => detect_count[16][1].CLK
iCLK => detect_count[16][2].CLK
iCLK => detect_count[16][3].CLK
iCLK => detect_count[16][4].CLK
iCLK => detect_count[16][5].CLK
iCLK => detect_count[16][6].CLK
iCLK => detect_count[16][7].CLK
iCLK => detect_count[16][8].CLK
iCLK => detect_count[16][9].CLK
iCLK => detect_count[16][10].CLK
iCLK => detect_count[16][11].CLK
iCLK => detect_count[16][12].CLK
iCLK => detect_count[16][13].CLK
iCLK => detect_count[16][14].CLK
iCLK => detect_count[17][0].CLK
iCLK => detect_count[17][1].CLK
iCLK => detect_count[17][2].CLK
iCLK => detect_count[17][3].CLK
iCLK => detect_count[17][4].CLK
iCLK => detect_count[17][5].CLK
iCLK => detect_count[17][6].CLK
iCLK => detect_count[17][7].CLK
iCLK => detect_count[17][8].CLK
iCLK => detect_count[17][9].CLK
iCLK => detect_count[17][10].CLK
iCLK => detect_count[17][11].CLK
iCLK => detect_count[17][12].CLK
iCLK => detect_count[17][13].CLK
iCLK => detect_count[17][14].CLK
iCLK => detect_count[18][0].CLK
iCLK => detect_count[18][1].CLK
iCLK => detect_count[18][2].CLK
iCLK => detect_count[18][3].CLK
iCLK => detect_count[18][4].CLK
iCLK => detect_count[18][5].CLK
iCLK => detect_count[18][6].CLK
iCLK => detect_count[18][7].CLK
iCLK => detect_count[18][8].CLK
iCLK => detect_count[18][9].CLK
iCLK => detect_count[18][10].CLK
iCLK => detect_count[18][11].CLK
iCLK => detect_count[18][12].CLK
iCLK => detect_count[18][13].CLK
iCLK => detect_count[18][14].CLK
iCLK => detect_count[19][0].CLK
iCLK => detect_count[19][1].CLK
iCLK => detect_count[19][2].CLK
iCLK => detect_count[19][3].CLK
iCLK => detect_count[19][4].CLK
iCLK => detect_count[19][5].CLK
iCLK => detect_count[19][6].CLK
iCLK => detect_count[19][7].CLK
iCLK => detect_count[19][8].CLK
iCLK => detect_count[19][9].CLK
iCLK => detect_count[19][10].CLK
iCLK => detect_count[19][11].CLK
iCLK => detect_count[19][12].CLK
iCLK => detect_count[19][13].CLK
iCLK => detect_count[19][14].CLK
iCLK => detect_count[20][0].CLK
iCLK => detect_count[20][1].CLK
iCLK => detect_count[20][2].CLK
iCLK => detect_count[20][3].CLK
iCLK => detect_count[20][4].CLK
iCLK => detect_count[20][5].CLK
iCLK => detect_count[20][6].CLK
iCLK => detect_count[20][7].CLK
iCLK => detect_count[20][8].CLK
iCLK => detect_count[20][9].CLK
iCLK => detect_count[20][10].CLK
iCLK => detect_count[20][11].CLK
iCLK => detect_count[20][12].CLK
iCLK => detect_count[20][13].CLK
iCLK => detect_count[20][14].CLK
iCLK => detect_count[21][0].CLK
iCLK => detect_count[21][1].CLK
iCLK => detect_count[21][2].CLK
iCLK => detect_count[21][3].CLK
iCLK => detect_count[21][4].CLK
iCLK => detect_count[21][5].CLK
iCLK => detect_count[21][6].CLK
iCLK => detect_count[21][7].CLK
iCLK => detect_count[21][8].CLK
iCLK => detect_count[21][9].CLK
iCLK => detect_count[21][10].CLK
iCLK => detect_count[21][11].CLK
iCLK => detect_count[21][12].CLK
iCLK => detect_count[21][13].CLK
iCLK => detect_count[21][14].CLK
iCLK => detect_count[22][0].CLK
iCLK => detect_count[22][1].CLK
iCLK => detect_count[22][2].CLK
iCLK => detect_count[22][3].CLK
iCLK => detect_count[22][4].CLK
iCLK => detect_count[22][5].CLK
iCLK => detect_count[22][6].CLK
iCLK => detect_count[22][7].CLK
iCLK => detect_count[22][8].CLK
iCLK => detect_count[22][9].CLK
iCLK => detect_count[22][10].CLK
iCLK => detect_count[22][11].CLK
iCLK => detect_count[22][12].CLK
iCLK => detect_count[22][13].CLK
iCLK => detect_count[22][14].CLK
iCLK => detect_count[23][0].CLK
iCLK => detect_count[23][1].CLK
iCLK => detect_count[23][2].CLK
iCLK => detect_count[23][3].CLK
iCLK => detect_count[23][4].CLK
iCLK => detect_count[23][5].CLK
iCLK => detect_count[23][6].CLK
iCLK => detect_count[23][7].CLK
iCLK => detect_count[23][8].CLK
iCLK => detect_count[23][9].CLK
iCLK => detect_count[23][10].CLK
iCLK => detect_count[23][11].CLK
iCLK => detect_count[23][12].CLK
iCLK => detect_count[23][13].CLK
iCLK => detect_count[23][14].CLK
iCLK => detect_count[24][0].CLK
iCLK => detect_count[24][1].CLK
iCLK => detect_count[24][2].CLK
iCLK => detect_count[24][3].CLK
iCLK => detect_count[24][4].CLK
iCLK => detect_count[24][5].CLK
iCLK => detect_count[24][6].CLK
iCLK => detect_count[24][7].CLK
iCLK => detect_count[24][8].CLK
iCLK => detect_count[24][9].CLK
iCLK => detect_count[24][10].CLK
iCLK => detect_count[24][11].CLK
iCLK => detect_count[24][12].CLK
iCLK => detect_count[24][13].CLK
iCLK => detect_count[24][14].CLK
iCLK => detect_count[25][0].CLK
iCLK => detect_count[25][1].CLK
iCLK => detect_count[25][2].CLK
iCLK => detect_count[25][3].CLK
iCLK => detect_count[25][4].CLK
iCLK => detect_count[25][5].CLK
iCLK => detect_count[25][6].CLK
iCLK => detect_count[25][7].CLK
iCLK => detect_count[25][8].CLK
iCLK => detect_count[25][9].CLK
iCLK => detect_count[25][10].CLK
iCLK => detect_count[25][11].CLK
iCLK => detect_count[25][12].CLK
iCLK => detect_count[25][13].CLK
iCLK => detect_count[25][14].CLK
iCLK => detect_count[26][0].CLK
iCLK => detect_count[26][1].CLK
iCLK => detect_count[26][2].CLK
iCLK => detect_count[26][3].CLK
iCLK => detect_count[26][4].CLK
iCLK => detect_count[26][5].CLK
iCLK => detect_count[26][6].CLK
iCLK => detect_count[26][7].CLK
iCLK => detect_count[26][8].CLK
iCLK => detect_count[26][9].CLK
iCLK => detect_count[26][10].CLK
iCLK => detect_count[26][11].CLK
iCLK => detect_count[26][12].CLK
iCLK => detect_count[26][13].CLK
iCLK => detect_count[26][14].CLK
iCLK => detect_count[27][0].CLK
iCLK => detect_count[27][1].CLK
iCLK => detect_count[27][2].CLK
iCLK => detect_count[27][3].CLK
iCLK => detect_count[27][4].CLK
iCLK => detect_count[27][5].CLK
iCLK => detect_count[27][6].CLK
iCLK => detect_count[27][7].CLK
iCLK => detect_count[27][8].CLK
iCLK => detect_count[27][9].CLK
iCLK => detect_count[27][10].CLK
iCLK => detect_count[27][11].CLK
iCLK => detect_count[27][12].CLK
iCLK => detect_count[27][13].CLK
iCLK => detect_count[27][14].CLK
iCLK => detect_count[28][0].CLK
iCLK => detect_count[28][1].CLK
iCLK => detect_count[28][2].CLK
iCLK => detect_count[28][3].CLK
iCLK => detect_count[28][4].CLK
iCLK => detect_count[28][5].CLK
iCLK => detect_count[28][6].CLK
iCLK => detect_count[28][7].CLK
iCLK => detect_count[28][8].CLK
iCLK => detect_count[28][9].CLK
iCLK => detect_count[28][10].CLK
iCLK => detect_count[28][11].CLK
iCLK => detect_count[28][12].CLK
iCLK => detect_count[28][13].CLK
iCLK => detect_count[28][14].CLK
iCLK => detect_count[29][0].CLK
iCLK => detect_count[29][1].CLK
iCLK => detect_count[29][2].CLK
iCLK => detect_count[29][3].CLK
iCLK => detect_count[29][4].CLK
iCLK => detect_count[29][5].CLK
iCLK => detect_count[29][6].CLK
iCLK => detect_count[29][7].CLK
iCLK => detect_count[29][8].CLK
iCLK => detect_count[29][9].CLK
iCLK => detect_count[29][10].CLK
iCLK => detect_count[29][11].CLK
iCLK => detect_count[29][12].CLK
iCLK => detect_count[29][13].CLK
iCLK => detect_count[29][14].CLK
iCLK => detect_count[30][0].CLK
iCLK => detect_count[30][1].CLK
iCLK => detect_count[30][2].CLK
iCLK => detect_count[30][3].CLK
iCLK => detect_count[30][4].CLK
iCLK => detect_count[30][5].CLK
iCLK => detect_count[30][6].CLK
iCLK => detect_count[30][7].CLK
iCLK => detect_count[30][8].CLK
iCLK => detect_count[30][9].CLK
iCLK => detect_count[30][10].CLK
iCLK => detect_count[30][11].CLK
iCLK => detect_count[30][12].CLK
iCLK => detect_count[30][13].CLK
iCLK => detect_count[30][14].CLK
iCLK => detect_count[31][0].CLK
iCLK => detect_count[31][1].CLK
iCLK => detect_count[31][2].CLK
iCLK => detect_count[31][3].CLK
iCLK => detect_count[31][4].CLK
iCLK => detect_count[31][5].CLK
iCLK => detect_count[31][6].CLK
iCLK => detect_count[31][7].CLK
iCLK => detect_count[31][8].CLK
iCLK => detect_count[31][9].CLK
iCLK => detect_count[31][10].CLK
iCLK => detect_count[31][11].CLK
iCLK => detect_count[31][12].CLK
iCLK => detect_count[31][13].CLK
iCLK => detect_count[31][14].CLK
iCLK => detect_count[32][0].CLK
iCLK => detect_count[32][1].CLK
iCLK => detect_count[32][2].CLK
iCLK => detect_count[32][3].CLK
iCLK => detect_count[32][4].CLK
iCLK => detect_count[32][5].CLK
iCLK => detect_count[32][6].CLK
iCLK => detect_count[32][7].CLK
iCLK => detect_count[32][8].CLK
iCLK => detect_count[32][9].CLK
iCLK => detect_count[32][10].CLK
iCLK => detect_count[32][11].CLK
iCLK => detect_count[32][12].CLK
iCLK => detect_count[32][13].CLK
iCLK => detect_count[32][14].CLK
iCLK => detect_count[33][0].CLK
iCLK => detect_count[33][1].CLK
iCLK => detect_count[33][2].CLK
iCLK => detect_count[33][3].CLK
iCLK => detect_count[33][4].CLK
iCLK => detect_count[33][5].CLK
iCLK => detect_count[33][6].CLK
iCLK => detect_count[33][7].CLK
iCLK => detect_count[33][8].CLK
iCLK => detect_count[33][9].CLK
iCLK => detect_count[33][10].CLK
iCLK => detect_count[33][11].CLK
iCLK => detect_count[33][12].CLK
iCLK => detect_count[33][13].CLK
iCLK => detect_count[33][14].CLK
iCLK => detect_count[34][0].CLK
iCLK => detect_count[34][1].CLK
iCLK => detect_count[34][2].CLK
iCLK => detect_count[34][3].CLK
iCLK => detect_count[34][4].CLK
iCLK => detect_count[34][5].CLK
iCLK => detect_count[34][6].CLK
iCLK => detect_count[34][7].CLK
iCLK => detect_count[34][8].CLK
iCLK => detect_count[34][9].CLK
iCLK => detect_count[34][10].CLK
iCLK => detect_count[34][11].CLK
iCLK => detect_count[34][12].CLK
iCLK => detect_count[34][13].CLK
iCLK => detect_count[34][14].CLK
iCLK => detect_count[35][0].CLK
iCLK => detect_count[35][1].CLK
iCLK => detect_count[35][2].CLK
iCLK => detect_count[35][3].CLK
iCLK => detect_count[35][4].CLK
iCLK => detect_count[35][5].CLK
iCLK => detect_count[35][6].CLK
iCLK => detect_count[35][7].CLK
iCLK => detect_count[35][8].CLK
iCLK => detect_count[35][9].CLK
iCLK => detect_count[35][10].CLK
iCLK => detect_count[35][11].CLK
iCLK => detect_count[35][12].CLK
iCLK => detect_count[35][13].CLK
iCLK => detect_count[35][14].CLK
iCLK => detect_count[36][0].CLK
iCLK => detect_count[36][1].CLK
iCLK => detect_count[36][2].CLK
iCLK => detect_count[36][3].CLK
iCLK => detect_count[36][4].CLK
iCLK => detect_count[36][5].CLK
iCLK => detect_count[36][6].CLK
iCLK => detect_count[36][7].CLK
iCLK => detect_count[36][8].CLK
iCLK => detect_count[36][9].CLK
iCLK => detect_count[36][10].CLK
iCLK => detect_count[36][11].CLK
iCLK => detect_count[36][12].CLK
iCLK => detect_count[36][13].CLK
iCLK => detect_count[36][14].CLK
iCLK => detect_count[37][0].CLK
iCLK => detect_count[37][1].CLK
iCLK => detect_count[37][2].CLK
iCLK => detect_count[37][3].CLK
iCLK => detect_count[37][4].CLK
iCLK => detect_count[37][5].CLK
iCLK => detect_count[37][6].CLK
iCLK => detect_count[37][7].CLK
iCLK => detect_count[37][8].CLK
iCLK => detect_count[37][9].CLK
iCLK => detect_count[37][10].CLK
iCLK => detect_count[37][11].CLK
iCLK => detect_count[37][12].CLK
iCLK => detect_count[37][13].CLK
iCLK => detect_count[37][14].CLK
iCLK => detect_count[38][0].CLK
iCLK => detect_count[38][1].CLK
iCLK => detect_count[38][2].CLK
iCLK => detect_count[38][3].CLK
iCLK => detect_count[38][4].CLK
iCLK => detect_count[38][5].CLK
iCLK => detect_count[38][6].CLK
iCLK => detect_count[38][7].CLK
iCLK => detect_count[38][8].CLK
iCLK => detect_count[38][9].CLK
iCLK => detect_count[38][10].CLK
iCLK => detect_count[38][11].CLK
iCLK => detect_count[38][12].CLK
iCLK => detect_count[38][13].CLK
iCLK => detect_count[38][14].CLK
iCLK => detect_count[39][0].CLK
iCLK => detect_count[39][1].CLK
iCLK => detect_count[39][2].CLK
iCLK => detect_count[39][3].CLK
iCLK => detect_count[39][4].CLK
iCLK => detect_count[39][5].CLK
iCLK => detect_count[39][6].CLK
iCLK => detect_count[39][7].CLK
iCLK => detect_count[39][8].CLK
iCLK => detect_count[39][9].CLK
iCLK => detect_count[39][10].CLK
iCLK => detect_count[39][11].CLK
iCLK => detect_count[39][12].CLK
iCLK => detect_count[39][13].CLK
iCLK => detect_count[39][14].CLK
iCLK => detect_count[40][0].CLK
iCLK => detect_count[40][1].CLK
iCLK => detect_count[40][2].CLK
iCLK => detect_count[40][3].CLK
iCLK => detect_count[40][4].CLK
iCLK => detect_count[40][5].CLK
iCLK => detect_count[40][6].CLK
iCLK => detect_count[40][7].CLK
iCLK => detect_count[40][8].CLK
iCLK => detect_count[40][9].CLK
iCLK => detect_count[40][10].CLK
iCLK => detect_count[40][11].CLK
iCLK => detect_count[40][12].CLK
iCLK => detect_count[40][13].CLK
iCLK => detect_count[40][14].CLK
iCLK => detect_count[41][0].CLK
iCLK => detect_count[41][1].CLK
iCLK => detect_count[41][2].CLK
iCLK => detect_count[41][3].CLK
iCLK => detect_count[41][4].CLK
iCLK => detect_count[41][5].CLK
iCLK => detect_count[41][6].CLK
iCLK => detect_count[41][7].CLK
iCLK => detect_count[41][8].CLK
iCLK => detect_count[41][9].CLK
iCLK => detect_count[41][10].CLK
iCLK => detect_count[41][11].CLK
iCLK => detect_count[41][12].CLK
iCLK => detect_count[41][13].CLK
iCLK => detect_count[41][14].CLK
iCLK => detect_count[42][0].CLK
iCLK => detect_count[42][1].CLK
iCLK => detect_count[42][2].CLK
iCLK => detect_count[42][3].CLK
iCLK => detect_count[42][4].CLK
iCLK => detect_count[42][5].CLK
iCLK => detect_count[42][6].CLK
iCLK => detect_count[42][7].CLK
iCLK => detect_count[42][8].CLK
iCLK => detect_count[42][9].CLK
iCLK => detect_count[42][10].CLK
iCLK => detect_count[42][11].CLK
iCLK => detect_count[42][12].CLK
iCLK => detect_count[42][13].CLK
iCLK => detect_count[42][14].CLK
iCLK => detect_count[43][0].CLK
iCLK => detect_count[43][1].CLK
iCLK => detect_count[43][2].CLK
iCLK => detect_count[43][3].CLK
iCLK => detect_count[43][4].CLK
iCLK => detect_count[43][5].CLK
iCLK => detect_count[43][6].CLK
iCLK => detect_count[43][7].CLK
iCLK => detect_count[43][8].CLK
iCLK => detect_count[43][9].CLK
iCLK => detect_count[43][10].CLK
iCLK => detect_count[43][11].CLK
iCLK => detect_count[43][12].CLK
iCLK => detect_count[43][13].CLK
iCLK => detect_count[43][14].CLK
iCLK => detect_count[44][0].CLK
iCLK => detect_count[44][1].CLK
iCLK => detect_count[44][2].CLK
iCLK => detect_count[44][3].CLK
iCLK => detect_count[44][4].CLK
iCLK => detect_count[44][5].CLK
iCLK => detect_count[44][6].CLK
iCLK => detect_count[44][7].CLK
iCLK => detect_count[44][8].CLK
iCLK => detect_count[44][9].CLK
iCLK => detect_count[44][10].CLK
iCLK => detect_count[44][11].CLK
iCLK => detect_count[44][12].CLK
iCLK => detect_count[44][13].CLK
iCLK => detect_count[44][14].CLK
iCLK => detect_count[45][0].CLK
iCLK => detect_count[45][1].CLK
iCLK => detect_count[45][2].CLK
iCLK => detect_count[45][3].CLK
iCLK => detect_count[45][4].CLK
iCLK => detect_count[45][5].CLK
iCLK => detect_count[45][6].CLK
iCLK => detect_count[45][7].CLK
iCLK => detect_count[45][8].CLK
iCLK => detect_count[45][9].CLK
iCLK => detect_count[45][10].CLK
iCLK => detect_count[45][11].CLK
iCLK => detect_count[45][12].CLK
iCLK => detect_count[45][13].CLK
iCLK => detect_count[45][14].CLK
iCLK => detect_count[46][0].CLK
iCLK => detect_count[46][1].CLK
iCLK => detect_count[46][2].CLK
iCLK => detect_count[46][3].CLK
iCLK => detect_count[46][4].CLK
iCLK => detect_count[46][5].CLK
iCLK => detect_count[46][6].CLK
iCLK => detect_count[46][7].CLK
iCLK => detect_count[46][8].CLK
iCLK => detect_count[46][9].CLK
iCLK => detect_count[46][10].CLK
iCLK => detect_count[46][11].CLK
iCLK => detect_count[46][12].CLK
iCLK => detect_count[46][13].CLK
iCLK => detect_count[46][14].CLK
iCLK => detect_count[47][0].CLK
iCLK => detect_count[47][1].CLK
iCLK => detect_count[47][2].CLK
iCLK => detect_count[47][3].CLK
iCLK => detect_count[47][4].CLK
iCLK => detect_count[47][5].CLK
iCLK => detect_count[47][6].CLK
iCLK => detect_count[47][7].CLK
iCLK => detect_count[47][8].CLK
iCLK => detect_count[47][9].CLK
iCLK => detect_count[47][10].CLK
iCLK => detect_count[47][11].CLK
iCLK => detect_count[47][12].CLK
iCLK => detect_count[47][13].CLK
iCLK => detect_count[47][14].CLK
iCLK => detect_count[48][0].CLK
iCLK => detect_count[48][1].CLK
iCLK => detect_count[48][2].CLK
iCLK => detect_count[48][3].CLK
iCLK => detect_count[48][4].CLK
iCLK => detect_count[48][5].CLK
iCLK => detect_count[48][6].CLK
iCLK => detect_count[48][7].CLK
iCLK => detect_count[48][8].CLK
iCLK => detect_count[48][9].CLK
iCLK => detect_count[48][10].CLK
iCLK => detect_count[48][11].CLK
iCLK => detect_count[48][12].CLK
iCLK => detect_count[48][13].CLK
iCLK => detect_count[48][14].CLK
iCLK => detect_count[49][0].CLK
iCLK => detect_count[49][1].CLK
iCLK => detect_count[49][2].CLK
iCLK => detect_count[49][3].CLK
iCLK => detect_count[49][4].CLK
iCLK => detect_count[49][5].CLK
iCLK => detect_count[49][6].CLK
iCLK => detect_count[49][7].CLK
iCLK => detect_count[49][8].CLK
iCLK => detect_count[49][9].CLK
iCLK => detect_count[49][10].CLK
iCLK => detect_count[49][11].CLK
iCLK => detect_count[49][12].CLK
iCLK => detect_count[49][13].CLK
iCLK => detect_count[49][14].CLK
iCLK => detect_count[50][0].CLK
iCLK => detect_count[50][1].CLK
iCLK => detect_count[50][2].CLK
iCLK => detect_count[50][3].CLK
iCLK => detect_count[50][4].CLK
iCLK => detect_count[50][5].CLK
iCLK => detect_count[50][6].CLK
iCLK => detect_count[50][7].CLK
iCLK => detect_count[50][8].CLK
iCLK => detect_count[50][9].CLK
iCLK => detect_count[50][10].CLK
iCLK => detect_count[50][11].CLK
iCLK => detect_count[50][12].CLK
iCLK => detect_count[50][13].CLK
iCLK => detect_count[50][14].CLK
iCLK => detect_count[51][0].CLK
iCLK => detect_count[51][1].CLK
iCLK => detect_count[51][2].CLK
iCLK => detect_count[51][3].CLK
iCLK => detect_count[51][4].CLK
iCLK => detect_count[51][5].CLK
iCLK => detect_count[51][6].CLK
iCLK => detect_count[51][7].CLK
iCLK => detect_count[51][8].CLK
iCLK => detect_count[51][9].CLK
iCLK => detect_count[51][10].CLK
iCLK => detect_count[51][11].CLK
iCLK => detect_count[51][12].CLK
iCLK => detect_count[51][13].CLK
iCLK => detect_count[51][14].CLK
iCLK => detect_count[52][0].CLK
iCLK => detect_count[52][1].CLK
iCLK => detect_count[52][2].CLK
iCLK => detect_count[52][3].CLK
iCLK => detect_count[52][4].CLK
iCLK => detect_count[52][5].CLK
iCLK => detect_count[52][6].CLK
iCLK => detect_count[52][7].CLK
iCLK => detect_count[52][8].CLK
iCLK => detect_count[52][9].CLK
iCLK => detect_count[52][10].CLK
iCLK => detect_count[52][11].CLK
iCLK => detect_count[52][12].CLK
iCLK => detect_count[52][13].CLK
iCLK => detect_count[52][14].CLK
iCLK => detect_count[53][0].CLK
iCLK => detect_count[53][1].CLK
iCLK => detect_count[53][2].CLK
iCLK => detect_count[53][3].CLK
iCLK => detect_count[53][4].CLK
iCLK => detect_count[53][5].CLK
iCLK => detect_count[53][6].CLK
iCLK => detect_count[53][7].CLK
iCLK => detect_count[53][8].CLK
iCLK => detect_count[53][9].CLK
iCLK => detect_count[53][10].CLK
iCLK => detect_count[53][11].CLK
iCLK => detect_count[53][12].CLK
iCLK => detect_count[53][13].CLK
iCLK => detect_count[53][14].CLK
iCLK => detect_count[54][0].CLK
iCLK => detect_count[54][1].CLK
iCLK => detect_count[54][2].CLK
iCLK => detect_count[54][3].CLK
iCLK => detect_count[54][4].CLK
iCLK => detect_count[54][5].CLK
iCLK => detect_count[54][6].CLK
iCLK => detect_count[54][7].CLK
iCLK => detect_count[54][8].CLK
iCLK => detect_count[54][9].CLK
iCLK => detect_count[54][10].CLK
iCLK => detect_count[54][11].CLK
iCLK => detect_count[54][12].CLK
iCLK => detect_count[54][13].CLK
iCLK => detect_count[54][14].CLK
iCLK => detect_count[55][0].CLK
iCLK => detect_count[55][1].CLK
iCLK => detect_count[55][2].CLK
iCLK => detect_count[55][3].CLK
iCLK => detect_count[55][4].CLK
iCLK => detect_count[55][5].CLK
iCLK => detect_count[55][6].CLK
iCLK => detect_count[55][7].CLK
iCLK => detect_count[55][8].CLK
iCLK => detect_count[55][9].CLK
iCLK => detect_count[55][10].CLK
iCLK => detect_count[55][11].CLK
iCLK => detect_count[55][12].CLK
iCLK => detect_count[55][13].CLK
iCLK => detect_count[55][14].CLK
iCLK => detect_count[56][0].CLK
iCLK => detect_count[56][1].CLK
iCLK => detect_count[56][2].CLK
iCLK => detect_count[56][3].CLK
iCLK => detect_count[56][4].CLK
iCLK => detect_count[56][5].CLK
iCLK => detect_count[56][6].CLK
iCLK => detect_count[56][7].CLK
iCLK => detect_count[56][8].CLK
iCLK => detect_count[56][9].CLK
iCLK => detect_count[56][10].CLK
iCLK => detect_count[56][11].CLK
iCLK => detect_count[56][12].CLK
iCLK => detect_count[56][13].CLK
iCLK => detect_count[56][14].CLK
iCLK => detect_count[57][0].CLK
iCLK => detect_count[57][1].CLK
iCLK => detect_count[57][2].CLK
iCLK => detect_count[57][3].CLK
iCLK => detect_count[57][4].CLK
iCLK => detect_count[57][5].CLK
iCLK => detect_count[57][6].CLK
iCLK => detect_count[57][7].CLK
iCLK => detect_count[57][8].CLK
iCLK => detect_count[57][9].CLK
iCLK => detect_count[57][10].CLK
iCLK => detect_count[57][11].CLK
iCLK => detect_count[57][12].CLK
iCLK => detect_count[57][13].CLK
iCLK => detect_count[57][14].CLK
iCLK => detect_count[58][0].CLK
iCLK => detect_count[58][1].CLK
iCLK => detect_count[58][2].CLK
iCLK => detect_count[58][3].CLK
iCLK => detect_count[58][4].CLK
iCLK => detect_count[58][5].CLK
iCLK => detect_count[58][6].CLK
iCLK => detect_count[58][7].CLK
iCLK => detect_count[58][8].CLK
iCLK => detect_count[58][9].CLK
iCLK => detect_count[58][10].CLK
iCLK => detect_count[58][11].CLK
iCLK => detect_count[58][12].CLK
iCLK => detect_count[58][13].CLK
iCLK => detect_count[58][14].CLK
iCLK => detect_count[59][0].CLK
iCLK => detect_count[59][1].CLK
iCLK => detect_count[59][2].CLK
iCLK => detect_count[59][3].CLK
iCLK => detect_count[59][4].CLK
iCLK => detect_count[59][5].CLK
iCLK => detect_count[59][6].CLK
iCLK => detect_count[59][7].CLK
iCLK => detect_count[59][8].CLK
iCLK => detect_count[59][9].CLK
iCLK => detect_count[59][10].CLK
iCLK => detect_count[59][11].CLK
iCLK => detect_count[59][12].CLK
iCLK => detect_count[59][13].CLK
iCLK => detect_count[59][14].CLK
iCLK => detect_count[60][0].CLK
iCLK => detect_count[60][1].CLK
iCLK => detect_count[60][2].CLK
iCLK => detect_count[60][3].CLK
iCLK => detect_count[60][4].CLK
iCLK => detect_count[60][5].CLK
iCLK => detect_count[60][6].CLK
iCLK => detect_count[60][7].CLK
iCLK => detect_count[60][8].CLK
iCLK => detect_count[60][9].CLK
iCLK => detect_count[60][10].CLK
iCLK => detect_count[60][11].CLK
iCLK => detect_count[60][12].CLK
iCLK => detect_count[60][13].CLK
iCLK => detect_count[60][14].CLK
iCLK => detect_count[61][0].CLK
iCLK => detect_count[61][1].CLK
iCLK => detect_count[61][2].CLK
iCLK => detect_count[61][3].CLK
iCLK => detect_count[61][4].CLK
iCLK => detect_count[61][5].CLK
iCLK => detect_count[61][6].CLK
iCLK => detect_count[61][7].CLK
iCLK => detect_count[61][8].CLK
iCLK => detect_count[61][9].CLK
iCLK => detect_count[61][10].CLK
iCLK => detect_count[61][11].CLK
iCLK => detect_count[61][12].CLK
iCLK => detect_count[61][13].CLK
iCLK => detect_count[61][14].CLK
iCLK => detect_count[62][0].CLK
iCLK => detect_count[62][1].CLK
iCLK => detect_count[62][2].CLK
iCLK => detect_count[62][3].CLK
iCLK => detect_count[62][4].CLK
iCLK => detect_count[62][5].CLK
iCLK => detect_count[62][6].CLK
iCLK => detect_count[62][7].CLK
iCLK => detect_count[62][8].CLK
iCLK => detect_count[62][9].CLK
iCLK => detect_count[62][10].CLK
iCLK => detect_count[62][11].CLK
iCLK => detect_count[62][12].CLK
iCLK => detect_count[62][13].CLK
iCLK => detect_count[62][14].CLK
iCLK => detect_count[63][0].CLK
iCLK => detect_count[63][1].CLK
iCLK => detect_count[63][2].CLK
iCLK => detect_count[63][3].CLK
iCLK => detect_count[63][4].CLK
iCLK => detect_count[63][5].CLK
iCLK => detect_count[63][6].CLK
iCLK => detect_count[63][7].CLK
iCLK => detect_count[63][8].CLK
iCLK => detect_count[63][9].CLK
iCLK => detect_count[63][10].CLK
iCLK => detect_count[63][11].CLK
iCLK => detect_count[63][12].CLK
iCLK => detect_count[63][13].CLK
iCLK => detect_count[63][14].CLK
iCLK => H_count_r[0].CLK
iCLK => H_count_r[1].CLK
iCLK => H_count_r[2].CLK
iCLK => H_count_r[3].CLK
iCLK => W_count_r[0].CLK
iCLK => W_count_r[1].CLK
iCLK => W_count_r[2].CLK
iCLK => W_count_r[3].CLK
iRST_N => detect_count[0][0].ACLR
iRST_N => detect_count[0][1].ACLR
iRST_N => detect_count[0][2].ACLR
iRST_N => detect_count[0][3].ACLR
iRST_N => detect_count[0][4].ACLR
iRST_N => detect_count[0][5].ACLR
iRST_N => detect_count[0][6].ACLR
iRST_N => detect_count[0][7].ACLR
iRST_N => detect_count[0][8].ACLR
iRST_N => detect_count[0][9].ACLR
iRST_N => detect_count[0][10].ACLR
iRST_N => detect_count[0][11].ACLR
iRST_N => detect_count[0][12].ACLR
iRST_N => detect_count[0][13].ACLR
iRST_N => detect_count[0][14].ACLR
iRST_N => detect_count[1][0].ACLR
iRST_N => detect_count[1][1].ACLR
iRST_N => detect_count[1][2].ACLR
iRST_N => detect_count[1][3].ACLR
iRST_N => detect_count[1][4].ACLR
iRST_N => detect_count[1][5].ACLR
iRST_N => detect_count[1][6].ACLR
iRST_N => detect_count[1][7].ACLR
iRST_N => detect_count[1][8].ACLR
iRST_N => detect_count[1][9].ACLR
iRST_N => detect_count[1][10].ACLR
iRST_N => detect_count[1][11].ACLR
iRST_N => detect_count[1][12].ACLR
iRST_N => detect_count[1][13].ACLR
iRST_N => detect_count[1][14].ACLR
iRST_N => detect_count[2][0].ACLR
iRST_N => detect_count[2][1].ACLR
iRST_N => detect_count[2][2].ACLR
iRST_N => detect_count[2][3].ACLR
iRST_N => detect_count[2][4].ACLR
iRST_N => detect_count[2][5].ACLR
iRST_N => detect_count[2][6].ACLR
iRST_N => detect_count[2][7].ACLR
iRST_N => detect_count[2][8].ACLR
iRST_N => detect_count[2][9].ACLR
iRST_N => detect_count[2][10].ACLR
iRST_N => detect_count[2][11].ACLR
iRST_N => detect_count[2][12].ACLR
iRST_N => detect_count[2][13].ACLR
iRST_N => detect_count[2][14].ACLR
iRST_N => detect_count[3][0].ACLR
iRST_N => detect_count[3][1].ACLR
iRST_N => detect_count[3][2].ACLR
iRST_N => detect_count[3][3].ACLR
iRST_N => detect_count[3][4].ACLR
iRST_N => detect_count[3][5].ACLR
iRST_N => detect_count[3][6].ACLR
iRST_N => detect_count[3][7].ACLR
iRST_N => detect_count[3][8].ACLR
iRST_N => detect_count[3][9].ACLR
iRST_N => detect_count[3][10].ACLR
iRST_N => detect_count[3][11].ACLR
iRST_N => detect_count[3][12].ACLR
iRST_N => detect_count[3][13].ACLR
iRST_N => detect_count[3][14].ACLR
iRST_N => detect_count[4][0].ACLR
iRST_N => detect_count[4][1].ACLR
iRST_N => detect_count[4][2].ACLR
iRST_N => detect_count[4][3].ACLR
iRST_N => detect_count[4][4].ACLR
iRST_N => detect_count[4][5].ACLR
iRST_N => detect_count[4][6].ACLR
iRST_N => detect_count[4][7].ACLR
iRST_N => detect_count[4][8].ACLR
iRST_N => detect_count[4][9].ACLR
iRST_N => detect_count[4][10].ACLR
iRST_N => detect_count[4][11].ACLR
iRST_N => detect_count[4][12].ACLR
iRST_N => detect_count[4][13].ACLR
iRST_N => detect_count[4][14].ACLR
iRST_N => detect_count[5][0].ACLR
iRST_N => detect_count[5][1].ACLR
iRST_N => detect_count[5][2].ACLR
iRST_N => detect_count[5][3].ACLR
iRST_N => detect_count[5][4].ACLR
iRST_N => detect_count[5][5].ACLR
iRST_N => detect_count[5][6].ACLR
iRST_N => detect_count[5][7].ACLR
iRST_N => detect_count[5][8].ACLR
iRST_N => detect_count[5][9].ACLR
iRST_N => detect_count[5][10].ACLR
iRST_N => detect_count[5][11].ACLR
iRST_N => detect_count[5][12].ACLR
iRST_N => detect_count[5][13].ACLR
iRST_N => detect_count[5][14].ACLR
iRST_N => detect_count[6][0].ACLR
iRST_N => detect_count[6][1].ACLR
iRST_N => detect_count[6][2].ACLR
iRST_N => detect_count[6][3].ACLR
iRST_N => detect_count[6][4].ACLR
iRST_N => detect_count[6][5].ACLR
iRST_N => detect_count[6][6].ACLR
iRST_N => detect_count[6][7].ACLR
iRST_N => detect_count[6][8].ACLR
iRST_N => detect_count[6][9].ACLR
iRST_N => detect_count[6][10].ACLR
iRST_N => detect_count[6][11].ACLR
iRST_N => detect_count[6][12].ACLR
iRST_N => detect_count[6][13].ACLR
iRST_N => detect_count[6][14].ACLR
iRST_N => detect_count[7][0].ACLR
iRST_N => detect_count[7][1].ACLR
iRST_N => detect_count[7][2].ACLR
iRST_N => detect_count[7][3].ACLR
iRST_N => detect_count[7][4].ACLR
iRST_N => detect_count[7][5].ACLR
iRST_N => detect_count[7][6].ACLR
iRST_N => detect_count[7][7].ACLR
iRST_N => detect_count[7][8].ACLR
iRST_N => detect_count[7][9].ACLR
iRST_N => detect_count[7][10].ACLR
iRST_N => detect_count[7][11].ACLR
iRST_N => detect_count[7][12].ACLR
iRST_N => detect_count[7][13].ACLR
iRST_N => detect_count[7][14].ACLR
iRST_N => detect_count[8][0].ACLR
iRST_N => detect_count[8][1].ACLR
iRST_N => detect_count[8][2].ACLR
iRST_N => detect_count[8][3].ACLR
iRST_N => detect_count[8][4].ACLR
iRST_N => detect_count[8][5].ACLR
iRST_N => detect_count[8][6].ACLR
iRST_N => detect_count[8][7].ACLR
iRST_N => detect_count[8][8].ACLR
iRST_N => detect_count[8][9].ACLR
iRST_N => detect_count[8][10].ACLR
iRST_N => detect_count[8][11].ACLR
iRST_N => detect_count[8][12].ACLR
iRST_N => detect_count[8][13].ACLR
iRST_N => detect_count[8][14].ACLR
iRST_N => detect_count[9][0].ACLR
iRST_N => detect_count[9][1].ACLR
iRST_N => detect_count[9][2].ACLR
iRST_N => detect_count[9][3].ACLR
iRST_N => detect_count[9][4].ACLR
iRST_N => detect_count[9][5].ACLR
iRST_N => detect_count[9][6].ACLR
iRST_N => detect_count[9][7].ACLR
iRST_N => detect_count[9][8].ACLR
iRST_N => detect_count[9][9].ACLR
iRST_N => detect_count[9][10].ACLR
iRST_N => detect_count[9][11].ACLR
iRST_N => detect_count[9][12].ACLR
iRST_N => detect_count[9][13].ACLR
iRST_N => detect_count[9][14].ACLR
iRST_N => detect_count[10][0].ACLR
iRST_N => detect_count[10][1].ACLR
iRST_N => detect_count[10][2].ACLR
iRST_N => detect_count[10][3].ACLR
iRST_N => detect_count[10][4].ACLR
iRST_N => detect_count[10][5].ACLR
iRST_N => detect_count[10][6].ACLR
iRST_N => detect_count[10][7].ACLR
iRST_N => detect_count[10][8].ACLR
iRST_N => detect_count[10][9].ACLR
iRST_N => detect_count[10][10].ACLR
iRST_N => detect_count[10][11].ACLR
iRST_N => detect_count[10][12].ACLR
iRST_N => detect_count[10][13].ACLR
iRST_N => detect_count[10][14].ACLR
iRST_N => detect_count[11][0].ACLR
iRST_N => detect_count[11][1].ACLR
iRST_N => detect_count[11][2].ACLR
iRST_N => detect_count[11][3].ACLR
iRST_N => detect_count[11][4].ACLR
iRST_N => detect_count[11][5].ACLR
iRST_N => detect_count[11][6].ACLR
iRST_N => detect_count[11][7].ACLR
iRST_N => detect_count[11][8].ACLR
iRST_N => detect_count[11][9].ACLR
iRST_N => detect_count[11][10].ACLR
iRST_N => detect_count[11][11].ACLR
iRST_N => detect_count[11][12].ACLR
iRST_N => detect_count[11][13].ACLR
iRST_N => detect_count[11][14].ACLR
iRST_N => detect_count[12][0].ACLR
iRST_N => detect_count[12][1].ACLR
iRST_N => detect_count[12][2].ACLR
iRST_N => detect_count[12][3].ACLR
iRST_N => detect_count[12][4].ACLR
iRST_N => detect_count[12][5].ACLR
iRST_N => detect_count[12][6].ACLR
iRST_N => detect_count[12][7].ACLR
iRST_N => detect_count[12][8].ACLR
iRST_N => detect_count[12][9].ACLR
iRST_N => detect_count[12][10].ACLR
iRST_N => detect_count[12][11].ACLR
iRST_N => detect_count[12][12].ACLR
iRST_N => detect_count[12][13].ACLR
iRST_N => detect_count[12][14].ACLR
iRST_N => detect_count[13][0].ACLR
iRST_N => detect_count[13][1].ACLR
iRST_N => detect_count[13][2].ACLR
iRST_N => detect_count[13][3].ACLR
iRST_N => detect_count[13][4].ACLR
iRST_N => detect_count[13][5].ACLR
iRST_N => detect_count[13][6].ACLR
iRST_N => detect_count[13][7].ACLR
iRST_N => detect_count[13][8].ACLR
iRST_N => detect_count[13][9].ACLR
iRST_N => detect_count[13][10].ACLR
iRST_N => detect_count[13][11].ACLR
iRST_N => detect_count[13][12].ACLR
iRST_N => detect_count[13][13].ACLR
iRST_N => detect_count[13][14].ACLR
iRST_N => detect_count[14][0].ACLR
iRST_N => detect_count[14][1].ACLR
iRST_N => detect_count[14][2].ACLR
iRST_N => detect_count[14][3].ACLR
iRST_N => detect_count[14][4].ACLR
iRST_N => detect_count[14][5].ACLR
iRST_N => detect_count[14][6].ACLR
iRST_N => detect_count[14][7].ACLR
iRST_N => detect_count[14][8].ACLR
iRST_N => detect_count[14][9].ACLR
iRST_N => detect_count[14][10].ACLR
iRST_N => detect_count[14][11].ACLR
iRST_N => detect_count[14][12].ACLR
iRST_N => detect_count[14][13].ACLR
iRST_N => detect_count[14][14].ACLR
iRST_N => detect_count[15][0].ACLR
iRST_N => detect_count[15][1].ACLR
iRST_N => detect_count[15][2].ACLR
iRST_N => detect_count[15][3].ACLR
iRST_N => detect_count[15][4].ACLR
iRST_N => detect_count[15][5].ACLR
iRST_N => detect_count[15][6].ACLR
iRST_N => detect_count[15][7].ACLR
iRST_N => detect_count[15][8].ACLR
iRST_N => detect_count[15][9].ACLR
iRST_N => detect_count[15][10].ACLR
iRST_N => detect_count[15][11].ACLR
iRST_N => detect_count[15][12].ACLR
iRST_N => detect_count[15][13].ACLR
iRST_N => detect_count[15][14].ACLR
iRST_N => detect_count[16][0].ACLR
iRST_N => detect_count[16][1].ACLR
iRST_N => detect_count[16][2].ACLR
iRST_N => detect_count[16][3].ACLR
iRST_N => detect_count[16][4].ACLR
iRST_N => detect_count[16][5].ACLR
iRST_N => detect_count[16][6].ACLR
iRST_N => detect_count[16][7].ACLR
iRST_N => detect_count[16][8].ACLR
iRST_N => detect_count[16][9].ACLR
iRST_N => detect_count[16][10].ACLR
iRST_N => detect_count[16][11].ACLR
iRST_N => detect_count[16][12].ACLR
iRST_N => detect_count[16][13].ACLR
iRST_N => detect_count[16][14].ACLR
iRST_N => detect_count[17][0].ACLR
iRST_N => detect_count[17][1].ACLR
iRST_N => detect_count[17][2].ACLR
iRST_N => detect_count[17][3].ACLR
iRST_N => detect_count[17][4].ACLR
iRST_N => detect_count[17][5].ACLR
iRST_N => detect_count[17][6].ACLR
iRST_N => detect_count[17][7].ACLR
iRST_N => detect_count[17][8].ACLR
iRST_N => detect_count[17][9].ACLR
iRST_N => detect_count[17][10].ACLR
iRST_N => detect_count[17][11].ACLR
iRST_N => detect_count[17][12].ACLR
iRST_N => detect_count[17][13].ACLR
iRST_N => detect_count[17][14].ACLR
iRST_N => detect_count[18][0].ACLR
iRST_N => detect_count[18][1].ACLR
iRST_N => detect_count[18][2].ACLR
iRST_N => detect_count[18][3].ACLR
iRST_N => detect_count[18][4].ACLR
iRST_N => detect_count[18][5].ACLR
iRST_N => detect_count[18][6].ACLR
iRST_N => detect_count[18][7].ACLR
iRST_N => detect_count[18][8].ACLR
iRST_N => detect_count[18][9].ACLR
iRST_N => detect_count[18][10].ACLR
iRST_N => detect_count[18][11].ACLR
iRST_N => detect_count[18][12].ACLR
iRST_N => detect_count[18][13].ACLR
iRST_N => detect_count[18][14].ACLR
iRST_N => detect_count[19][0].ACLR
iRST_N => detect_count[19][1].ACLR
iRST_N => detect_count[19][2].ACLR
iRST_N => detect_count[19][3].ACLR
iRST_N => detect_count[19][4].ACLR
iRST_N => detect_count[19][5].ACLR
iRST_N => detect_count[19][6].ACLR
iRST_N => detect_count[19][7].ACLR
iRST_N => detect_count[19][8].ACLR
iRST_N => detect_count[19][9].ACLR
iRST_N => detect_count[19][10].ACLR
iRST_N => detect_count[19][11].ACLR
iRST_N => detect_count[19][12].ACLR
iRST_N => detect_count[19][13].ACLR
iRST_N => detect_count[19][14].ACLR
iRST_N => detect_count[20][0].ACLR
iRST_N => detect_count[20][1].ACLR
iRST_N => detect_count[20][2].ACLR
iRST_N => detect_count[20][3].ACLR
iRST_N => detect_count[20][4].ACLR
iRST_N => detect_count[20][5].ACLR
iRST_N => detect_count[20][6].ACLR
iRST_N => detect_count[20][7].ACLR
iRST_N => detect_count[20][8].ACLR
iRST_N => detect_count[20][9].ACLR
iRST_N => detect_count[20][10].ACLR
iRST_N => detect_count[20][11].ACLR
iRST_N => detect_count[20][12].ACLR
iRST_N => detect_count[20][13].ACLR
iRST_N => detect_count[20][14].ACLR
iRST_N => detect_count[21][0].ACLR
iRST_N => detect_count[21][1].ACLR
iRST_N => detect_count[21][2].ACLR
iRST_N => detect_count[21][3].ACLR
iRST_N => detect_count[21][4].ACLR
iRST_N => detect_count[21][5].ACLR
iRST_N => detect_count[21][6].ACLR
iRST_N => detect_count[21][7].ACLR
iRST_N => detect_count[21][8].ACLR
iRST_N => detect_count[21][9].ACLR
iRST_N => detect_count[21][10].ACLR
iRST_N => detect_count[21][11].ACLR
iRST_N => detect_count[21][12].ACLR
iRST_N => detect_count[21][13].ACLR
iRST_N => detect_count[21][14].ACLR
iRST_N => detect_count[22][0].ACLR
iRST_N => detect_count[22][1].ACLR
iRST_N => detect_count[22][2].ACLR
iRST_N => detect_count[22][3].ACLR
iRST_N => detect_count[22][4].ACLR
iRST_N => detect_count[22][5].ACLR
iRST_N => detect_count[22][6].ACLR
iRST_N => detect_count[22][7].ACLR
iRST_N => detect_count[22][8].ACLR
iRST_N => detect_count[22][9].ACLR
iRST_N => detect_count[22][10].ACLR
iRST_N => detect_count[22][11].ACLR
iRST_N => detect_count[22][12].ACLR
iRST_N => detect_count[22][13].ACLR
iRST_N => detect_count[22][14].ACLR
iRST_N => detect_count[23][0].ACLR
iRST_N => detect_count[23][1].ACLR
iRST_N => detect_count[23][2].ACLR
iRST_N => detect_count[23][3].ACLR
iRST_N => detect_count[23][4].ACLR
iRST_N => detect_count[23][5].ACLR
iRST_N => detect_count[23][6].ACLR
iRST_N => detect_count[23][7].ACLR
iRST_N => detect_count[23][8].ACLR
iRST_N => detect_count[23][9].ACLR
iRST_N => detect_count[23][10].ACLR
iRST_N => detect_count[23][11].ACLR
iRST_N => detect_count[23][12].ACLR
iRST_N => detect_count[23][13].ACLR
iRST_N => detect_count[23][14].ACLR
iRST_N => detect_count[24][0].ACLR
iRST_N => detect_count[24][1].ACLR
iRST_N => detect_count[24][2].ACLR
iRST_N => detect_count[24][3].ACLR
iRST_N => detect_count[24][4].ACLR
iRST_N => detect_count[24][5].ACLR
iRST_N => detect_count[24][6].ACLR
iRST_N => detect_count[24][7].ACLR
iRST_N => detect_count[24][8].ACLR
iRST_N => detect_count[24][9].ACLR
iRST_N => detect_count[24][10].ACLR
iRST_N => detect_count[24][11].ACLR
iRST_N => detect_count[24][12].ACLR
iRST_N => detect_count[24][13].ACLR
iRST_N => detect_count[24][14].ACLR
iRST_N => detect_count[25][0].ACLR
iRST_N => detect_count[25][1].ACLR
iRST_N => detect_count[25][2].ACLR
iRST_N => detect_count[25][3].ACLR
iRST_N => detect_count[25][4].ACLR
iRST_N => detect_count[25][5].ACLR
iRST_N => detect_count[25][6].ACLR
iRST_N => detect_count[25][7].ACLR
iRST_N => detect_count[25][8].ACLR
iRST_N => detect_count[25][9].ACLR
iRST_N => detect_count[25][10].ACLR
iRST_N => detect_count[25][11].ACLR
iRST_N => detect_count[25][12].ACLR
iRST_N => detect_count[25][13].ACLR
iRST_N => detect_count[25][14].ACLR
iRST_N => detect_count[26][0].ACLR
iRST_N => detect_count[26][1].ACLR
iRST_N => detect_count[26][2].ACLR
iRST_N => detect_count[26][3].ACLR
iRST_N => detect_count[26][4].ACLR
iRST_N => detect_count[26][5].ACLR
iRST_N => detect_count[26][6].ACLR
iRST_N => detect_count[26][7].ACLR
iRST_N => detect_count[26][8].ACLR
iRST_N => detect_count[26][9].ACLR
iRST_N => detect_count[26][10].ACLR
iRST_N => detect_count[26][11].ACLR
iRST_N => detect_count[26][12].ACLR
iRST_N => detect_count[26][13].ACLR
iRST_N => detect_count[26][14].ACLR
iRST_N => detect_count[27][0].ACLR
iRST_N => detect_count[27][1].ACLR
iRST_N => detect_count[27][2].ACLR
iRST_N => detect_count[27][3].ACLR
iRST_N => detect_count[27][4].ACLR
iRST_N => detect_count[27][5].ACLR
iRST_N => detect_count[27][6].ACLR
iRST_N => detect_count[27][7].ACLR
iRST_N => detect_count[27][8].ACLR
iRST_N => detect_count[27][9].ACLR
iRST_N => detect_count[27][10].ACLR
iRST_N => detect_count[27][11].ACLR
iRST_N => detect_count[27][12].ACLR
iRST_N => detect_count[27][13].ACLR
iRST_N => detect_count[27][14].ACLR
iRST_N => detect_count[28][0].ACLR
iRST_N => detect_count[28][1].ACLR
iRST_N => detect_count[28][2].ACLR
iRST_N => detect_count[28][3].ACLR
iRST_N => detect_count[28][4].ACLR
iRST_N => detect_count[28][5].ACLR
iRST_N => detect_count[28][6].ACLR
iRST_N => detect_count[28][7].ACLR
iRST_N => detect_count[28][8].ACLR
iRST_N => detect_count[28][9].ACLR
iRST_N => detect_count[28][10].ACLR
iRST_N => detect_count[28][11].ACLR
iRST_N => detect_count[28][12].ACLR
iRST_N => detect_count[28][13].ACLR
iRST_N => detect_count[28][14].ACLR
iRST_N => detect_count[29][0].ACLR
iRST_N => detect_count[29][1].ACLR
iRST_N => detect_count[29][2].ACLR
iRST_N => detect_count[29][3].ACLR
iRST_N => detect_count[29][4].ACLR
iRST_N => detect_count[29][5].ACLR
iRST_N => detect_count[29][6].ACLR
iRST_N => detect_count[29][7].ACLR
iRST_N => detect_count[29][8].ACLR
iRST_N => detect_count[29][9].ACLR
iRST_N => detect_count[29][10].ACLR
iRST_N => detect_count[29][11].ACLR
iRST_N => detect_count[29][12].ACLR
iRST_N => detect_count[29][13].ACLR
iRST_N => detect_count[29][14].ACLR
iRST_N => detect_count[30][0].ACLR
iRST_N => detect_count[30][1].ACLR
iRST_N => detect_count[30][2].ACLR
iRST_N => detect_count[30][3].ACLR
iRST_N => detect_count[30][4].ACLR
iRST_N => detect_count[30][5].ACLR
iRST_N => detect_count[30][6].ACLR
iRST_N => detect_count[30][7].ACLR
iRST_N => detect_count[30][8].ACLR
iRST_N => detect_count[30][9].ACLR
iRST_N => detect_count[30][10].ACLR
iRST_N => detect_count[30][11].ACLR
iRST_N => detect_count[30][12].ACLR
iRST_N => detect_count[30][13].ACLR
iRST_N => detect_count[30][14].ACLR
iRST_N => detect_count[31][0].ACLR
iRST_N => detect_count[31][1].ACLR
iRST_N => detect_count[31][2].ACLR
iRST_N => detect_count[31][3].ACLR
iRST_N => detect_count[31][4].ACLR
iRST_N => detect_count[31][5].ACLR
iRST_N => detect_count[31][6].ACLR
iRST_N => detect_count[31][7].ACLR
iRST_N => detect_count[31][8].ACLR
iRST_N => detect_count[31][9].ACLR
iRST_N => detect_count[31][10].ACLR
iRST_N => detect_count[31][11].ACLR
iRST_N => detect_count[31][12].ACLR
iRST_N => detect_count[31][13].ACLR
iRST_N => detect_count[31][14].ACLR
iRST_N => detect_count[32][0].ACLR
iRST_N => detect_count[32][1].ACLR
iRST_N => detect_count[32][2].ACLR
iRST_N => detect_count[32][3].ACLR
iRST_N => detect_count[32][4].ACLR
iRST_N => detect_count[32][5].ACLR
iRST_N => detect_count[32][6].ACLR
iRST_N => detect_count[32][7].ACLR
iRST_N => detect_count[32][8].ACLR
iRST_N => detect_count[32][9].ACLR
iRST_N => detect_count[32][10].ACLR
iRST_N => detect_count[32][11].ACLR
iRST_N => detect_count[32][12].ACLR
iRST_N => detect_count[32][13].ACLR
iRST_N => detect_count[32][14].ACLR
iRST_N => detect_count[33][0].ACLR
iRST_N => detect_count[33][1].ACLR
iRST_N => detect_count[33][2].ACLR
iRST_N => detect_count[33][3].ACLR
iRST_N => detect_count[33][4].ACLR
iRST_N => detect_count[33][5].ACLR
iRST_N => detect_count[33][6].ACLR
iRST_N => detect_count[33][7].ACLR
iRST_N => detect_count[33][8].ACLR
iRST_N => detect_count[33][9].ACLR
iRST_N => detect_count[33][10].ACLR
iRST_N => detect_count[33][11].ACLR
iRST_N => detect_count[33][12].ACLR
iRST_N => detect_count[33][13].ACLR
iRST_N => detect_count[33][14].ACLR
iRST_N => detect_count[34][0].ACLR
iRST_N => detect_count[34][1].ACLR
iRST_N => detect_count[34][2].ACLR
iRST_N => detect_count[34][3].ACLR
iRST_N => detect_count[34][4].ACLR
iRST_N => detect_count[34][5].ACLR
iRST_N => detect_count[34][6].ACLR
iRST_N => detect_count[34][7].ACLR
iRST_N => detect_count[34][8].ACLR
iRST_N => detect_count[34][9].ACLR
iRST_N => detect_count[34][10].ACLR
iRST_N => detect_count[34][11].ACLR
iRST_N => detect_count[34][12].ACLR
iRST_N => detect_count[34][13].ACLR
iRST_N => detect_count[34][14].ACLR
iRST_N => detect_count[35][0].ACLR
iRST_N => detect_count[35][1].ACLR
iRST_N => detect_count[35][2].ACLR
iRST_N => detect_count[35][3].ACLR
iRST_N => detect_count[35][4].ACLR
iRST_N => detect_count[35][5].ACLR
iRST_N => detect_count[35][6].ACLR
iRST_N => detect_count[35][7].ACLR
iRST_N => detect_count[35][8].ACLR
iRST_N => detect_count[35][9].ACLR
iRST_N => detect_count[35][10].ACLR
iRST_N => detect_count[35][11].ACLR
iRST_N => detect_count[35][12].ACLR
iRST_N => detect_count[35][13].ACLR
iRST_N => detect_count[35][14].ACLR
iRST_N => detect_count[36][0].ACLR
iRST_N => detect_count[36][1].ACLR
iRST_N => detect_count[36][2].ACLR
iRST_N => detect_count[36][3].ACLR
iRST_N => detect_count[36][4].ACLR
iRST_N => detect_count[36][5].ACLR
iRST_N => detect_count[36][6].ACLR
iRST_N => detect_count[36][7].ACLR
iRST_N => detect_count[36][8].ACLR
iRST_N => detect_count[36][9].ACLR
iRST_N => detect_count[36][10].ACLR
iRST_N => detect_count[36][11].ACLR
iRST_N => detect_count[36][12].ACLR
iRST_N => detect_count[36][13].ACLR
iRST_N => detect_count[36][14].ACLR
iRST_N => detect_count[37][0].ACLR
iRST_N => detect_count[37][1].ACLR
iRST_N => detect_count[37][2].ACLR
iRST_N => detect_count[37][3].ACLR
iRST_N => detect_count[37][4].ACLR
iRST_N => detect_count[37][5].ACLR
iRST_N => detect_count[37][6].ACLR
iRST_N => detect_count[37][7].ACLR
iRST_N => detect_count[37][8].ACLR
iRST_N => detect_count[37][9].ACLR
iRST_N => detect_count[37][10].ACLR
iRST_N => detect_count[37][11].ACLR
iRST_N => detect_count[37][12].ACLR
iRST_N => detect_count[37][13].ACLR
iRST_N => detect_count[37][14].ACLR
iRST_N => detect_count[38][0].ACLR
iRST_N => detect_count[38][1].ACLR
iRST_N => detect_count[38][2].ACLR
iRST_N => detect_count[38][3].ACLR
iRST_N => detect_count[38][4].ACLR
iRST_N => detect_count[38][5].ACLR
iRST_N => detect_count[38][6].ACLR
iRST_N => detect_count[38][7].ACLR
iRST_N => detect_count[38][8].ACLR
iRST_N => detect_count[38][9].ACLR
iRST_N => detect_count[38][10].ACLR
iRST_N => detect_count[38][11].ACLR
iRST_N => detect_count[38][12].ACLR
iRST_N => detect_count[38][13].ACLR
iRST_N => detect_count[38][14].ACLR
iRST_N => detect_count[39][0].ACLR
iRST_N => detect_count[39][1].ACLR
iRST_N => detect_count[39][2].ACLR
iRST_N => detect_count[39][3].ACLR
iRST_N => detect_count[39][4].ACLR
iRST_N => detect_count[39][5].ACLR
iRST_N => detect_count[39][6].ACLR
iRST_N => detect_count[39][7].ACLR
iRST_N => detect_count[39][8].ACLR
iRST_N => detect_count[39][9].ACLR
iRST_N => detect_count[39][10].ACLR
iRST_N => detect_count[39][11].ACLR
iRST_N => detect_count[39][12].ACLR
iRST_N => detect_count[39][13].ACLR
iRST_N => detect_count[39][14].ACLR
iRST_N => detect_count[40][0].ACLR
iRST_N => detect_count[40][1].ACLR
iRST_N => detect_count[40][2].ACLR
iRST_N => detect_count[40][3].ACLR
iRST_N => detect_count[40][4].ACLR
iRST_N => detect_count[40][5].ACLR
iRST_N => detect_count[40][6].ACLR
iRST_N => detect_count[40][7].ACLR
iRST_N => detect_count[40][8].ACLR
iRST_N => detect_count[40][9].ACLR
iRST_N => detect_count[40][10].ACLR
iRST_N => detect_count[40][11].ACLR
iRST_N => detect_count[40][12].ACLR
iRST_N => detect_count[40][13].ACLR
iRST_N => detect_count[40][14].ACLR
iRST_N => detect_count[41][0].ACLR
iRST_N => detect_count[41][1].ACLR
iRST_N => detect_count[41][2].ACLR
iRST_N => detect_count[41][3].ACLR
iRST_N => detect_count[41][4].ACLR
iRST_N => detect_count[41][5].ACLR
iRST_N => detect_count[41][6].ACLR
iRST_N => detect_count[41][7].ACLR
iRST_N => detect_count[41][8].ACLR
iRST_N => detect_count[41][9].ACLR
iRST_N => detect_count[41][10].ACLR
iRST_N => detect_count[41][11].ACLR
iRST_N => detect_count[41][12].ACLR
iRST_N => detect_count[41][13].ACLR
iRST_N => detect_count[41][14].ACLR
iRST_N => detect_count[42][0].ACLR
iRST_N => detect_count[42][1].ACLR
iRST_N => detect_count[42][2].ACLR
iRST_N => detect_count[42][3].ACLR
iRST_N => detect_count[42][4].ACLR
iRST_N => detect_count[42][5].ACLR
iRST_N => detect_count[42][6].ACLR
iRST_N => detect_count[42][7].ACLR
iRST_N => detect_count[42][8].ACLR
iRST_N => detect_count[42][9].ACLR
iRST_N => detect_count[42][10].ACLR
iRST_N => detect_count[42][11].ACLR
iRST_N => detect_count[42][12].ACLR
iRST_N => detect_count[42][13].ACLR
iRST_N => detect_count[42][14].ACLR
iRST_N => detect_count[43][0].ACLR
iRST_N => detect_count[43][1].ACLR
iRST_N => detect_count[43][2].ACLR
iRST_N => detect_count[43][3].ACLR
iRST_N => detect_count[43][4].ACLR
iRST_N => detect_count[43][5].ACLR
iRST_N => detect_count[43][6].ACLR
iRST_N => detect_count[43][7].ACLR
iRST_N => detect_count[43][8].ACLR
iRST_N => detect_count[43][9].ACLR
iRST_N => detect_count[43][10].ACLR
iRST_N => detect_count[43][11].ACLR
iRST_N => detect_count[43][12].ACLR
iRST_N => detect_count[43][13].ACLR
iRST_N => detect_count[43][14].ACLR
iRST_N => detect_count[44][0].ACLR
iRST_N => detect_count[44][1].ACLR
iRST_N => detect_count[44][2].ACLR
iRST_N => detect_count[44][3].ACLR
iRST_N => detect_count[44][4].ACLR
iRST_N => detect_count[44][5].ACLR
iRST_N => detect_count[44][6].ACLR
iRST_N => detect_count[44][7].ACLR
iRST_N => detect_count[44][8].ACLR
iRST_N => detect_count[44][9].ACLR
iRST_N => detect_count[44][10].ACLR
iRST_N => detect_count[44][11].ACLR
iRST_N => detect_count[44][12].ACLR
iRST_N => detect_count[44][13].ACLR
iRST_N => detect_count[44][14].ACLR
iRST_N => detect_count[45][0].ACLR
iRST_N => detect_count[45][1].ACLR
iRST_N => detect_count[45][2].ACLR
iRST_N => detect_count[45][3].ACLR
iRST_N => detect_count[45][4].ACLR
iRST_N => detect_count[45][5].ACLR
iRST_N => detect_count[45][6].ACLR
iRST_N => detect_count[45][7].ACLR
iRST_N => detect_count[45][8].ACLR
iRST_N => detect_count[45][9].ACLR
iRST_N => detect_count[45][10].ACLR
iRST_N => detect_count[45][11].ACLR
iRST_N => detect_count[45][12].ACLR
iRST_N => detect_count[45][13].ACLR
iRST_N => detect_count[45][14].ACLR
iRST_N => detect_count[46][0].ACLR
iRST_N => detect_count[46][1].ACLR
iRST_N => detect_count[46][2].ACLR
iRST_N => detect_count[46][3].ACLR
iRST_N => detect_count[46][4].ACLR
iRST_N => detect_count[46][5].ACLR
iRST_N => detect_count[46][6].ACLR
iRST_N => detect_count[46][7].ACLR
iRST_N => detect_count[46][8].ACLR
iRST_N => detect_count[46][9].ACLR
iRST_N => detect_count[46][10].ACLR
iRST_N => detect_count[46][11].ACLR
iRST_N => detect_count[46][12].ACLR
iRST_N => detect_count[46][13].ACLR
iRST_N => detect_count[46][14].ACLR
iRST_N => detect_count[47][0].ACLR
iRST_N => detect_count[47][1].ACLR
iRST_N => detect_count[47][2].ACLR
iRST_N => detect_count[47][3].ACLR
iRST_N => detect_count[47][4].ACLR
iRST_N => detect_count[47][5].ACLR
iRST_N => detect_count[47][6].ACLR
iRST_N => detect_count[47][7].ACLR
iRST_N => detect_count[47][8].ACLR
iRST_N => detect_count[47][9].ACLR
iRST_N => detect_count[47][10].ACLR
iRST_N => detect_count[47][11].ACLR
iRST_N => detect_count[47][12].ACLR
iRST_N => detect_count[47][13].ACLR
iRST_N => detect_count[47][14].ACLR
iRST_N => detect_count[48][0].ACLR
iRST_N => detect_count[48][1].ACLR
iRST_N => detect_count[48][2].ACLR
iRST_N => detect_count[48][3].ACLR
iRST_N => detect_count[48][4].ACLR
iRST_N => detect_count[48][5].ACLR
iRST_N => detect_count[48][6].ACLR
iRST_N => detect_count[48][7].ACLR
iRST_N => detect_count[48][8].ACLR
iRST_N => detect_count[48][9].ACLR
iRST_N => detect_count[48][10].ACLR
iRST_N => detect_count[48][11].ACLR
iRST_N => detect_count[48][12].ACLR
iRST_N => detect_count[48][13].ACLR
iRST_N => detect_count[48][14].ACLR
iRST_N => detect_count[49][0].ACLR
iRST_N => detect_count[49][1].ACLR
iRST_N => detect_count[49][2].ACLR
iRST_N => detect_count[49][3].ACLR
iRST_N => detect_count[49][4].ACLR
iRST_N => detect_count[49][5].ACLR
iRST_N => detect_count[49][6].ACLR
iRST_N => detect_count[49][7].ACLR
iRST_N => detect_count[49][8].ACLR
iRST_N => detect_count[49][9].ACLR
iRST_N => detect_count[49][10].ACLR
iRST_N => detect_count[49][11].ACLR
iRST_N => detect_count[49][12].ACLR
iRST_N => detect_count[49][13].ACLR
iRST_N => detect_count[49][14].ACLR
iRST_N => detect_count[50][0].ACLR
iRST_N => detect_count[50][1].ACLR
iRST_N => detect_count[50][2].ACLR
iRST_N => detect_count[50][3].ACLR
iRST_N => detect_count[50][4].ACLR
iRST_N => detect_count[50][5].ACLR
iRST_N => detect_count[50][6].ACLR
iRST_N => detect_count[50][7].ACLR
iRST_N => detect_count[50][8].ACLR
iRST_N => detect_count[50][9].ACLR
iRST_N => detect_count[50][10].ACLR
iRST_N => detect_count[50][11].ACLR
iRST_N => detect_count[50][12].ACLR
iRST_N => detect_count[50][13].ACLR
iRST_N => detect_count[50][14].ACLR
iRST_N => detect_count[51][0].ACLR
iRST_N => detect_count[51][1].ACLR
iRST_N => detect_count[51][2].ACLR
iRST_N => detect_count[51][3].ACLR
iRST_N => detect_count[51][4].ACLR
iRST_N => detect_count[51][5].ACLR
iRST_N => detect_count[51][6].ACLR
iRST_N => detect_count[51][7].ACLR
iRST_N => detect_count[51][8].ACLR
iRST_N => detect_count[51][9].ACLR
iRST_N => detect_count[51][10].ACLR
iRST_N => detect_count[51][11].ACLR
iRST_N => detect_count[51][12].ACLR
iRST_N => detect_count[51][13].ACLR
iRST_N => detect_count[51][14].ACLR
iRST_N => detect_count[52][0].ACLR
iRST_N => detect_count[52][1].ACLR
iRST_N => detect_count[52][2].ACLR
iRST_N => detect_count[52][3].ACLR
iRST_N => detect_count[52][4].ACLR
iRST_N => detect_count[52][5].ACLR
iRST_N => detect_count[52][6].ACLR
iRST_N => detect_count[52][7].ACLR
iRST_N => detect_count[52][8].ACLR
iRST_N => detect_count[52][9].ACLR
iRST_N => detect_count[52][10].ACLR
iRST_N => detect_count[52][11].ACLR
iRST_N => detect_count[52][12].ACLR
iRST_N => detect_count[52][13].ACLR
iRST_N => detect_count[52][14].ACLR
iRST_N => detect_count[53][0].ACLR
iRST_N => detect_count[53][1].ACLR
iRST_N => detect_count[53][2].ACLR
iRST_N => detect_count[53][3].ACLR
iRST_N => detect_count[53][4].ACLR
iRST_N => detect_count[53][5].ACLR
iRST_N => detect_count[53][6].ACLR
iRST_N => detect_count[53][7].ACLR
iRST_N => detect_count[53][8].ACLR
iRST_N => detect_count[53][9].ACLR
iRST_N => detect_count[53][10].ACLR
iRST_N => detect_count[53][11].ACLR
iRST_N => detect_count[53][12].ACLR
iRST_N => detect_count[53][13].ACLR
iRST_N => detect_count[53][14].ACLR
iRST_N => detect_count[54][0].ACLR
iRST_N => detect_count[54][1].ACLR
iRST_N => detect_count[54][2].ACLR
iRST_N => detect_count[54][3].ACLR
iRST_N => detect_count[54][4].ACLR
iRST_N => detect_count[54][5].ACLR
iRST_N => detect_count[54][6].ACLR
iRST_N => detect_count[54][7].ACLR
iRST_N => detect_count[54][8].ACLR
iRST_N => detect_count[54][9].ACLR
iRST_N => detect_count[54][10].ACLR
iRST_N => detect_count[54][11].ACLR
iRST_N => detect_count[54][12].ACLR
iRST_N => detect_count[54][13].ACLR
iRST_N => detect_count[54][14].ACLR
iRST_N => detect_count[55][0].ACLR
iRST_N => detect_count[55][1].ACLR
iRST_N => detect_count[55][2].ACLR
iRST_N => detect_count[55][3].ACLR
iRST_N => detect_count[55][4].ACLR
iRST_N => detect_count[55][5].ACLR
iRST_N => detect_count[55][6].ACLR
iRST_N => detect_count[55][7].ACLR
iRST_N => detect_count[55][8].ACLR
iRST_N => detect_count[55][9].ACLR
iRST_N => detect_count[55][10].ACLR
iRST_N => detect_count[55][11].ACLR
iRST_N => detect_count[55][12].ACLR
iRST_N => detect_count[55][13].ACLR
iRST_N => detect_count[55][14].ACLR
iRST_N => detect_count[56][0].ACLR
iRST_N => detect_count[56][1].ACLR
iRST_N => detect_count[56][2].ACLR
iRST_N => detect_count[56][3].ACLR
iRST_N => detect_count[56][4].ACLR
iRST_N => detect_count[56][5].ACLR
iRST_N => detect_count[56][6].ACLR
iRST_N => detect_count[56][7].ACLR
iRST_N => detect_count[56][8].ACLR
iRST_N => detect_count[56][9].ACLR
iRST_N => detect_count[56][10].ACLR
iRST_N => detect_count[56][11].ACLR
iRST_N => detect_count[56][12].ACLR
iRST_N => detect_count[56][13].ACLR
iRST_N => detect_count[56][14].ACLR
iRST_N => detect_count[57][0].ACLR
iRST_N => detect_count[57][1].ACLR
iRST_N => detect_count[57][2].ACLR
iRST_N => detect_count[57][3].ACLR
iRST_N => detect_count[57][4].ACLR
iRST_N => detect_count[57][5].ACLR
iRST_N => detect_count[57][6].ACLR
iRST_N => detect_count[57][7].ACLR
iRST_N => detect_count[57][8].ACLR
iRST_N => detect_count[57][9].ACLR
iRST_N => detect_count[57][10].ACLR
iRST_N => detect_count[57][11].ACLR
iRST_N => detect_count[57][12].ACLR
iRST_N => detect_count[57][13].ACLR
iRST_N => detect_count[57][14].ACLR
iRST_N => detect_count[58][0].ACLR
iRST_N => detect_count[58][1].ACLR
iRST_N => detect_count[58][2].ACLR
iRST_N => detect_count[58][3].ACLR
iRST_N => detect_count[58][4].ACLR
iRST_N => detect_count[58][5].ACLR
iRST_N => detect_count[58][6].ACLR
iRST_N => detect_count[58][7].ACLR
iRST_N => detect_count[58][8].ACLR
iRST_N => detect_count[58][9].ACLR
iRST_N => detect_count[58][10].ACLR
iRST_N => detect_count[58][11].ACLR
iRST_N => detect_count[58][12].ACLR
iRST_N => detect_count[58][13].ACLR
iRST_N => detect_count[58][14].ACLR
iRST_N => detect_count[59][0].ACLR
iRST_N => detect_count[59][1].ACLR
iRST_N => detect_count[59][2].ACLR
iRST_N => detect_count[59][3].ACLR
iRST_N => detect_count[59][4].ACLR
iRST_N => detect_count[59][5].ACLR
iRST_N => detect_count[59][6].ACLR
iRST_N => detect_count[59][7].ACLR
iRST_N => detect_count[59][8].ACLR
iRST_N => detect_count[59][9].ACLR
iRST_N => detect_count[59][10].ACLR
iRST_N => detect_count[59][11].ACLR
iRST_N => detect_count[59][12].ACLR
iRST_N => detect_count[59][13].ACLR
iRST_N => detect_count[59][14].ACLR
iRST_N => detect_count[60][0].ACLR
iRST_N => detect_count[60][1].ACLR
iRST_N => detect_count[60][2].ACLR
iRST_N => detect_count[60][3].ACLR
iRST_N => detect_count[60][4].ACLR
iRST_N => detect_count[60][5].ACLR
iRST_N => detect_count[60][6].ACLR
iRST_N => detect_count[60][7].ACLR
iRST_N => detect_count[60][8].ACLR
iRST_N => detect_count[60][9].ACLR
iRST_N => detect_count[60][10].ACLR
iRST_N => detect_count[60][11].ACLR
iRST_N => detect_count[60][12].ACLR
iRST_N => detect_count[60][13].ACLR
iRST_N => detect_count[60][14].ACLR
iRST_N => detect_count[61][0].ACLR
iRST_N => detect_count[61][1].ACLR
iRST_N => detect_count[61][2].ACLR
iRST_N => detect_count[61][3].ACLR
iRST_N => detect_count[61][4].ACLR
iRST_N => detect_count[61][5].ACLR
iRST_N => detect_count[61][6].ACLR
iRST_N => detect_count[61][7].ACLR
iRST_N => detect_count[61][8].ACLR
iRST_N => detect_count[61][9].ACLR
iRST_N => detect_count[61][10].ACLR
iRST_N => detect_count[61][11].ACLR
iRST_N => detect_count[61][12].ACLR
iRST_N => detect_count[61][13].ACLR
iRST_N => detect_count[61][14].ACLR
iRST_N => detect_count[62][0].ACLR
iRST_N => detect_count[62][1].ACLR
iRST_N => detect_count[62][2].ACLR
iRST_N => detect_count[62][3].ACLR
iRST_N => detect_count[62][4].ACLR
iRST_N => detect_count[62][5].ACLR
iRST_N => detect_count[62][6].ACLR
iRST_N => detect_count[62][7].ACLR
iRST_N => detect_count[62][8].ACLR
iRST_N => detect_count[62][9].ACLR
iRST_N => detect_count[62][10].ACLR
iRST_N => detect_count[62][11].ACLR
iRST_N => detect_count[62][12].ACLR
iRST_N => detect_count[62][13].ACLR
iRST_N => detect_count[62][14].ACLR
iRST_N => detect_count[63][0].ACLR
iRST_N => detect_count[63][1].ACLR
iRST_N => detect_count[63][2].ACLR
iRST_N => detect_count[63][3].ACLR
iRST_N => detect_count[63][4].ACLR
iRST_N => detect_count[63][5].ACLR
iRST_N => detect_count[63][6].ACLR
iRST_N => detect_count[63][7].ACLR
iRST_N => detect_count[63][8].ACLR
iRST_N => detect_count[63][9].ACLR
iRST_N => detect_count[63][10].ACLR
iRST_N => detect_count[63][11].ACLR
iRST_N => detect_count[63][12].ACLR
iRST_N => detect_count[63][13].ACLR
iRST_N => detect_count[63][14].ACLR
iRST_N => mNote_r[0].ACLR
iRST_N => mNote_r[1].ACLR
iRST_N => mNote_r[2].ACLR
iRST_N => mNote_r[3].ACLR
iRST_N => mNote_r[4].ACLR
iRST_N => mNote_r[5].ACLR
iRST_N => mNote_r[6].ACLR
iRST_N => mNote_r[7].ACLR
iRST_N => mNote_r[8].ACLR
iRST_N => mNote_r[9].ACLR
iRST_N => mNote_r[10].ACLR
iRST_N => mNote_r[11].ACLR
iRST_N => mNote_r[12].ACLR
iRST_N => mNote_r[13].ACLR
iRST_N => mNote_r[14].ACLR
iRST_N => mNote_r[15].ACLR
iRST_N => mNote_r[16].ACLR
iRST_N => mNote_r[17].ACLR
iRST_N => mNote_r[18].ACLR
iRST_N => mNote_r[19].ACLR
iRST_N => mNote_r[20].ACLR
iRST_N => mNote_r[21].ACLR
iRST_N => mNote_r[22].ACLR
iRST_N => mNote_r[23].ACLR
iRST_N => mNote_r[24].ACLR
iRST_N => mNote_r[25].ACLR
iRST_N => mNote_r[26].ACLR
iRST_N => mNote_r[27].ACLR
iRST_N => mNote_r[28].ACLR
iRST_N => mNote_r[29].ACLR
iRST_N => mNote_r[30].ACLR
iRST_N => mNote_r[31].ACLR
iRST_N => mNote_r[32].ACLR
iRST_N => mNote_r[33].ACLR
iRST_N => mNote_r[34].ACLR
iRST_N => mNote_r[35].ACLR
iRST_N => mNote_r[36].ACLR
iRST_N => mNote_r[37].ACLR
iRST_N => mNote_r[38].ACLR
iRST_N => mNote_r[39].ACLR
iRST_N => mNote_r[40].ACLR
iRST_N => mNote_r[41].ACLR
iRST_N => mNote_r[42].ACLR
iRST_N => mNote_r[43].ACLR
iRST_N => mNote_r[44].ACLR
iRST_N => mNote_r[45].ACLR
iRST_N => mNote_r[46].ACLR
iRST_N => mNote_r[47].ACLR
iRST_N => mNote_r[48].ACLR
iRST_N => mNote_r[49].ACLR
iRST_N => mNote_r[50].ACLR
iRST_N => mNote_r[51].ACLR
iRST_N => mNote_r[52].ACLR
iRST_N => mNote_r[53].ACLR
iRST_N => mNote_r[54].ACLR
iRST_N => mNote_r[55].ACLR
iRST_N => mNote_r[56].ACLR
iRST_N => mNote_r[57].ACLR
iRST_N => mNote_r[58].ACLR
iRST_N => mNote_r[59].ACLR
iRST_N => mNote_r[60].ACLR
iRST_N => mNote_r[61].ACLR
iRST_N => mNote_r[62].ACLR
iRST_N => mNote_r[63].ACLR
iRST_N => H_count_r[0].ACLR
iRST_N => H_count_r[1].ACLR
iRST_N => H_count_r[2].ACLR
iRST_N => H_count_r[3].ACLR
iRST_N => W_count_r[0].ACLR
iRST_N => W_count_r[1].ACLR
iRST_N => W_count_r[2].ACLR
iRST_N => W_count_r[3].ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => V_Cont[11].ACLR
iRST_N => V_Cont[12].ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[11].ACLR
iRST_N => H_Cont[12].ACLR
oSave <= <GND>


|DE2_115_CAMERA|SevenHexDecoder:u10
iCLK => state_r[0].CLK
iCLK => state_r[1].CLK
iCLK => state_r[2].CLK
iCLK => state_r[3].CLK
iCLK => state_r[4].CLK
iCLK => state_r[5].CLK
iCLK => state_r[6].CLK
iCLK => state_r[7].CLK
iCLK => state_r[8].CLK
iCLK => state_r[9].CLK
iCLK => state_r[10].CLK
iCLK => state_r[11].CLK
iCLK => state_r[12].CLK
iCLK => state_r[13].CLK
iCLK => state_r[14].CLK
iCLK => state_r[15].CLK
iCLK => state_r[16].CLK
iCLK => state_r[17].CLK
iCLK => state_r[18].CLK
iCLK => state_r[19].CLK
iCLK => state_r[20].CLK
iCLK => state_r[21].CLK
iCLK => state_r[22].CLK
iCLK => state_r[23].CLK
iCLK => state_r[24].CLK
iCLK => state_r[25].CLK
iCLK => state_r[26].CLK
iCLK => state_r[27].CLK
iCLK => state_r[28].CLK
iCLK => state_r[29].CLK
iCLK => state_r[30].CLK
iCLK => state_r[31].CLK
iCLK => count_r[0].CLK
iCLK => count_r[1].CLK
iCLK => count_r[2].CLK
iCLK => count_r[3].CLK
iCLK => count_r[4].CLK
iCLK => count_r[5].CLK
iCLK => count_r[6].CLK
iCLK => count_r[7].CLK
iCLK => count_r[8].CLK
iCLK => count_r[9].CLK
iCLK => count_r[10].CLK
iCLK => count_r[11].CLK
iCLK => count_r[12].CLK
iCLK => count_r[13].CLK
iCLK => count_r[14].CLK
iCLK => count_r[15].CLK
iCLK => count_r[16].CLK
iCLK => count_r[17].CLK
iCLK => count_r[18].CLK
iCLK => count_r[19].CLK
iCLK => count_r[20].CLK
iCLK => count_r[21].CLK
iCLK => count_r[22].CLK
iCLK => count_r[23].CLK
iCLK => count_r[24].CLK
iCLK => count_r[25].CLK
iCLK => count_r[26].CLK
iCLK => count_r[27].CLK
iCLK => count_r[28].CLK
iCLK => count_r[29].CLK
iCLK => count_r[30].CLK
iCLK => count_r[31].CLK
iRST => state_r[0].ACLR
iRST => state_r[1].ACLR
iRST => state_r[2].ACLR
iRST => state_r[3].ACLR
iRST => state_r[4].ACLR
iRST => state_r[5].ACLR
iRST => state_r[6].ACLR
iRST => state_r[7].ACLR
iRST => state_r[8].ACLR
iRST => state_r[9].ACLR
iRST => state_r[10].ACLR
iRST => state_r[11].ACLR
iRST => state_r[12].ACLR
iRST => state_r[13].ACLR
iRST => state_r[14].ACLR
iRST => state_r[15].ACLR
iRST => state_r[16].ACLR
iRST => state_r[17].ACLR
iRST => state_r[18].ACLR
iRST => state_r[19].ACLR
iRST => state_r[20].ACLR
iRST => state_r[21].ACLR
iRST => state_r[22].ACLR
iRST => state_r[23].ACLR
iRST => state_r[24].ACLR
iRST => state_r[25].ACLR
iRST => state_r[26].ACLR
iRST => state_r[27].ACLR
iRST => state_r[28].ACLR
iRST => state_r[29].ACLR
iRST => state_r[30].ACLR
iRST => state_r[31].ACLR
iRST => count_r[0].ACLR
iRST => count_r[1].ACLR
iRST => count_r[2].ACLR
iRST => count_r[3].ACLR
iRST => count_r[4].ACLR
iRST => count_r[5].ACLR
iRST => count_r[6].ACLR
iRST => count_r[7].ACLR
iRST => count_r[8].ACLR
iRST => count_r[9].ACLR
iRST => count_r[10].ACLR
iRST => count_r[11].ACLR
iRST => count_r[12].ACLR
iRST => count_r[13].ACLR
iRST => count_r[14].ACLR
iRST => count_r[15].ACLR
iRST => count_r[16].ACLR
iRST => count_r[17].ACLR
iRST => count_r[18].ACLR
iRST => count_r[19].ACLR
iRST => count_r[20].ACLR
iRST => count_r[21].ACLR
iRST => count_r[22].ACLR
iRST => count_r[23].ACLR
iRST => count_r[24].ACLR
iRST => count_r[25].ACLR
iRST => count_r[26].ACLR
iRST => count_r[27].ACLR
iRST => count_r[28].ACLR
iRST => count_r[29].ACLR
iRST => count_r[30].ACLR
iRST => count_r[31].ACLR
iNote[0] => Decoder0.IN3
iNote[1] => Decoder0.IN2
iNote[2] => Decoder0.IN1
iNote[3] => Decoder0.IN0
iNote[4] => Decoder1.IN3
iNote[5] => Decoder1.IN2
iNote[6] => Decoder1.IN1
iNote[7] => Decoder1.IN0
ibar[0] => Decoder3.IN3
ibar[1] => Decoder3.IN2
ibar[2] => Decoder3.IN1
ibar[3] => Decoder3.IN0
iNote1[0] => Decoder2.IN3
iNote1[1] => Decoder2.IN2
iNote1[2] => Decoder2.IN1
iNote1[3] => Decoder2.IN0
iaddr[0] => ~NO_FANOUT~
iaddr[1] => ~NO_FANOUT~
iaddr[2] => ~NO_FANOUT~
iaddr[3] => ~NO_FANOUT~
iaddr[4] => ~NO_FANOUT~
iaddr[5] => ~NO_FANOUT~
iaddr[6] => ~NO_FANOUT~
iaddr[7] => ~NO_FANOUT~
iSave => state_w[0].DATAB
o_seven_7[0] <= <GND>
o_seven_7[1] <= <GND>
o_seven_7[2] <= <GND>
o_seven_7[3] <= <GND>
o_seven_7[4] <= <GND>
o_seven_7[5] <= <GND>
o_seven_7[6] <= <VCC>
o_seven_6[0] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
o_seven_6[1] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
o_seven_6[2] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
o_seven_6[3] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
o_seven_6[4] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
o_seven_6[5] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
o_seven_6[6] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
o_seven_5[0] <= <GND>
o_seven_5[1] <= <GND>
o_seven_5[2] <= <GND>
o_seven_5[3] <= <GND>
o_seven_5[4] <= <GND>
o_seven_5[5] <= <GND>
o_seven_5[6] <= <VCC>
o_seven_4[0] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[1] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[2] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[3] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[4] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[5] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
o_seven_4[6] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
o_seven_3[0] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_seven_3[1] <= <VCC>
o_seven_3[2] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_seven_3[3] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_seven_3[4] <= <VCC>
o_seven_3[5] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_seven_3[6] <= <GND>
o_seven_2[0] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_seven_2[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_seven_2[2] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_seven_2[3] <= <VCC>
o_seven_2[4] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_seven_2[5] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
o_seven_2[6] <= <GND>
o_seven_1[0] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
o_seven_1[1] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
o_seven_1[2] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
o_seven_1[3] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
o_seven_1[4] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
o_seven_1[5] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
o_seven_1[6] <= o_seven_1.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[1] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[3] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[4] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
o_seven_0[6] <= o_seven_0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Flash_Controller:u12
i_clk => i_clk.IN2
i_clk2 => i_clk2.IN1
i_rst => i_rst.IN3
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_DO_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_RE_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_MI_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_FA_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_SOL_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_LA_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
i_music_SI_enable => play_data_temp_w.OUTPUTSELECT
o_finished <= play_finished_r.DB_MAX_OUTPUT_PORT_TYPE
FL_ADDR[0] <= flash:flash.o_addr
FL_ADDR[1] <= flash:flash.o_addr
FL_ADDR[2] <= flash:flash.o_addr
FL_ADDR[3] <= flash:flash.o_addr
FL_ADDR[4] <= flash:flash.o_addr
FL_ADDR[5] <= flash:flash.o_addr
FL_ADDR[6] <= flash:flash.o_addr
FL_ADDR[7] <= flash:flash.o_addr
FL_ADDR[8] <= flash:flash.o_addr
FL_ADDR[9] <= flash:flash.o_addr
FL_ADDR[10] <= flash:flash.o_addr
FL_ADDR[11] <= flash:flash.o_addr
FL_ADDR[12] <= flash:flash.o_addr
FL_ADDR[13] <= flash:flash.o_addr
FL_ADDR[14] <= flash:flash.o_addr
FL_ADDR[15] <= flash:flash.o_addr
FL_ADDR[16] <= flash:flash.o_addr
FL_ADDR[17] <= flash:flash.o_addr
FL_ADDR[18] <= flash:flash.o_addr
FL_ADDR[19] <= flash:flash.o_addr
FL_ADDR[20] <= flash:flash.o_addr
FL_ADDR[21] <= flash:flash.o_addr
FL_ADDR[22] <= flash:flash.o_addr
FL_CE_N <= flash:flash.o_ce_n
FL_DQ[0] <> flash:flash.i_data_in
FL_DQ[1] <> flash:flash.i_data_in
FL_DQ[2] <> flash:flash.i_data_in
FL_DQ[3] <> flash:flash.i_data_in
FL_DQ[4] <> flash:flash.i_data_in
FL_DQ[5] <> flash:flash.i_data_in
FL_DQ[6] <> flash:flash.i_data_in
FL_DQ[7] <> flash:flash.i_data_in
FL_OE_N <= flash:flash.o_oe_n
FL_RST_N <= flash:flash.o_rst_n
FL_RY => ~NO_FANOUT~
FL_WE_N <= flash:flash.o_we_n
FL_WP_N <= flash:flash.o_wp_n
o_I2C_SCLK <= I2Cinitialize:init.o_scl
I2C_SDAT <> I2Cinitialize:init.o_sda
o_AUD_DACDAT <= Para2Seri:p2s.aud_dacdat


|DE2_115_CAMERA|Flash_Controller:u12|I2Cinitialize:init
i_clk => i_clk.IN1
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => send_start_w.OUTPUTSELECT
i_start => finished_w.OUTPUTSELECT
i_rst => i_rst.IN1
o_scl <= I2Csender:i2csender.o_scl
o_finished <= finished_r.DB_MAX_OUTPUT_PORT_TYPE
o_sda <> o_sda


|DE2_115_CAMERA|Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => clk_count_w.OUTPUTSELECT
i_start => clk_count_w.OUTPUTSELECT
i_start => bit_count_w.OUTPUTSELECT
i_start => bit_count_w.OUTPUTSELECT
i_start => bit_count_w.OUTPUTSELECT
i_start => bit_count_w.OUTPUTSELECT
i_start => byte_count_w.OUTPUTSELECT
i_start => byte_count_w.OUTPUTSELECT
i_start => sda_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => finished_w.OUTPUTSELECT
i_data[0] => data_w.DATAB
i_data[1] => data_w.DATAB
i_data[2] => data_w.DATAB
i_data[3] => data_w.DATAB
i_data[4] => data_w.DATAB
i_data[5] => data_w.DATAB
i_data[6] => data_w.DATAB
i_data[7] => data_w.DATAB
i_data[8] => data_w.DATAB
i_data[9] => data_w.DATAB
i_data[10] => data_w.DATAB
i_data[11] => data_w.DATAB
i_data[12] => data_w.DATAB
i_data[13] => data_w.DATAB
i_data[14] => data_w.DATAB
i_data[15] => data_w.DATAB
i_data[16] => data_w.DATAB
i_data[17] => data_w.DATAB
i_data[18] => data_w.DATAB
i_data[19] => data_w.DATAB
i_data[20] => data_w.DATAB
i_data[21] => data_w.DATAB
i_data[22] => data_w.DATAB
i_data[23] => data_w.DATAB
i_clk => finished_r.CLK
i_clk => data_r[0].CLK
i_clk => data_r[1].CLK
i_clk => data_r[2].CLK
i_clk => data_r[3].CLK
i_clk => data_r[4].CLK
i_clk => data_r[5].CLK
i_clk => data_r[6].CLK
i_clk => data_r[7].CLK
i_clk => data_r[8].CLK
i_clk => data_r[9].CLK
i_clk => data_r[10].CLK
i_clk => data_r[11].CLK
i_clk => data_r[12].CLK
i_clk => data_r[13].CLK
i_clk => data_r[14].CLK
i_clk => data_r[15].CLK
i_clk => data_r[16].CLK
i_clk => data_r[17].CLK
i_clk => data_r[18].CLK
i_clk => data_r[19].CLK
i_clk => data_r[20].CLK
i_clk => data_r[21].CLK
i_clk => data_r[22].CLK
i_clk => data_r[23].CLK
i_clk => ack_r.CLK
i_clk => sda_r.CLK
i_clk => scl_r.CLK
i_clk => byte_count_r[0].CLK
i_clk => byte_count_r[1].CLK
i_clk => bit_count_r[0].CLK
i_clk => bit_count_r[1].CLK
i_clk => bit_count_r[2].CLK
i_clk => bit_count_r[3].CLK
i_clk => clk_count_r[0].CLK
i_clk => clk_count_r[1].CLK
i_clk => state_r[0].CLK
i_clk => state_r[1].CLK
i_clk => state_r[2].CLK
i_clk => state_r[3].CLK
i_clk => state_r[4].CLK
i_clk => state_r[5].CLK
i_clk => state_r[6].CLK
i_clk => state_r[7].CLK
i_clk => state_r[8].CLK
i_clk => state_r[9].CLK
i_clk => state_r[10].CLK
i_clk => state_r[11].CLK
i_clk => state_r[12].CLK
i_clk => state_r[13].CLK
i_clk => state_r[14].CLK
i_clk => state_r[15].CLK
i_clk => state_r[16].CLK
i_clk => state_r[17].CLK
i_clk => state_r[18].CLK
i_clk => state_r[19].CLK
i_clk => state_r[20].CLK
i_clk => state_r[21].CLK
i_clk => state_r[22].CLK
i_clk => state_r[23].CLK
i_clk => state_r[24].CLK
i_clk => state_r[25].CLK
i_clk => state_r[26].CLK
i_clk => state_r[27].CLK
i_clk => state_r[28].CLK
i_clk => state_r[29].CLK
i_clk => state_r[30].CLK
i_clk => state_r[31].CLK
i_rst => finished_r.ACLR
i_rst => data_r[0].ACLR
i_rst => data_r[1].ACLR
i_rst => data_r[2].ACLR
i_rst => data_r[3].ACLR
i_rst => data_r[4].ACLR
i_rst => data_r[5].ACLR
i_rst => data_r[6].ACLR
i_rst => data_r[7].ACLR
i_rst => data_r[8].ACLR
i_rst => data_r[9].PRESET
i_rst => data_r[10].PRESET
i_rst => data_r[11].PRESET
i_rst => data_r[12].PRESET
i_rst => data_r[13].ACLR
i_rst => data_r[14].ACLR
i_rst => data_r[15].ACLR
i_rst => data_r[16].ACLR
i_rst => data_r[17].ACLR
i_rst => data_r[18].PRESET
i_rst => data_r[19].ACLR
i_rst => data_r[20].PRESET
i_rst => data_r[21].PRESET
i_rst => data_r[22].ACLR
i_rst => data_r[23].ACLR
i_rst => ack_r.ACLR
i_rst => sda_r.PRESET
i_rst => scl_r.PRESET
i_rst => byte_count_r[0].ACLR
i_rst => byte_count_r[1].ACLR
i_rst => bit_count_r[0].ACLR
i_rst => bit_count_r[1].ACLR
i_rst => bit_count_r[2].ACLR
i_rst => bit_count_r[3].ACLR
i_rst => clk_count_r[0].ACLR
i_rst => clk_count_r[1].ACLR
i_rst => state_r[0].ACLR
i_rst => state_r[1].ACLR
i_rst => state_r[2].ACLR
i_rst => state_r[3].ACLR
i_rst => state_r[4].ACLR
i_rst => state_r[5].ACLR
i_rst => state_r[6].ACLR
i_rst => state_r[7].ACLR
i_rst => state_r[8].ACLR
i_rst => state_r[9].ACLR
i_rst => state_r[10].ACLR
i_rst => state_r[11].ACLR
i_rst => state_r[12].ACLR
i_rst => state_r[13].ACLR
i_rst => state_r[14].ACLR
i_rst => state_r[15].ACLR
i_rst => state_r[16].ACLR
i_rst => state_r[17].ACLR
i_rst => state_r[18].ACLR
i_rst => state_r[19].ACLR
i_rst => state_r[20].ACLR
i_rst => state_r[21].ACLR
i_rst => state_r[22].ACLR
i_rst => state_r[23].ACLR
i_rst => state_r[24].ACLR
i_rst => state_r[25].ACLR
i_rst => state_r[26].ACLR
i_rst => state_r[27].ACLR
i_rst => state_r[28].ACLR
i_rst => state_r[29].ACLR
i_rst => state_r[30].ACLR
i_rst => state_r[31].ACLR
o_finished <= finished_r.DB_MAX_OUTPUT_PORT_TYPE
o_scl <= scl_r.DB_MAX_OUTPUT_PORT_TYPE
o_sda <> o_sda


|DE2_115_CAMERA|Flash_Controller:u12|Para2Seri:p2s
i_clk => finished_r.CLK
i_clk => count_r[0].CLK
i_clk => count_r[1].CLK
i_clk => count_r[2].CLK
i_clk => count_r[3].CLK
i_clk => data_r[0].CLK
i_clk => data_r[1].CLK
i_clk => data_r[2].CLK
i_clk => data_r[3].CLK
i_clk => data_r[4].CLK
i_clk => data_r[5].CLK
i_clk => data_r[6].CLK
i_clk => data_r[7].CLK
i_clk => data_r[8].CLK
i_clk => data_r[9].CLK
i_clk => data_r[10].CLK
i_clk => data_r[11].CLK
i_clk => data_r[12].CLK
i_clk => data_r[13].CLK
i_clk => data_r[14].CLK
i_clk => data_r[15].CLK
i_clk => state_r[0].CLK
i_clk => state_r[1].CLK
i_clk => state_r[2].CLK
i_clk => state_r[3].CLK
i_clk => state_r[4].CLK
i_clk => state_r[5].CLK
i_clk => state_r[6].CLK
i_clk => state_r[7].CLK
i_clk => state_r[8].CLK
i_clk => state_r[9].CLK
i_clk => state_r[10].CLK
i_clk => state_r[11].CLK
i_clk => state_r[12].CLK
i_clk => state_r[13].CLK
i_clk => state_r[14].CLK
i_clk => state_r[15].CLK
i_clk => state_r[16].CLK
i_clk => state_r[17].CLK
i_clk => state_r[18].CLK
i_clk => state_r[19].CLK
i_clk => state_r[20].CLK
i_clk => state_r[21].CLK
i_clk => state_r[22].CLK
i_clk => state_r[23].CLK
i_clk => state_r[24].CLK
i_clk => state_r[25].CLK
i_clk => state_r[26].CLK
i_clk => state_r[27].CLK
i_clk => state_r[28].CLK
i_clk => state_r[29].CLK
i_clk => state_r[30].CLK
i_clk => state_r[31].CLK
i_rst => finished_r.ACLR
i_rst => count_r[0].ACLR
i_rst => count_r[1].ACLR
i_rst => count_r[2].ACLR
i_rst => count_r[3].ACLR
i_rst => data_r[0].ACLR
i_rst => data_r[1].ACLR
i_rst => data_r[2].ACLR
i_rst => data_r[3].ACLR
i_rst => data_r[4].ACLR
i_rst => data_r[5].ACLR
i_rst => data_r[6].ACLR
i_rst => data_r[7].ACLR
i_rst => data_r[8].ACLR
i_rst => data_r[9].ACLR
i_rst => data_r[10].ACLR
i_rst => data_r[11].ACLR
i_rst => data_r[12].ACLR
i_rst => data_r[13].ACLR
i_rst => data_r[14].ACLR
i_rst => data_r[15].ACLR
i_rst => state_r[0].ACLR
i_rst => state_r[1].ACLR
i_rst => state_r[2].ACLR
i_rst => state_r[3].ACLR
i_rst => state_r[4].ACLR
i_rst => state_r[5].ACLR
i_rst => state_r[6].ACLR
i_rst => state_r[7].ACLR
i_rst => state_r[8].ACLR
i_rst => state_r[9].ACLR
i_rst => state_r[10].ACLR
i_rst => state_r[11].ACLR
i_rst => state_r[12].ACLR
i_rst => state_r[13].ACLR
i_rst => state_r[14].ACLR
i_rst => state_r[15].ACLR
i_rst => state_r[16].ACLR
i_rst => state_r[17].ACLR
i_rst => state_r[18].ACLR
i_rst => state_r[19].ACLR
i_rst => state_r[20].ACLR
i_rst => state_r[21].ACLR
i_rst => state_r[22].ACLR
i_rst => state_r[23].ACLR
i_rst => state_r[24].ACLR
i_rst => state_r[25].ACLR
i_rst => state_r[26].ACLR
i_rst => state_r[27].ACLR
i_rst => state_r[28].ACLR
i_rst => state_r[29].ACLR
i_rst => state_r[30].ACLR
i_rst => state_r[31].ACLR
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => data_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
i_start => count_w.OUTPUTSELECT
flash_dq[0] => data_w.DATAB
flash_dq[1] => data_w.DATAB
flash_dq[2] => data_w.DATAB
flash_dq[3] => data_w.DATAB
flash_dq[4] => data_w.DATAB
flash_dq[5] => data_w.DATAB
flash_dq[6] => data_w.DATAB
flash_dq[7] => data_w.DATAB
flash_dq[8] => data_w.DATAB
flash_dq[9] => data_w.DATAB
flash_dq[10] => data_w.DATAB
flash_dq[11] => data_w.DATAB
flash_dq[12] => data_w.DATAB
flash_dq[13] => data_w.DATAB
flash_dq[14] => data_w.DATAB
flash_dq[15] => data_w.DATAB
aud_dacdat <= data_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_finished <= finished_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Flash_Controller:u12|flash:flash
i_clk => o_data_out[0]~reg0.CLK
i_clk => o_data_out[1]~reg0.CLK
i_clk => o_data_out[2]~reg0.CLK
i_clk => o_data_out[3]~reg0.CLK
i_clk => o_data_out[4]~reg0.CLK
i_clk => o_data_out[5]~reg0.CLK
i_clk => o_data_out[6]~reg0.CLK
i_clk => o_data_out[7]~reg0.CLK
i_clk => o_data_out[8]~reg0.CLK
i_clk => o_data_out[9]~reg0.CLK
i_clk => o_data_out[10]~reg0.CLK
i_clk => o_data_out[11]~reg0.CLK
i_clk => o_data_out[12]~reg0.CLK
i_clk => o_data_out[13]~reg0.CLK
i_clk => o_data_out[14]~reg0.CLK
i_clk => o_data_out[15]~reg0.CLK
i_clk => o_data_out[16]~reg0.CLK
i_clk => o_data_out[17]~reg0.CLK
i_clk => o_data_out[18]~reg0.CLK
i_clk => o_data_out[19]~reg0.CLK
i_clk => o_data_out[20]~reg0.CLK
i_clk => o_data_out[21]~reg0.CLK
i_clk => o_data_out[22]~reg0.CLK
i_clk => o_data_out[23]~reg0.CLK
i_clk => o_data_out[24]~reg0.CLK
i_clk => o_data_out[25]~reg0.CLK
i_clk => o_data_out[26]~reg0.CLK
i_clk => o_data_out[27]~reg0.CLK
i_clk => o_data_out[28]~reg0.CLK
i_clk => o_data_out[29]~reg0.CLK
i_clk => o_data_out[30]~reg0.CLK
i_clk => o_data_out[31]~reg0.CLK
i_clk => counter[0].CLK
i_clk => counter[1].CLK
i_clk => time_count[0].CLK
i_clk => time_count[1].CLK
i_clk => time_count[2].CLK
i_clk => time_count[3].CLK
i_clk => time_count[4].CLK
i_clk => o_ack~reg0.CLK
i_rst => o_ack.OUTPUTSELECT
i_rst => time_count.OUTPUTSELECT
i_rst => time_count.OUTPUTSELECT
i_rst => time_count.OUTPUTSELECT
i_rst => time_count.OUTPUTSELECT
i_rst => time_count.OUTPUTSELECT
i_rst => o_data_out[0]~reg0.ENA
i_rst => o_data_out[1]~reg0.ENA
i_rst => o_data_out[2]~reg0.ENA
i_rst => o_data_out[3]~reg0.ENA
i_rst => o_data_out[4]~reg0.ENA
i_rst => o_data_out[5]~reg0.ENA
i_rst => o_data_out[6]~reg0.ENA
i_rst => o_data_out[7]~reg0.ENA
i_rst => o_data_out[8]~reg0.ENA
i_rst => o_data_out[9]~reg0.ENA
i_rst => o_data_out[10]~reg0.ENA
i_rst => o_data_out[11]~reg0.ENA
i_rst => o_data_out[12]~reg0.ENA
i_rst => o_data_out[13]~reg0.ENA
i_rst => o_data_out[14]~reg0.ENA
i_rst => o_data_out[15]~reg0.ENA
i_rst => o_data_out[16]~reg0.ENA
i_rst => o_data_out[17]~reg0.ENA
i_rst => o_data_out[18]~reg0.ENA
i_rst => o_data_out[19]~reg0.ENA
i_rst => o_data_out[20]~reg0.ENA
i_rst => o_data_out[21]~reg0.ENA
i_rst => o_data_out[22]~reg0.ENA
i_rst => o_data_out[23]~reg0.ENA
i_rst => o_data_out[24]~reg0.ENA
i_rst => o_data_out[25]~reg0.ENA
i_rst => o_data_out[26]~reg0.ENA
i_rst => o_data_out[27]~reg0.ENA
i_rst => o_data_out[28]~reg0.ENA
i_rst => o_data_out[29]~reg0.ENA
i_rst => o_data_out[30]~reg0.ENA
i_rst => o_data_out[31]~reg0.ENA
i_rst => counter[0].ENA
i_rst => counter[1].ENA
i_start => counter.OUTPUTSELECT
i_start => counter.OUTPUTSELECT
i_start => time_count.OUTPUTSELECT
i_start => time_count.OUTPUTSELECT
i_start => time_count.OUTPUTSELECT
i_start => time_count.OUTPUTSELECT
i_start => time_count.OUTPUTSELECT
i_start => o_ack.OUTPUTSELECT
i_top_addr[0] => o_addr[2].DATAIN
i_top_addr[1] => o_addr[3].DATAIN
i_top_addr[2] => o_addr[4].DATAIN
i_top_addr[3] => o_addr[5].DATAIN
i_top_addr[4] => o_addr[6].DATAIN
i_top_addr[5] => o_addr[7].DATAIN
i_top_addr[6] => o_addr[8].DATAIN
i_top_addr[7] => o_addr[9].DATAIN
i_top_addr[8] => o_addr[10].DATAIN
i_top_addr[9] => o_addr[11].DATAIN
i_top_addr[10] => o_addr[12].DATAIN
i_top_addr[11] => o_addr[13].DATAIN
i_top_addr[12] => o_addr[14].DATAIN
i_top_addr[13] => o_addr[15].DATAIN
i_top_addr[14] => o_addr[16].DATAIN
i_top_addr[15] => o_addr[17].DATAIN
i_top_addr[16] => o_addr[18].DATAIN
i_top_addr[17] => o_addr[19].DATAIN
i_top_addr[18] => o_addr[20].DATAIN
i_top_addr[19] => o_addr[21].DATAIN
i_top_addr[20] => o_addr[22].DATAIN
i_data_in[0] => o_data_out.DATAB
i_data_in[0] => o_data_out.DATAB
i_data_in[0] => o_data_out.DATAB
i_data_in[0] => o_data_out.DATAB
i_data_in[1] => o_data_out.DATAB
i_data_in[1] => o_data_out.DATAB
i_data_in[1] => o_data_out.DATAB
i_data_in[1] => o_data_out.DATAB
i_data_in[2] => o_data_out.DATAB
i_data_in[2] => o_data_out.DATAB
i_data_in[2] => o_data_out.DATAB
i_data_in[2] => o_data_out.DATAB
i_data_in[3] => o_data_out.DATAB
i_data_in[3] => o_data_out.DATAB
i_data_in[3] => o_data_out.DATAB
i_data_in[3] => o_data_out.DATAB
i_data_in[4] => o_data_out.DATAB
i_data_in[4] => o_data_out.DATAB
i_data_in[4] => o_data_out.DATAB
i_data_in[4] => o_data_out.DATAB
i_data_in[5] => o_data_out.DATAB
i_data_in[5] => o_data_out.DATAB
i_data_in[5] => o_data_out.DATAB
i_data_in[5] => o_data_out.DATAB
i_data_in[6] => o_data_out.DATAB
i_data_in[6] => o_data_out.DATAB
i_data_in[6] => o_data_out.DATAB
i_data_in[6] => o_data_out.DATAB
i_data_in[7] => o_data_out.DATAB
i_data_in[7] => o_data_out.DATAB
i_data_in[7] => o_data_out.DATAB
i_data_in[7] => o_data_out.DATAB
o_data_out[0] <= o_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[1] <= o_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[2] <= o_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[3] <= o_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[4] <= o_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[5] <= o_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[6] <= o_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[7] <= o_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[8] <= o_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[9] <= o_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[10] <= o_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[11] <= o_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[12] <= o_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[13] <= o_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[14] <= o_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[15] <= o_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[16] <= o_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[17] <= o_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[18] <= o_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[19] <= o_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[20] <= o_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[21] <= o_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[22] <= o_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[23] <= o_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[24] <= o_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[25] <= o_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[26] <= o_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[27] <= o_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[28] <= o_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[29] <= o_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[30] <= o_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_data_out[31] <= o_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ack <= o_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_addr[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= i_top_addr[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= i_top_addr[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= i_top_addr[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= i_top_addr[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= i_top_addr[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= i_top_addr[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= i_top_addr[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= i_top_addr[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= i_top_addr[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= i_top_addr[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= i_top_addr[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= i_top_addr[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= i_top_addr[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= i_top_addr[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= i_top_addr[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= i_top_addr[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= i_top_addr[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= i_top_addr[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[20] <= i_top_addr[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[21] <= i_top_addr[19].DB_MAX_OUTPUT_PORT_TYPE
o_addr[22] <= i_top_addr[20].DB_MAX_OUTPUT_PORT_TYPE
o_we_n <= <VCC>
o_rst_n <= <VCC>
o_wp_n <= <VCC>
o_ce_n <= <GND>
o_oe_n <= <GND>


|DE2_115_CAMERA|Music_Controller:u9
iCLK => TIMEDELAY[0].CLK
iCLK => TIMEDELAY[1].CLK
iCLK => TIMEDELAY[2].CLK
iCLK => TIMEDELAY[3].CLK
iCLK => TIMEDELAY[4].CLK
iCLK => TIMEDELAY[5].CLK
iCLK => TIMEDELAY[6].CLK
iCLK => TIMEDELAY[7].CLK
iCLK => TIMEDELAY[8].CLK
iCLK => TIMEDELAY[9].CLK
iCLK => TIMEDELAY[10].CLK
iCLK => TIMEDELAY[11].CLK
iCLK => TIMEDELAY[12].CLK
iCLK => TIMEDELAY[13].CLK
iCLK => TIMEDELAY[14].CLK
iCLK => TIMEDELAY[15].CLK
iCLK => TIMEDELAY[16].CLK
iCLK => TIMEDELAY[17].CLK
iCLK => TIMEDELAY[18].CLK
iCLK => TIMEDELAY[19].CLK
iCLK => TIMEDELAY[20].CLK
iCLK => TIMEDELAY[21].CLK
iCLK => TIMEDELAY[22].CLK
iCLK => TIMEDELAY[23].CLK
iCLK => TIMEDELAY[24].CLK
iCLK => TIMEDELAY[25].CLK
iCLK => TIMEDELAY[26].CLK
iCLK => TIMEDELAY[27].CLK
iCLK => TIMEDELAY[28].CLK
iCLK => signal_r.CLK
iCLK => flag_r.CLK
iCLK => bar_count_r[0].CLK
iCLK => bar_count_r[1].CLK
iCLK => bar_count_r[2].CLK
iCLK => bar_count_r[3].CLK
iCLK => note_r[0].CLK
iCLK => note_r[1].CLK
iCLK => note_r[2].CLK
iCLK => note_r[3].CLK
iCLK => note_r[4].CLK
iCLK => note_r[5].CLK
iCLK => note_r[6].CLK
iCLK => note_r[7].CLK
iCLK => note_r[8].CLK
iCLK => note_r[9].CLK
iCLK => note_r[10].CLK
iCLK => note_r[11].CLK
iCLK => note_r[12].CLK
iCLK => note_r[13].CLK
iCLK => note_r[14].CLK
iCLK => note_r[15].CLK
iCLK => note_r[16].CLK
iCLK => note_r[17].CLK
iCLK => note_r[18].CLK
iCLK => note_r[19].CLK
iCLK => note_r[20].CLK
iCLK => note_r[21].CLK
iCLK => note_r[22].CLK
iCLK => note_r[23].CLK
iCLK => note_r[24].CLK
iCLK => note_r[25].CLK
iCLK => note_r[26].CLK
iCLK => note_r[27].CLK
iCLK => note_r[28].CLK
iCLK => note_r[29].CLK
iCLK => note_r[30].CLK
iCLK => note_r[31].CLK
iCLK => note_r[32].CLK
iCLK => note_r[33].CLK
iCLK => note_r[34].CLK
iCLK => note_r[35].CLK
iCLK => note_r[36].CLK
iCLK => note_r[37].CLK
iCLK => note_r[38].CLK
iCLK => note_r[39].CLK
iCLK => note_r[40].CLK
iCLK => note_r[41].CLK
iCLK => note_r[42].CLK
iCLK => note_r[43].CLK
iCLK => note_r[44].CLK
iCLK => note_r[45].CLK
iCLK => note_r[46].CLK
iCLK => note_r[47].CLK
iCLK => note_r[48].CLK
iCLK => note_r[49].CLK
iCLK => note_r[50].CLK
iCLK => note_r[51].CLK
iCLK => note_r[52].CLK
iCLK => note_r[53].CLK
iCLK => note_r[54].CLK
iCLK => note_r[55].CLK
iCLK => note_r[56].CLK
iCLK => note_r[57].CLK
iCLK => note_r[58].CLK
iCLK => note_r[59].CLK
iCLK => note_r[60].CLK
iCLK => note_r[61].CLK
iCLK => note_r[62].CLK
iCLK => note_r[63].CLK
iCLK => rst_r.CLK
iCLK => time_count_r[0].CLK
iCLK => time_count_r[1].CLK
iCLK => time_count_r[2].CLK
iCLK => time_count_r[3].CLK
iCLK => time_count_r[4].CLK
iCLK => time_count_r[5].CLK
iCLK => time_count_r[6].CLK
iCLK => time_count_r[7].CLK
iCLK => time_count_r[8].CLK
iCLK => time_count_r[9].CLK
iCLK => time_count_r[10].CLK
iCLK => time_count_r[11].CLK
iCLK => time_count_r[12].CLK
iCLK => time_count_r[13].CLK
iCLK => time_count_r[14].CLK
iCLK => time_count_r[15].CLK
iCLK => time_count_r[16].CLK
iCLK => time_count_r[17].CLK
iCLK => time_count_r[18].CLK
iCLK => time_count_r[19].CLK
iCLK => time_count_r[20].CLK
iCLK => time_count_r[21].CLK
iCLK => time_count_r[22].CLK
iCLK => time_count_r[23].CLK
iCLK => time_count_r[24].CLK
iCLK => time_count_r[25].CLK
iCLK => time_count_r[26].CLK
iCLK => time_count_r[27].CLK
iCLK => time_count_r[28].CLK
iCLK => time_count_r[29].CLK
iCLK => time_count_r[30].CLK
iCLK => time_count_r[31].CLK
iCLK => state_r[0].CLK
iCLK => state_r[1].CLK
iCLK => state_r[2].CLK
iCLK => state_r[3].CLK
iCLK => state_r[4].CLK
iCLK => state_r[5].CLK
iCLK => state_r[6].CLK
iCLK => state_r[7].CLK
iCLK => state_r[8].CLK
iCLK => state_r[9].CLK
iCLK => state_r[10].CLK
iCLK => state_r[11].CLK
iCLK => state_r[12].CLK
iCLK => state_r[13].CLK
iCLK => state_r[14].CLK
iCLK => state_r[15].CLK
iCLK => state_r[16].CLK
iCLK => state_r[17].CLK
iCLK => state_r[18].CLK
iCLK => state_r[19].CLK
iCLK => state_r[20].CLK
iCLK => state_r[21].CLK
iCLK => state_r[22].CLK
iCLK => state_r[23].CLK
iCLK => state_r[24].CLK
iCLK => state_r[25].CLK
iCLK => state_r[26].CLK
iCLK => state_r[27].CLK
iCLK => state_r[28].CLK
iCLK => state_r[29].CLK
iCLK => state_r[30].CLK
iCLK => state_r[31].CLK
iCLK => r_state_r[0].CLK
iCLK => r_state_r[1].CLK
iCLK => r_state_r[2].CLK
iCLK => r_state_r[3].CLK
iCLK => r_state_r[4].CLK
iCLK => r_state_r[5].CLK
iCLK => r_state_r[6].CLK
iCLK => r_state_r[7].CLK
iCLK => r_state_r[8].CLK
iCLK => r_state_r[9].CLK
iCLK => r_state_r[10].CLK
iCLK => r_state_r[11].CLK
iCLK => r_state_r[12].CLK
iCLK => r_state_r[13].CLK
iCLK => r_state_r[14].CLK
iCLK => r_state_r[15].CLK
iCLK => r_state_r[16].CLK
iCLK => r_state_r[17].CLK
iCLK => r_state_r[18].CLK
iCLK => r_state_r[19].CLK
iCLK => r_state_r[20].CLK
iCLK => r_state_r[21].CLK
iCLK => r_state_r[22].CLK
iCLK => r_state_r[23].CLK
iCLK => r_state_r[24].CLK
iCLK => r_state_r[25].CLK
iCLK => r_state_r[26].CLK
iCLK => r_state_r[27].CLK
iCLK => r_state_r[28].CLK
iCLK => r_state_r[29].CLK
iCLK => r_state_r[30].CLK
iCLK => r_state_r[31].CLK
iCLK => music_enb_r[0].CLK
iCLK => music_enb_r[1].CLK
iCLK => music_enb_r[2].CLK
iCLK => music_enb_r[3].CLK
iCLK => music_enb_r[4].CLK
iCLK => music_enb_r[5].CLK
iCLK => music_enb_r[6].CLK
iCLK => bar2_count_r~1.DATAIN
iRST => TIMEDELAY[0].ACLR
iRST => TIMEDELAY[1].ACLR
iRST => TIMEDELAY[2].ACLR
iRST => TIMEDELAY[3].ACLR
iRST => TIMEDELAY[4].ACLR
iRST => TIMEDELAY[5].ACLR
iRST => TIMEDELAY[6].ACLR
iRST => TIMEDELAY[7].ACLR
iRST => TIMEDELAY[8].ACLR
iRST => TIMEDELAY[9].PRESET
iRST => TIMEDELAY[10].ACLR
iRST => TIMEDELAY[11].ACLR
iRST => TIMEDELAY[12].PRESET
iRST => TIMEDELAY[13].ACLR
iRST => TIMEDELAY[14].ACLR
iRST => TIMEDELAY[15].ACLR
iRST => TIMEDELAY[16].ACLR
iRST => TIMEDELAY[17].PRESET
iRST => TIMEDELAY[18].ACLR
iRST => TIMEDELAY[19].PRESET
iRST => TIMEDELAY[20].PRESET
iRST => TIMEDELAY[21].PRESET
iRST => TIMEDELAY[22].PRESET
iRST => TIMEDELAY[23].ACLR
iRST => TIMEDELAY[24].ACLR
iRST => TIMEDELAY[25].ACLR
iRST => TIMEDELAY[26].ACLR
iRST => TIMEDELAY[27].ACLR
iRST => TIMEDELAY[28].ACLR
iRST => signal_r.ACLR
iRST => flag_r.ACLR
iRST => bar_count_r[0].ACLR
iRST => bar_count_r[1].ACLR
iRST => bar_count_r[2].ACLR
iRST => bar_count_r[3].ACLR
iRST => note_r[0].ACLR
iRST => note_r[1].ACLR
iRST => note_r[2].ACLR
iRST => note_r[3].ACLR
iRST => note_r[4].ACLR
iRST => note_r[5].ACLR
iRST => note_r[6].ACLR
iRST => note_r[7].ACLR
iRST => note_r[8].ACLR
iRST => note_r[9].ACLR
iRST => note_r[10].ACLR
iRST => note_r[11].ACLR
iRST => note_r[12].ACLR
iRST => note_r[13].ACLR
iRST => note_r[14].ACLR
iRST => note_r[15].ACLR
iRST => note_r[16].ACLR
iRST => note_r[17].ACLR
iRST => note_r[18].ACLR
iRST => note_r[19].ACLR
iRST => note_r[20].ACLR
iRST => note_r[21].ACLR
iRST => note_r[22].ACLR
iRST => note_r[23].ACLR
iRST => note_r[24].ACLR
iRST => note_r[25].ACLR
iRST => note_r[26].ACLR
iRST => note_r[27].ACLR
iRST => note_r[28].ACLR
iRST => note_r[29].ACLR
iRST => note_r[30].ACLR
iRST => note_r[31].ACLR
iRST => note_r[32].ACLR
iRST => note_r[33].ACLR
iRST => note_r[34].ACLR
iRST => note_r[35].ACLR
iRST => note_r[36].ACLR
iRST => note_r[37].ACLR
iRST => note_r[38].ACLR
iRST => note_r[39].ACLR
iRST => note_r[40].ACLR
iRST => note_r[41].ACLR
iRST => note_r[42].ACLR
iRST => note_r[43].ACLR
iRST => note_r[44].ACLR
iRST => note_r[45].ACLR
iRST => note_r[46].ACLR
iRST => note_r[47].ACLR
iRST => note_r[48].ACLR
iRST => note_r[49].ACLR
iRST => note_r[50].ACLR
iRST => note_r[51].ACLR
iRST => note_r[52].ACLR
iRST => note_r[53].ACLR
iRST => note_r[54].ACLR
iRST => note_r[55].ACLR
iRST => note_r[56].ACLR
iRST => note_r[57].ACLR
iRST => note_r[58].ACLR
iRST => note_r[59].ACLR
iRST => note_r[60].ACLR
iRST => note_r[61].ACLR
iRST => note_r[62].ACLR
iRST => note_r[63].ACLR
iRST => rst_r.PRESET
iRST => time_count_r[0].ACLR
iRST => time_count_r[1].ACLR
iRST => time_count_r[2].ACLR
iRST => time_count_r[3].ACLR
iRST => time_count_r[4].ACLR
iRST => time_count_r[5].ACLR
iRST => time_count_r[6].ACLR
iRST => time_count_r[7].ACLR
iRST => time_count_r[8].ACLR
iRST => time_count_r[9].ACLR
iRST => time_count_r[10].ACLR
iRST => time_count_r[11].ACLR
iRST => time_count_r[12].ACLR
iRST => time_count_r[13].ACLR
iRST => time_count_r[14].ACLR
iRST => time_count_r[15].ACLR
iRST => time_count_r[16].ACLR
iRST => time_count_r[17].ACLR
iRST => time_count_r[18].ACLR
iRST => time_count_r[19].ACLR
iRST => time_count_r[20].ACLR
iRST => time_count_r[21].ACLR
iRST => time_count_r[22].ACLR
iRST => time_count_r[23].ACLR
iRST => time_count_r[24].ACLR
iRST => time_count_r[25].ACLR
iRST => time_count_r[26].ACLR
iRST => time_count_r[27].ACLR
iRST => time_count_r[28].ACLR
iRST => time_count_r[29].ACLR
iRST => time_count_r[30].ACLR
iRST => time_count_r[31].ACLR
iRST => state_r[0].ACLR
iRST => state_r[1].ACLR
iRST => state_r[2].ACLR
iRST => state_r[3].ACLR
iRST => state_r[4].ACLR
iRST => state_r[5].ACLR
iRST => state_r[6].ACLR
iRST => state_r[7].ACLR
iRST => state_r[8].ACLR
iRST => state_r[9].ACLR
iRST => state_r[10].ACLR
iRST => state_r[11].ACLR
iRST => state_r[12].ACLR
iRST => state_r[13].ACLR
iRST => state_r[14].ACLR
iRST => state_r[15].ACLR
iRST => state_r[16].ACLR
iRST => state_r[17].ACLR
iRST => state_r[18].ACLR
iRST => state_r[19].ACLR
iRST => state_r[20].ACLR
iRST => state_r[21].ACLR
iRST => state_r[22].ACLR
iRST => state_r[23].ACLR
iRST => state_r[24].ACLR
iRST => state_r[25].ACLR
iRST => state_r[26].ACLR
iRST => state_r[27].ACLR
iRST => state_r[28].ACLR
iRST => state_r[29].ACLR
iRST => state_r[30].ACLR
iRST => state_r[31].ACLR
iRST => r_state_r[0].PRESET
iRST => r_state_r[1].ACLR
iRST => r_state_r[2].ACLR
iRST => r_state_r[3].PRESET
iRST => r_state_r[4].ACLR
iRST => r_state_r[5].ACLR
iRST => r_state_r[6].ACLR
iRST => r_state_r[7].ACLR
iRST => r_state_r[8].ACLR
iRST => r_state_r[9].ACLR
iRST => r_state_r[10].ACLR
iRST => r_state_r[11].ACLR
iRST => r_state_r[12].ACLR
iRST => r_state_r[13].ACLR
iRST => r_state_r[14].ACLR
iRST => r_state_r[15].ACLR
iRST => r_state_r[16].ACLR
iRST => r_state_r[17].ACLR
iRST => r_state_r[18].ACLR
iRST => r_state_r[19].ACLR
iRST => r_state_r[20].ACLR
iRST => r_state_r[21].ACLR
iRST => r_state_r[22].ACLR
iRST => r_state_r[23].ACLR
iRST => r_state_r[24].ACLR
iRST => r_state_r[25].ACLR
iRST => r_state_r[26].ACLR
iRST => r_state_r[27].ACLR
iRST => r_state_r[28].ACLR
iRST => r_state_r[29].ACLR
iRST => r_state_r[30].ACLR
iRST => r_state_r[31].ACLR
iRST => music_enb_r[0].ACLR
iRST => music_enb_r[1].ACLR
iRST => music_enb_r[2].ACLR
iRST => music_enb_r[3].ACLR
iRST => music_enb_r[4].ACLR
iRST => music_enb_r[5].ACLR
iRST => music_enb_r[6].ACLR
iRST => bar2_count_r~3.DATAIN
iSpeedUp => ~NO_FANOUT~
iSpeedDown => ~NO_FANOUT~
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => bar_count_w.OUTPUTSELECT
i_mode => bar_count_w.OUTPUTSELECT
i_mode => bar_count_w.OUTPUTSELECT
i_mode => bar_count_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_mode => r_state_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => note_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
i_save => r_state_w.OUTPUTSELECT
iNote[0] => note_w.DATAB
iNote[0] => Selector71.IN16
iNote[0] => Selector148.IN16
iNote[0] => Equal0.IN63
iNote[1] => note_w.DATAB
iNote[1] => Selector70.IN16
iNote[1] => Selector147.IN16
iNote[1] => Equal0.IN62
iNote[2] => note_w.DATAB
iNote[2] => Selector69.IN16
iNote[2] => Selector146.IN16
iNote[2] => Equal0.IN61
iNote[3] => note_w.DATAB
iNote[3] => Selector68.IN16
iNote[3] => Selector145.IN16
iNote[3] => Equal0.IN60
iNote[4] => note_w.DATAB
iNote[4] => Selector67.IN16
iNote[4] => Selector144.IN16
iNote[4] => Equal0.IN59
iNote[5] => note_w.DATAB
iNote[5] => Selector66.IN16
iNote[5] => Selector143.IN16
iNote[5] => Equal0.IN58
iNote[6] => note_w.DATAB
iNote[6] => Selector65.IN16
iNote[6] => Selector142.IN16
iNote[6] => Equal0.IN57
iNote[7] => note_w.DATAB
iNote[7] => Equal0.IN56
iNote[8] => note_w.DATAB
iNote[8] => Selector71.IN15
iNote[8] => Selector148.IN15
iNote[8] => Equal0.IN55
iNote[9] => note_w.DATAB
iNote[9] => Selector70.IN15
iNote[9] => Selector147.IN15
iNote[9] => Equal0.IN54
iNote[10] => note_w.DATAB
iNote[10] => Selector69.IN15
iNote[10] => Selector146.IN15
iNote[10] => Equal0.IN53
iNote[11] => note_w.DATAB
iNote[11] => Selector68.IN15
iNote[11] => Selector145.IN15
iNote[11] => Equal0.IN52
iNote[12] => note_w.DATAB
iNote[12] => Selector67.IN15
iNote[12] => Selector144.IN15
iNote[12] => Equal0.IN51
iNote[13] => note_w.DATAB
iNote[13] => Selector66.IN15
iNote[13] => Selector143.IN15
iNote[13] => Equal0.IN50
iNote[14] => note_w.DATAB
iNote[14] => Selector65.IN15
iNote[14] => Selector142.IN15
iNote[14] => Equal0.IN49
iNote[15] => note_w.DATAB
iNote[15] => Equal0.IN48
iNote[16] => note_w.DATAB
iNote[16] => Selector71.IN14
iNote[16] => Selector148.IN14
iNote[16] => Equal0.IN47
iNote[17] => note_w.DATAB
iNote[17] => Selector70.IN14
iNote[17] => Selector147.IN14
iNote[17] => Equal0.IN46
iNote[18] => note_w.DATAB
iNote[18] => Selector69.IN14
iNote[18] => Selector146.IN14
iNote[18] => Equal0.IN45
iNote[19] => note_w.DATAB
iNote[19] => Selector68.IN14
iNote[19] => Selector145.IN14
iNote[19] => Equal0.IN44
iNote[20] => note_w.DATAB
iNote[20] => Selector67.IN14
iNote[20] => Selector144.IN14
iNote[20] => Equal0.IN43
iNote[21] => note_w.DATAB
iNote[21] => Selector66.IN14
iNote[21] => Selector143.IN14
iNote[21] => Equal0.IN42
iNote[22] => note_w.DATAB
iNote[22] => Selector65.IN14
iNote[22] => Selector142.IN14
iNote[22] => Equal0.IN41
iNote[23] => note_w.DATAB
iNote[23] => Equal0.IN40
iNote[24] => note_w.DATAB
iNote[24] => Selector71.IN13
iNote[24] => Selector148.IN13
iNote[24] => Equal0.IN39
iNote[25] => note_w.DATAB
iNote[25] => Selector70.IN13
iNote[25] => Selector147.IN13
iNote[25] => Equal0.IN38
iNote[26] => note_w.DATAB
iNote[26] => Selector69.IN13
iNote[26] => Selector146.IN13
iNote[26] => Equal0.IN37
iNote[27] => note_w.DATAB
iNote[27] => Selector68.IN13
iNote[27] => Selector145.IN13
iNote[27] => Equal0.IN36
iNote[28] => note_w.DATAB
iNote[28] => Selector67.IN13
iNote[28] => Selector144.IN13
iNote[28] => Equal0.IN35
iNote[29] => note_w.DATAB
iNote[29] => Selector66.IN13
iNote[29] => Selector143.IN13
iNote[29] => Equal0.IN34
iNote[30] => note_w.DATAB
iNote[30] => Selector65.IN13
iNote[30] => Selector142.IN13
iNote[30] => Equal0.IN33
iNote[31] => note_w.DATAB
iNote[31] => Equal0.IN32
iNote[32] => note_w.DATAB
iNote[32] => Selector71.IN12
iNote[32] => Selector148.IN12
iNote[32] => Equal0.IN31
iNote[33] => note_w.DATAB
iNote[33] => Selector70.IN12
iNote[33] => Selector147.IN12
iNote[33] => Equal0.IN30
iNote[34] => note_w.DATAB
iNote[34] => Selector69.IN12
iNote[34] => Selector146.IN12
iNote[34] => Equal0.IN29
iNote[35] => note_w.DATAB
iNote[35] => Selector68.IN12
iNote[35] => Selector145.IN12
iNote[35] => Equal0.IN28
iNote[36] => note_w.DATAB
iNote[36] => Selector67.IN12
iNote[36] => Selector144.IN12
iNote[36] => Equal0.IN27
iNote[37] => note_w.DATAB
iNote[37] => Selector66.IN12
iNote[37] => Selector143.IN12
iNote[37] => Equal0.IN26
iNote[38] => note_w.DATAB
iNote[38] => Selector65.IN12
iNote[38] => Selector142.IN12
iNote[38] => Equal0.IN25
iNote[39] => note_w.DATAB
iNote[39] => Equal0.IN24
iNote[40] => note_w.DATAB
iNote[40] => Selector71.IN11
iNote[40] => Selector148.IN11
iNote[40] => Equal0.IN23
iNote[41] => note_w.DATAB
iNote[41] => Selector70.IN11
iNote[41] => Selector147.IN11
iNote[41] => Equal0.IN22
iNote[42] => note_w.DATAB
iNote[42] => Selector69.IN11
iNote[42] => Selector146.IN11
iNote[42] => Equal0.IN21
iNote[43] => note_w.DATAB
iNote[43] => Selector68.IN11
iNote[43] => Selector145.IN11
iNote[43] => Equal0.IN20
iNote[44] => note_w.DATAB
iNote[44] => Selector67.IN11
iNote[44] => Selector144.IN11
iNote[44] => Equal0.IN19
iNote[45] => note_w.DATAB
iNote[45] => Selector66.IN11
iNote[45] => Selector143.IN11
iNote[45] => Equal0.IN18
iNote[46] => note_w.DATAB
iNote[46] => Selector65.IN11
iNote[46] => Selector142.IN11
iNote[46] => Equal0.IN17
iNote[47] => note_w.DATAB
iNote[47] => Equal0.IN16
iNote[48] => note_w.DATAB
iNote[48] => Selector71.IN10
iNote[48] => Selector148.IN10
iNote[48] => Equal0.IN15
iNote[49] => note_w.DATAB
iNote[49] => Selector70.IN10
iNote[49] => Selector147.IN10
iNote[49] => Equal0.IN14
iNote[50] => note_w.DATAB
iNote[50] => Selector69.IN10
iNote[50] => Selector146.IN10
iNote[50] => Equal0.IN13
iNote[51] => note_w.DATAB
iNote[51] => Selector68.IN10
iNote[51] => Selector145.IN10
iNote[51] => Equal0.IN12
iNote[52] => note_w.DATAB
iNote[52] => Selector67.IN10
iNote[52] => Selector144.IN10
iNote[52] => Equal0.IN11
iNote[53] => note_w.DATAB
iNote[53] => Selector66.IN10
iNote[53] => Selector143.IN10
iNote[53] => Equal0.IN10
iNote[54] => note_w.DATAB
iNote[54] => Selector65.IN10
iNote[54] => Selector142.IN10
iNote[54] => Equal0.IN9
iNote[55] => note_w.DATAB
iNote[55] => Equal0.IN8
iNote[56] => note_w.DATAB
iNote[56] => Selector71.IN9
iNote[56] => Selector148.IN9
iNote[56] => Equal0.IN7
iNote[57] => note_w.DATAB
iNote[57] => Selector70.IN9
iNote[57] => Selector147.IN9
iNote[57] => Equal0.IN6
iNote[58] => note_w.DATAB
iNote[58] => Selector69.IN9
iNote[58] => Selector146.IN9
iNote[58] => Equal0.IN5
iNote[59] => note_w.DATAB
iNote[59] => Selector68.IN9
iNote[59] => Selector145.IN9
iNote[59] => Equal0.IN4
iNote[60] => note_w.DATAB
iNote[60] => Selector67.IN9
iNote[60] => Selector144.IN9
iNote[60] => Equal0.IN3
iNote[61] => note_w.DATAB
iNote[61] => Selector66.IN9
iNote[61] => Selector143.IN9
iNote[61] => Equal0.IN2
iNote[62] => note_w.DATAB
iNote[62] => Selector65.IN9
iNote[62] => Selector142.IN9
iNote[62] => Equal0.IN1
iNote[63] => note_w.DATAB
iNote[63] => Equal0.IN0
iNote1[0] <= r_state_r[0].DB_MAX_OUTPUT_PORT_TYPE
iNote1[1] <= r_state_r[1].DB_MAX_OUTPUT_PORT_TYPE
iNote1[2] <= r_state_r[2].DB_MAX_OUTPUT_PORT_TYPE
iNote1[3] <= r_state_r[3].DB_MAX_OUTPUT_PORT_TYPE
iBar[0] => Mux0.IN7
iBar[1] => Mux0.IN6
iBar[2] => Mux0.IN5
iBar[3] => Mux0.IN4
iBar[4] => Mux0.IN3
iBar[5] => Mux0.IN2
iBar[6] => Mux0.IN1
iBar[7] => Mux0.IN0
iBar2[0] => ~NO_FANOUT~
iBar2[1] => ~NO_FANOUT~
iBar2[2] => ~NO_FANOUT~
iBar2[3] => ~NO_FANOUT~
iBar2[4] => ~NO_FANOUT~
iBar2[5] => ~NO_FANOUT~
iBar2[6] => ~NO_FANOUT~
iBar2[7] => ~NO_FANOUT~
i_read_n => signal_w.OUTPUTSELECT
i_read_n => bar_count_w.OUTPUTSELECT
i_read_n => bar_count_w.OUTPUTSELECT
i_read_n => bar_count_w.OUTPUTSELECT
i_read_n => bar_count_w.OUTPUTSELECT
i_read_n => Selector140.IN19
oBar[0] <= bar_count_r[0].DB_MAX_OUTPUT_PORT_TYPE
oBar[1] <= bar_count_r[1].DB_MAX_OUTPUT_PORT_TYPE
oBar[2] <= bar_count_r[2].DB_MAX_OUTPUT_PORT_TYPE
oBar[3] <= bar_count_r[3].DB_MAX_OUTPUT_PORT_TYPE
oBar2[0] <= <GND>
oBar2[1] <= <GND>
oBar2[2] <= <GND>
oBar2[3] <= <GND>
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => time_count_w.OUTPUTSELECT
iFlashValid => rst_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => r_state_w.OUTPUTSELECT
iFlashValid => bar_count_w.OUTPUTSELECT
iFlashValid => bar_count_w.OUTPUTSELECT
iFlashValid => bar_count_w.OUTPUTSELECT
iFlashValid => bar_count_w.OUTPUTSELECT
iFlashValid => bar2_count_w.OUTPUTSELECT
iFlashValid => bar2_count_w.OUTPUTSELECT
o_S_Note[0] <= note_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[1] <= note_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[2] <= note_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[3] <= note_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[4] <= note_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[5] <= note_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[6] <= note_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[7] <= note_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[8] <= note_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[9] <= note_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[10] <= note_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[11] <= note_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[12] <= note_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[13] <= note_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[14] <= note_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[15] <= note_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[16] <= note_r[16].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[17] <= note_r[17].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[18] <= note_r[18].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[19] <= note_r[19].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[20] <= note_r[20].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[21] <= note_r[21].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[22] <= note_r[22].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[23] <= note_r[23].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[24] <= note_r[24].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[25] <= note_r[25].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[26] <= note_r[26].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[27] <= note_r[27].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[28] <= note_r[28].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[29] <= note_r[29].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[30] <= note_r[30].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[31] <= note_r[31].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[32] <= note_r[32].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[33] <= note_r[33].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[34] <= note_r[34].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[35] <= note_r[35].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[36] <= note_r[36].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[37] <= note_r[37].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[38] <= note_r[38].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[39] <= note_r[39].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[40] <= note_r[40].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[41] <= note_r[41].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[42] <= note_r[42].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[43] <= note_r[43].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[44] <= note_r[44].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[45] <= note_r[45].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[46] <= note_r[46].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[47] <= note_r[47].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[48] <= note_r[48].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[49] <= note_r[49].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[50] <= note_r[50].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[51] <= note_r[51].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[52] <= note_r[52].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[53] <= note_r[53].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[54] <= note_r[54].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[55] <= note_r[55].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[56] <= note_r[56].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[57] <= note_r[57].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[58] <= note_r[58].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[59] <= note_r[59].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[60] <= note_r[60].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[61] <= note_r[61].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[62] <= note_r[62].DB_MAX_OUTPUT_PORT_TYPE
o_S_Note[63] <= note_r[63].DB_MAX_OUTPUT_PORT_TYPE
o_music_enb[0] <= music_enb_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_music_enb[1] <= music_enb_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_music_enb[2] <= music_enb_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_music_enb[3] <= music_enb_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_music_enb[4] <= music_enb_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_music_enb[5] <= music_enb_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_music_enb[6] <= music_enb_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_rst <= rst_r.DB_MAX_OUTPUT_PORT_TYPE
o_signal <= signal_r.DB_MAX_OUTPUT_PORT_TYPE
flag <= flag_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|SramReader:player
i_bclk => finish_r.CLK
i_bclk => flag_r.CLK
i_bclk => addr_r[0].CLK
i_bclk => addr_r[1].CLK
i_bclk => addr_r[2].CLK
i_bclk => addr_r[3].CLK
i_bclk => addr_r[4].CLK
i_bclk => addr_r[5].CLK
i_bclk => addr_r[6].CLK
i_bclk => addr_r[7].CLK
i_bclk => addr_r[8].CLK
i_bclk => addr_r[9].CLK
i_bclk => addr_r[10].CLK
i_bclk => addr_r[11].CLK
i_bclk => addr_r[12].CLK
i_bclk => addr_r[13].CLK
i_bclk => addr_r[14].CLK
i_bclk => addr_r[15].CLK
i_bclk => addr_r[16].CLK
i_bclk => addr_r[17].CLK
i_bclk => addr_r[18].CLK
i_bclk => addr_r[19].CLK
i_bclk => data2_r[0].CLK
i_bclk => data2_r[1].CLK
i_bclk => data2_r[2].CLK
i_bclk => data2_r[3].CLK
i_bclk => data2_r[4].CLK
i_bclk => data2_r[5].CLK
i_bclk => data2_r[6].CLK
i_bclk => data2_r[7].CLK
i_bclk => data2_r[8].CLK
i_bclk => data2_r[9].CLK
i_bclk => data2_r[10].CLK
i_bclk => data2_r[11].CLK
i_bclk => data2_r[12].CLK
i_bclk => data2_r[13].CLK
i_bclk => data2_r[14].CLK
i_bclk => data2_r[15].CLK
i_bclk => data2_r[16].CLK
i_bclk => data2_r[17].CLK
i_bclk => data2_r[18].CLK
i_bclk => data2_r[19].CLK
i_bclk => data2_r[20].CLK
i_bclk => data2_r[21].CLK
i_bclk => data2_r[22].CLK
i_bclk => data2_r[23].CLK
i_bclk => data2_r[24].CLK
i_bclk => data2_r[25].CLK
i_bclk => data2_r[26].CLK
i_bclk => data2_r[27].CLK
i_bclk => data2_r[28].CLK
i_bclk => data2_r[29].CLK
i_bclk => data2_r[30].CLK
i_bclk => data2_r[31].CLK
i_bclk => data2_r[32].CLK
i_bclk => data2_r[33].CLK
i_bclk => data2_r[34].CLK
i_bclk => data2_r[35].CLK
i_bclk => data2_r[36].CLK
i_bclk => data2_r[37].CLK
i_bclk => data2_r[38].CLK
i_bclk => data2_r[39].CLK
i_bclk => data2_r[40].CLK
i_bclk => data2_r[41].CLK
i_bclk => data2_r[42].CLK
i_bclk => data2_r[43].CLK
i_bclk => data2_r[44].CLK
i_bclk => data2_r[45].CLK
i_bclk => data2_r[46].CLK
i_bclk => data2_r[47].CLK
i_bclk => data2_r[48].CLK
i_bclk => data2_r[49].CLK
i_bclk => data2_r[50].CLK
i_bclk => data2_r[51].CLK
i_bclk => data2_r[52].CLK
i_bclk => data2_r[53].CLK
i_bclk => data2_r[54].CLK
i_bclk => data2_r[55].CLK
i_bclk => data2_r[56].CLK
i_bclk => data2_r[57].CLK
i_bclk => data2_r[58].CLK
i_bclk => data2_r[59].CLK
i_bclk => data2_r[60].CLK
i_bclk => data2_r[61].CLK
i_bclk => data2_r[62].CLK
i_bclk => data2_r[63].CLK
i_bclk => data_r[0].CLK
i_bclk => data_r[1].CLK
i_bclk => data_r[2].CLK
i_bclk => data_r[3].CLK
i_bclk => data_r[4].CLK
i_bclk => data_r[5].CLK
i_bclk => data_r[6].CLK
i_bclk => data_r[7].CLK
i_bclk => data_r[8].CLK
i_bclk => data_r[9].CLK
i_bclk => data_r[10].CLK
i_bclk => data_r[11].CLK
i_bclk => data_r[12].CLK
i_bclk => data_r[13].CLK
i_bclk => data_r[14].CLK
i_bclk => data_r[15].CLK
i_bclk => data_r[16].CLK
i_bclk => data_r[17].CLK
i_bclk => data_r[18].CLK
i_bclk => data_r[19].CLK
i_bclk => data_r[20].CLK
i_bclk => data_r[21].CLK
i_bclk => data_r[22].CLK
i_bclk => data_r[23].CLK
i_bclk => data_r[24].CLK
i_bclk => data_r[25].CLK
i_bclk => data_r[26].CLK
i_bclk => data_r[27].CLK
i_bclk => data_r[28].CLK
i_bclk => data_r[29].CLK
i_bclk => data_r[30].CLK
i_bclk => data_r[31].CLK
i_bclk => data_r[32].CLK
i_bclk => data_r[33].CLK
i_bclk => data_r[34].CLK
i_bclk => data_r[35].CLK
i_bclk => data_r[36].CLK
i_bclk => data_r[37].CLK
i_bclk => data_r[38].CLK
i_bclk => data_r[39].CLK
i_bclk => data_r[40].CLK
i_bclk => data_r[41].CLK
i_bclk => data_r[42].CLK
i_bclk => data_r[43].CLK
i_bclk => data_r[44].CLK
i_bclk => data_r[45].CLK
i_bclk => data_r[46].CLK
i_bclk => data_r[47].CLK
i_bclk => data_r[48].CLK
i_bclk => data_r[49].CLK
i_bclk => data_r[50].CLK
i_bclk => data_r[51].CLK
i_bclk => data_r[52].CLK
i_bclk => data_r[53].CLK
i_bclk => data_r[54].CLK
i_bclk => data_r[55].CLK
i_bclk => data_r[56].CLK
i_bclk => data_r[57].CLK
i_bclk => data_r[58].CLK
i_bclk => data_r[59].CLK
i_bclk => data_r[60].CLK
i_bclk => data_r[61].CLK
i_bclk => data_r[62].CLK
i_bclk => data_r[63].CLK
i_bclk => state_r[0].CLK
i_bclk => state_r[1].CLK
i_bclk => state_r[2].CLK
i_bclk => state_r[3].CLK
i_bclk => state_r[4].CLK
i_bclk => state_r[5].CLK
i_bclk => state_r[6].CLK
i_bclk => state_r[7].CLK
i_bclk => state_r[8].CLK
i_bclk => state_r[9].CLK
i_bclk => state_r[10].CLK
i_bclk => state_r[11].CLK
i_bclk => state_r[12].CLK
i_bclk => state_r[13].CLK
i_bclk => state_r[14].CLK
i_bclk => state_r[15].CLK
i_bclk => state_r[16].CLK
i_bclk => state_r[17].CLK
i_bclk => state_r[18].CLK
i_bclk => state_r[19].CLK
i_bclk => state_r[20].CLK
i_bclk => state_r[21].CLK
i_bclk => state_r[22].CLK
i_bclk => state_r[23].CLK
i_bclk => state_r[24].CLK
i_bclk => state_r[25].CLK
i_bclk => state_r[26].CLK
i_bclk => state_r[27].CLK
i_bclk => state_r[28].CLK
i_bclk => state_r[29].CLK
i_bclk => state_r[30].CLK
i_bclk => state_r[31].CLK
i_rst => finish_r.ACLR
i_rst => flag_r.ACLR
i_rst => addr_r[0].ACLR
i_rst => addr_r[1].ACLR
i_rst => addr_r[2].ACLR
i_rst => addr_r[3].ACLR
i_rst => addr_r[4].ACLR
i_rst => addr_r[5].ACLR
i_rst => addr_r[6].ACLR
i_rst => addr_r[7].ACLR
i_rst => addr_r[8].ACLR
i_rst => addr_r[9].ACLR
i_rst => addr_r[10].ACLR
i_rst => addr_r[11].ACLR
i_rst => addr_r[12].ACLR
i_rst => addr_r[13].ACLR
i_rst => addr_r[14].ACLR
i_rst => addr_r[15].ACLR
i_rst => addr_r[16].ACLR
i_rst => addr_r[17].ACLR
i_rst => addr_r[18].ACLR
i_rst => addr_r[19].ACLR
i_rst => data2_r[0].ACLR
i_rst => data2_r[1].ACLR
i_rst => data2_r[2].ACLR
i_rst => data2_r[3].ACLR
i_rst => data2_r[4].ACLR
i_rst => data2_r[5].ACLR
i_rst => data2_r[6].ACLR
i_rst => data2_r[7].ACLR
i_rst => data2_r[8].ACLR
i_rst => data2_r[9].ACLR
i_rst => data2_r[10].ACLR
i_rst => data2_r[11].ACLR
i_rst => data2_r[12].ACLR
i_rst => data2_r[13].ACLR
i_rst => data2_r[14].ACLR
i_rst => data2_r[15].ACLR
i_rst => data2_r[16].ACLR
i_rst => data2_r[17].ACLR
i_rst => data2_r[18].ACLR
i_rst => data2_r[19].ACLR
i_rst => data2_r[20].ACLR
i_rst => data2_r[21].ACLR
i_rst => data2_r[22].ACLR
i_rst => data2_r[23].ACLR
i_rst => data2_r[24].ACLR
i_rst => data2_r[25].ACLR
i_rst => data2_r[26].ACLR
i_rst => data2_r[27].ACLR
i_rst => data2_r[28].ACLR
i_rst => data2_r[29].ACLR
i_rst => data2_r[30].ACLR
i_rst => data2_r[31].ACLR
i_rst => data2_r[32].ACLR
i_rst => data2_r[33].ACLR
i_rst => data2_r[34].ACLR
i_rst => data2_r[35].ACLR
i_rst => data2_r[36].ACLR
i_rst => data2_r[37].ACLR
i_rst => data2_r[38].ACLR
i_rst => data2_r[39].ACLR
i_rst => data2_r[40].ACLR
i_rst => data2_r[41].ACLR
i_rst => data2_r[42].ACLR
i_rst => data2_r[43].ACLR
i_rst => data2_r[44].ACLR
i_rst => data2_r[45].ACLR
i_rst => data2_r[46].ACLR
i_rst => data2_r[47].ACLR
i_rst => data2_r[48].ACLR
i_rst => data2_r[49].ACLR
i_rst => data2_r[50].ACLR
i_rst => data2_r[51].ACLR
i_rst => data2_r[52].ACLR
i_rst => data2_r[53].ACLR
i_rst => data2_r[54].ACLR
i_rst => data2_r[55].ACLR
i_rst => data2_r[56].ACLR
i_rst => data2_r[57].ACLR
i_rst => data2_r[58].ACLR
i_rst => data2_r[59].ACLR
i_rst => data2_r[60].ACLR
i_rst => data2_r[61].ACLR
i_rst => data2_r[62].ACLR
i_rst => data2_r[63].ACLR
i_rst => data_r[0].ACLR
i_rst => data_r[1].ACLR
i_rst => data_r[2].ACLR
i_rst => data_r[3].ACLR
i_rst => data_r[4].ACLR
i_rst => data_r[5].ACLR
i_rst => data_r[6].ACLR
i_rst => data_r[7].ACLR
i_rst => data_r[8].ACLR
i_rst => data_r[9].ACLR
i_rst => data_r[10].ACLR
i_rst => data_r[11].ACLR
i_rst => data_r[12].ACLR
i_rst => data_r[13].ACLR
i_rst => data_r[14].ACLR
i_rst => data_r[15].ACLR
i_rst => data_r[16].ACLR
i_rst => data_r[17].ACLR
i_rst => data_r[18].ACLR
i_rst => data_r[19].ACLR
i_rst => data_r[20].ACLR
i_rst => data_r[21].ACLR
i_rst => data_r[22].ACLR
i_rst => data_r[23].ACLR
i_rst => data_r[24].ACLR
i_rst => data_r[25].ACLR
i_rst => data_r[26].ACLR
i_rst => data_r[27].ACLR
i_rst => data_r[28].ACLR
i_rst => data_r[29].ACLR
i_rst => data_r[30].ACLR
i_rst => data_r[31].ACLR
i_rst => data_r[32].ACLR
i_rst => data_r[33].ACLR
i_rst => data_r[34].ACLR
i_rst => data_r[35].ACLR
i_rst => data_r[36].ACLR
i_rst => data_r[37].ACLR
i_rst => data_r[38].ACLR
i_rst => data_r[39].ACLR
i_rst => data_r[40].ACLR
i_rst => data_r[41].ACLR
i_rst => data_r[42].ACLR
i_rst => data_r[43].ACLR
i_rst => data_r[44].ACLR
i_rst => data_r[45].ACLR
i_rst => data_r[46].ACLR
i_rst => data_r[47].ACLR
i_rst => data_r[48].ACLR
i_rst => data_r[49].ACLR
i_rst => data_r[50].ACLR
i_rst => data_r[51].ACLR
i_rst => data_r[52].ACLR
i_rst => data_r[53].ACLR
i_rst => data_r[54].ACLR
i_rst => data_r[55].ACLR
i_rst => data_r[56].ACLR
i_rst => data_r[57].ACLR
i_rst => data_r[58].ACLR
i_rst => data_r[59].ACLR
i_rst => data_r[60].ACLR
i_rst => data_r[61].ACLR
i_rst => data_r[62].ACLR
i_rst => data_r[63].ACLR
i_rst => state_r[0].ACLR
i_rst => state_r[1].ACLR
i_rst => state_r[2].ACLR
i_rst => state_r[3].ACLR
i_rst => state_r[4].ACLR
i_rst => state_r[5].ACLR
i_rst => state_r[6].ACLR
i_rst => state_r[7].ACLR
i_rst => state_r[8].ACLR
i_rst => state_r[9].ACLR
i_rst => state_r[10].ACLR
i_rst => state_r[11].ACLR
i_rst => state_r[12].ACLR
i_rst => state_r[13].ACLR
i_rst => state_r[14].ACLR
i_rst => state_r[15].ACLR
i_rst => state_r[16].ACLR
i_rst => state_r[17].ACLR
i_rst => state_r[18].ACLR
i_rst => state_r[19].ACLR
i_rst => state_r[20].ACLR
i_rst => state_r[21].ACLR
i_rst => state_r[22].ACLR
i_rst => state_r[23].ACLR
i_rst => state_r[24].ACLR
i_rst => state_r[25].ACLR
i_rst => state_r[26].ACLR
i_rst => state_r[27].ACLR
i_rst => state_r[28].ACLR
i_rst => state_r[29].ACLR
i_rst => state_r[30].ACLR
i_rst => state_r[31].ACLR
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => addr_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => finish_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => data_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => finish_w.OUTPUTSELECT
i_mode => Selector51.IN14
i_mode => Selector52.IN17
i_mode => Selector51.IN15
i_mode => Selector52.IN18
i_mode => Selector53.IN15
i_mode => Selector50.IN11
i_mode => Selector50.IN12
i_mode => Selector53.IN16
i_mode => Selector51.IN16
i_mode => Selector52.IN19
i_mode => Selector51.IN17
i_mode => Selector52.IN20
i_mode => Selector53.IN17
i_mode => Selector50.IN13
i_mode => Selector52.IN21
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_bar[0] => Mux0.IN2
i_bar[0] => Add1.IN8
i_bar[1] => Mux0.IN1
i_bar[1] => Add1.IN7
i_bar[2] => Mux0.IN0
i_bar[2] => Add1.IN6
i_bar[3] => Add1.IN5
i_bar2[0] => Mux0.IN10
i_bar2[1] => Mux0.IN9
i_bar2[2] => Mux0.IN8
i_bar2[3] => Mux0.IN7
i_bar2[4] => Mux0.IN6
i_bar2[5] => Mux0.IN5
i_bar2[6] => Mux0.IN4
i_bar2[7] => Mux0.IN3
i_play => flag_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_play => state_w.OUTPUTSELECT
i_SRAM_DQ[0] => data_w.DATAB
i_SRAM_DQ[0] => data_w.DATAB
i_SRAM_DQ[0] => data_w.DATAB
i_SRAM_DQ[0] => data_w.DATAB
i_SRAM_DQ[1] => data_w.DATAB
i_SRAM_DQ[1] => data_w.DATAB
i_SRAM_DQ[1] => data_w.DATAB
i_SRAM_DQ[1] => data_w.DATAB
i_SRAM_DQ[2] => data_w.DATAB
i_SRAM_DQ[2] => data_w.DATAB
i_SRAM_DQ[2] => data_w.DATAB
i_SRAM_DQ[2] => data_w.DATAB
i_SRAM_DQ[3] => data_w.DATAB
i_SRAM_DQ[3] => data_w.DATAB
i_SRAM_DQ[3] => data_w.DATAB
i_SRAM_DQ[3] => data_w.DATAB
i_SRAM_DQ[4] => data_w.DATAB
i_SRAM_DQ[4] => data_w.DATAB
i_SRAM_DQ[4] => data_w.DATAB
i_SRAM_DQ[4] => data_w.DATAB
i_SRAM_DQ[5] => data_w.DATAB
i_SRAM_DQ[5] => data_w.DATAB
i_SRAM_DQ[5] => data_w.DATAB
i_SRAM_DQ[5] => data_w.DATAB
i_SRAM_DQ[6] => data_w.DATAB
i_SRAM_DQ[6] => data_w.DATAB
i_SRAM_DQ[6] => data_w.DATAB
i_SRAM_DQ[6] => data_w.DATAB
i_SRAM_DQ[7] => data_w.DATAB
i_SRAM_DQ[7] => data_w.DATAB
i_SRAM_DQ[7] => data_w.DATAB
i_SRAM_DQ[7] => data_w.DATAB
i_SRAM_DQ[8] => data_w.DATAB
i_SRAM_DQ[8] => data_w.DATAB
i_SRAM_DQ[8] => data_w.DATAB
i_SRAM_DQ[8] => data_w.DATAB
i_SRAM_DQ[9] => data_w.DATAB
i_SRAM_DQ[9] => data_w.DATAB
i_SRAM_DQ[9] => data_w.DATAB
i_SRAM_DQ[9] => data_w.DATAB
i_SRAM_DQ[10] => data_w.DATAB
i_SRAM_DQ[10] => data_w.DATAB
i_SRAM_DQ[10] => data_w.DATAB
i_SRAM_DQ[10] => data_w.DATAB
i_SRAM_DQ[11] => data_w.DATAB
i_SRAM_DQ[11] => data_w.DATAB
i_SRAM_DQ[11] => data_w.DATAB
i_SRAM_DQ[11] => data_w.DATAB
i_SRAM_DQ[12] => data_w.DATAB
i_SRAM_DQ[12] => data_w.DATAB
i_SRAM_DQ[12] => data_w.DATAB
i_SRAM_DQ[12] => data_w.DATAB
i_SRAM_DQ[13] => data_w.DATAB
i_SRAM_DQ[13] => data_w.DATAB
i_SRAM_DQ[13] => data_w.DATAB
i_SRAM_DQ[13] => data_w.DATAB
i_SRAM_DQ[14] => data_w.DATAB
i_SRAM_DQ[14] => data_w.DATAB
i_SRAM_DQ[14] => data_w.DATAB
i_SRAM_DQ[14] => data_w.DATAB
i_SRAM_DQ[15] => data_w.DATAB
i_SRAM_DQ[15] => data_w.DATAB
i_SRAM_DQ[15] => data_w.DATAB
i_SRAM_DQ[15] => data_w.DATAB
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => addr_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
i_en => state_w.OUTPUTSELECT
o_addr[0] <= addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= addr_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= addr_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= addr_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= addr_r[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= addr_r[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= addr_r[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= addr_r[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= data_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= data_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= data_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= data_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= data_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= data_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= data_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= data_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= data_r[16].DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= data_r[17].DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= data_r[18].DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= data_r[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= data_r[20].DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= data_r[21].DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= data_r[22].DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= data_r[23].DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= data_r[24].DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= data_r[25].DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= data_r[26].DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= data_r[27].DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= data_r[28].DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= data_r[29].DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= data_r[30].DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= data_r[31].DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= data_r[32].DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= data_r[33].DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= data_r[34].DB_MAX_OUTPUT_PORT_TYPE
o_data[35] <= data_r[35].DB_MAX_OUTPUT_PORT_TYPE
o_data[36] <= data_r[36].DB_MAX_OUTPUT_PORT_TYPE
o_data[37] <= data_r[37].DB_MAX_OUTPUT_PORT_TYPE
o_data[38] <= data_r[38].DB_MAX_OUTPUT_PORT_TYPE
o_data[39] <= data_r[39].DB_MAX_OUTPUT_PORT_TYPE
o_data[40] <= data_r[40].DB_MAX_OUTPUT_PORT_TYPE
o_data[41] <= data_r[41].DB_MAX_OUTPUT_PORT_TYPE
o_data[42] <= data_r[42].DB_MAX_OUTPUT_PORT_TYPE
o_data[43] <= data_r[43].DB_MAX_OUTPUT_PORT_TYPE
o_data[44] <= data_r[44].DB_MAX_OUTPUT_PORT_TYPE
o_data[45] <= data_r[45].DB_MAX_OUTPUT_PORT_TYPE
o_data[46] <= data_r[46].DB_MAX_OUTPUT_PORT_TYPE
o_data[47] <= data_r[47].DB_MAX_OUTPUT_PORT_TYPE
o_data[48] <= data_r[48].DB_MAX_OUTPUT_PORT_TYPE
o_data[49] <= data_r[49].DB_MAX_OUTPUT_PORT_TYPE
o_data[50] <= data_r[50].DB_MAX_OUTPUT_PORT_TYPE
o_data[51] <= data_r[51].DB_MAX_OUTPUT_PORT_TYPE
o_data[52] <= data_r[52].DB_MAX_OUTPUT_PORT_TYPE
o_data[53] <= data_r[53].DB_MAX_OUTPUT_PORT_TYPE
o_data[54] <= data_r[54].DB_MAX_OUTPUT_PORT_TYPE
o_data[55] <= data_r[55].DB_MAX_OUTPUT_PORT_TYPE
o_data[56] <= data_r[56].DB_MAX_OUTPUT_PORT_TYPE
o_data[57] <= data_r[57].DB_MAX_OUTPUT_PORT_TYPE
o_data[58] <= data_r[58].DB_MAX_OUTPUT_PORT_TYPE
o_data[59] <= data_r[59].DB_MAX_OUTPUT_PORT_TYPE
o_data[60] <= data_r[60].DB_MAX_OUTPUT_PORT_TYPE
o_data[61] <= data_r[61].DB_MAX_OUTPUT_PORT_TYPE
o_data[62] <= data_r[62].DB_MAX_OUTPUT_PORT_TYPE
o_data[63] <= data_r[63].DB_MAX_OUTPUT_PORT_TYPE
o_finish <= finish_r.DB_MAX_OUTPUT_PORT_TYPE
o_play_n <= o_play_n.DB_MAX_OUTPUT_PORT_TYPE
flag <= flag_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|SramWriter:recorder
i_bclk => flag_r.CLK
i_bclk => r_count_r[0].CLK
i_bclk => r_count_r[1].CLK
i_bclk => r_count_r[2].CLK
i_bclk => r_count_r[3].CLK
i_bclk => bar_count_r[0].CLK
i_bclk => bar_count_r[1].CLK
i_bclk => bar_count_r[2].CLK
i_bclk => bar_count_r[3].CLK
i_bclk => record_data_r[0].CLK
i_bclk => record_data_r[1].CLK
i_bclk => record_data_r[2].CLK
i_bclk => record_data_r[3].CLK
i_bclk => record_data_r[4].CLK
i_bclk => record_data_r[5].CLK
i_bclk => record_data_r[6].CLK
i_bclk => record_data_r[7].CLK
i_bclk => record_data_r[8].CLK
i_bclk => record_data_r[9].CLK
i_bclk => record_data_r[10].CLK
i_bclk => record_data_r[11].CLK
i_bclk => record_data_r[12].CLK
i_bclk => record_data_r[13].CLK
i_bclk => record_data_r[14].CLK
i_bclk => record_data_r[15].CLK
i_bclk => addr_r[0].CLK
i_bclk => addr_r[1].CLK
i_bclk => addr_r[2].CLK
i_bclk => addr_r[3].CLK
i_bclk => addr_r[4].CLK
i_bclk => addr_r[5].CLK
i_bclk => addr_r[6].CLK
i_bclk => addr_r[7].CLK
i_bclk => addr_r[8].CLK
i_bclk => addr_r[9].CLK
i_bclk => addr_r[10].CLK
i_bclk => addr_r[11].CLK
i_bclk => addr_r[12].CLK
i_bclk => addr_r[13].CLK
i_bclk => addr_r[14].CLK
i_bclk => addr_r[15].CLK
i_bclk => addr_r[16].CLK
i_bclk => addr_r[17].CLK
i_bclk => addr_r[18].CLK
i_bclk => addr_r[19].CLK
i_bclk => write_r.CLK
i_bclk => state_r[0].CLK
i_bclk => state_r[1].CLK
i_bclk => state_r[2].CLK
i_bclk => state_r[3].CLK
i_bclk => state_r[4].CLK
i_bclk => state_r[5].CLK
i_bclk => state_r[6].CLK
i_bclk => state_r[7].CLK
i_bclk => state_r[8].CLK
i_bclk => state_r[9].CLK
i_bclk => state_r[10].CLK
i_bclk => state_r[11].CLK
i_bclk => state_r[12].CLK
i_bclk => state_r[13].CLK
i_bclk => state_r[14].CLK
i_bclk => state_r[15].CLK
i_bclk => state_r[16].CLK
i_bclk => state_r[17].CLK
i_bclk => state_r[18].CLK
i_bclk => state_r[19].CLK
i_bclk => state_r[20].CLK
i_bclk => state_r[21].CLK
i_bclk => state_r[22].CLK
i_bclk => state_r[23].CLK
i_bclk => state_r[24].CLK
i_bclk => state_r[25].CLK
i_bclk => state_r[26].CLK
i_bclk => state_r[27].CLK
i_bclk => state_r[28].CLK
i_bclk => state_r[29].CLK
i_bclk => state_r[30].CLK
i_bclk => state_r[31].CLK
i_rst => flag_r.ACLR
i_rst => r_count_r[0].ACLR
i_rst => r_count_r[1].ACLR
i_rst => r_count_r[2].ACLR
i_rst => r_count_r[3].ACLR
i_rst => bar_count_r[0].ACLR
i_rst => bar_count_r[1].ACLR
i_rst => bar_count_r[2].ACLR
i_rst => bar_count_r[3].ACLR
i_rst => record_data_r[0].ACLR
i_rst => record_data_r[1].ACLR
i_rst => record_data_r[2].ACLR
i_rst => record_data_r[3].ACLR
i_rst => record_data_r[4].ACLR
i_rst => record_data_r[5].ACLR
i_rst => record_data_r[6].ACLR
i_rst => record_data_r[7].ACLR
i_rst => record_data_r[8].ACLR
i_rst => record_data_r[9].ACLR
i_rst => record_data_r[10].ACLR
i_rst => record_data_r[11].ACLR
i_rst => record_data_r[12].ACLR
i_rst => record_data_r[13].ACLR
i_rst => record_data_r[14].ACLR
i_rst => record_data_r[15].ACLR
i_rst => addr_r[0].ACLR
i_rst => addr_r[1].ACLR
i_rst => addr_r[2].ACLR
i_rst => addr_r[3].ACLR
i_rst => addr_r[4].ACLR
i_rst => addr_r[5].ACLR
i_rst => addr_r[6].ACLR
i_rst => addr_r[7].ACLR
i_rst => addr_r[8].ACLR
i_rst => addr_r[9].ACLR
i_rst => addr_r[10].ACLR
i_rst => addr_r[11].ACLR
i_rst => addr_r[12].ACLR
i_rst => addr_r[13].ACLR
i_rst => addr_r[14].ACLR
i_rst => addr_r[15].ACLR
i_rst => addr_r[16].ACLR
i_rst => addr_r[17].ACLR
i_rst => addr_r[18].ACLR
i_rst => addr_r[19].ACLR
i_rst => write_r.ACLR
i_rst => state_r[0].ACLR
i_rst => state_r[1].ACLR
i_rst => state_r[2].ACLR
i_rst => state_r[3].ACLR
i_rst => state_r[4].ACLR
i_rst => state_r[5].ACLR
i_rst => state_r[6].ACLR
i_rst => state_r[7].ACLR
i_rst => state_r[8].ACLR
i_rst => state_r[9].ACLR
i_rst => state_r[10].ACLR
i_rst => state_r[11].ACLR
i_rst => state_r[12].ACLR
i_rst => state_r[13].ACLR
i_rst => state_r[14].ACLR
i_rst => state_r[15].ACLR
i_rst => state_r[16].ACLR
i_rst => state_r[17].ACLR
i_rst => state_r[18].ACLR
i_rst => state_r[19].ACLR
i_rst => state_r[20].ACLR
i_rst => state_r[21].ACLR
i_rst => state_r[22].ACLR
i_rst => state_r[23].ACLR
i_rst => state_r[24].ACLR
i_rst => state_r[25].ACLR
i_rst => state_r[26].ACLR
i_rst => state_r[27].ACLR
i_rst => state_r[28].ACLR
i_rst => state_r[29].ACLR
i_rst => state_r[30].ACLR
i_rst => state_r[31].ACLR
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => state_w.OUTPUTSELECT
i_save => bar_count_w.OUTPUTSELECT
i_save => bar_count_w.OUTPUTSELECT
i_save => bar_count_w.OUTPUTSELECT
i_save => bar_count_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => bar_count_w.OUTPUTSELECT
i_mode => bar_count_w.OUTPUTSELECT
i_mode => bar_count_w.OUTPUTSELECT
i_mode => bar_count_w.OUTPUTSELECT
i_mode => o_SRAM_DQ[0].OE
i_mode => o_SRAM_DQ[1].OE
i_mode => o_SRAM_DQ[2].OE
i_mode => o_SRAM_DQ[3].OE
i_mode => o_SRAM_DQ[4].OE
i_mode => o_SRAM_DQ[5].OE
i_mode => o_SRAM_DQ[6].OE
i_mode => o_SRAM_DQ[7].OE
i_mode => o_SRAM_DQ[8].OE
i_mode => o_SRAM_DQ[9].OE
i_mode => o_SRAM_DQ[10].OE
i_mode => o_SRAM_DQ[11].OE
i_mode => o_SRAM_DQ[12].OE
i_mode => o_SRAM_DQ[13].OE
i_mode => o_SRAM_DQ[14].OE
i_mode => o_SRAM_DQ[15].OE
i_mode => Selector67.IN10
i_mode => state_w.DATAB
i_mode => state_w.DATAB
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => write_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => write_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_mode => state_w.OUTPUTSELECT
i_music_data[0] => record_data_w.DATAB
i_music_data[1] => record_data_w.DATAB
i_music_data[2] => record_data_w.DATAB
i_music_data[3] => record_data_w.DATAB
i_music_data[4] => record_data_w.DATAB
i_music_data[5] => record_data_w.DATAB
i_music_data[6] => record_data_w.DATAB
i_music_data[7] => record_data_w.DATAB
i_music_data[8] => record_data_w.DATAB
i_music_data[9] => record_data_w.DATAB
i_music_data[10] => record_data_w.DATAB
i_music_data[11] => record_data_w.DATAB
i_music_data[12] => record_data_w.DATAB
i_music_data[13] => record_data_w.DATAB
i_music_data[14] => record_data_w.DATAB
i_music_data[15] => record_data_w.DATAB
i_music_data[16] => Mux16.IN2
i_music_data[17] => Mux15.IN2
i_music_data[18] => Mux14.IN2
i_music_data[19] => Mux13.IN2
i_music_data[20] => Mux12.IN2
i_music_data[21] => Mux11.IN2
i_music_data[22] => Mux10.IN2
i_music_data[23] => Mux9.IN2
i_music_data[24] => Mux8.IN2
i_music_data[25] => Mux7.IN2
i_music_data[26] => Mux6.IN2
i_music_data[27] => Mux5.IN2
i_music_data[28] => Mux4.IN2
i_music_data[29] => Mux3.IN2
i_music_data[30] => Mux2.IN2
i_music_data[31] => Mux1.IN2
i_music_data[32] => Mux16.IN1
i_music_data[33] => Mux15.IN1
i_music_data[34] => Mux14.IN1
i_music_data[35] => Mux13.IN1
i_music_data[36] => Mux12.IN1
i_music_data[37] => Mux11.IN1
i_music_data[38] => Mux10.IN1
i_music_data[39] => Mux9.IN1
i_music_data[40] => Mux8.IN1
i_music_data[41] => Mux7.IN1
i_music_data[42] => Mux6.IN1
i_music_data[43] => Mux5.IN1
i_music_data[44] => Mux4.IN1
i_music_data[45] => Mux3.IN1
i_music_data[46] => Mux2.IN1
i_music_data[47] => Mux1.IN1
i_music_data[48] => Mux16.IN0
i_music_data[49] => Mux15.IN0
i_music_data[50] => Mux14.IN0
i_music_data[51] => Mux13.IN0
i_music_data[52] => Mux12.IN0
i_music_data[53] => Mux11.IN0
i_music_data[54] => Mux10.IN0
i_music_data[55] => Mux9.IN0
i_music_data[56] => Mux8.IN0
i_music_data[57] => Mux7.IN0
i_music_data[58] => Mux6.IN0
i_music_data[59] => Mux5.IN0
i_music_data[60] => Mux4.IN0
i_music_data[61] => Mux3.IN0
i_music_data[62] => Mux2.IN0
i_music_data[63] => Mux1.IN0
i_bar_data[0] => Mux0.IN7
i_bar_data[1] => Mux0.IN6
i_bar_data[2] => Mux0.IN5
i_bar_data[3] => Mux0.IN4
i_bar_data[4] => Mux0.IN3
i_bar_data[5] => Mux0.IN2
i_bar_data[6] => Mux0.IN1
i_bar_data[7] => Mux0.IN0
i_bar2_data[0] => ~NO_FANOUT~
i_bar2_data[1] => ~NO_FANOUT~
i_bar2_data[2] => ~NO_FANOUT~
i_bar2_data[3] => ~NO_FANOUT~
i_bar2_data[4] => ~NO_FANOUT~
i_bar2_data[5] => ~NO_FANOUT~
i_bar2_data[6] => ~NO_FANOUT~
i_bar2_data[7] => ~NO_FANOUT~
o_SRAM_DQ[0] <= o_SRAM_DQ[0].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[1] <= o_SRAM_DQ[1].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[2] <= o_SRAM_DQ[2].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[3] <= o_SRAM_DQ[3].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[4] <= o_SRAM_DQ[4].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[5] <= o_SRAM_DQ[5].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[6] <= o_SRAM_DQ[6].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[7] <= o_SRAM_DQ[7].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[8] <= o_SRAM_DQ[8].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[9] <= o_SRAM_DQ[9].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[10] <= o_SRAM_DQ[10].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[11] <= o_SRAM_DQ[11].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[12] <= o_SRAM_DQ[12].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[13] <= o_SRAM_DQ[13].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[14] <= o_SRAM_DQ[14].DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_DQ[15] <= o_SRAM_DQ[15].DB_MAX_OUTPUT_PORT_TYPE
o_write_n <= o_write_n.DB_MAX_OUTPUT_PORT_TYPE
o_addr[0] <= addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr[1] <= addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr[2] <= addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr[3] <= addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr[4] <= addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr[5] <= addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_addr[6] <= addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_addr[7] <= addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_addr[8] <= addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_addr[9] <= addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_addr[10] <= addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_addr[11] <= addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_addr[12] <= addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_addr[13] <= addr_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_addr[14] <= addr_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_addr[15] <= addr_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_addr[16] <= addr_r[16].DB_MAX_OUTPUT_PORT_TYPE
o_addr[17] <= addr_r[17].DB_MAX_OUTPUT_PORT_TYPE
o_addr[18] <= addr_r[18].DB_MAX_OUTPUT_PORT_TYPE
o_addr[19] <= addr_r[19].DB_MAX_OUTPUT_PORT_TYPE
flag <= flag_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|my_pll:pll0
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
locked <= altpll:altpll_component.locked


|DE2_115_CAMERA|my_pll:pll0|altpll:altpll_component
inclk[0] => my_pll_altpll:auto_generated.inclk[0]
inclk[1] => my_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => my_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= my_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_115_CAMERA|my_pll:pll0|altpll:altpll_component|my_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Debounce:deb0
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Debounce:deb1
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Debounce:deb2
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Debounce:deb3
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


