{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:17:56 2010 " "Info: Processing started: Mon Nov 15 11:17:56 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behav " "Info: Found design unit 1: vga-behav" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Info: Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertikal_citac_line vga.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at vga.vhd(44): object \"vertikal_citac_line\" assigned a value but never read" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable vga.vhd(46) " "Warning (10036): Verilog HDL or VHDL warning at vga.vhd(46): object \"enable\" assigned a value but never read" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[0\] radka\[0\] " "Info: Duplicate register \"radka_pom\[0\]\" merged to single register \"radka\[0\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[1\] radka\[1\] " "Info: Duplicate register \"radka_pom\[1\]\" merged to single register \"radka\[1\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[2\] radka\[2\] " "Info: Duplicate register \"radka_pom\[2\]\" merged to single register \"radka\[2\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[3\] radka\[3\] " "Info: Duplicate register \"radka_pom\[3\]\" merged to single register \"radka\[3\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[4\] radka\[4\] " "Info: Duplicate register \"radka_pom\[4\]\" merged to single register \"radka\[4\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[5\] radka\[5\] " "Info: Duplicate register \"radka_pom\[5\]\" merged to single register \"radka\[5\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[6\] radka\[6\] " "Info: Duplicate register \"radka_pom\[6\]\" merged to single register \"radka\[6\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[7\] radka\[7\] " "Info: Duplicate register \"radka_pom\[7\]\" merged to single register \"radka\[7\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[8\] radka\[8\] " "Info: Duplicate register \"radka_pom\[8\]\" merged to single register \"radka\[8\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[9\] radka\[9\] " "Info: Duplicate register \"radka_pom\[9\]\" merged to single register \"radka\[9\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[10\] radka\[10\] " "Info: Duplicate register \"radka_pom\[10\]\" merged to single register \"radka\[10\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "radka_pom\[11\] radka\[11\] " "Info: Duplicate register \"radka_pom\[11\]\" merged to single register \"radka\[11\]\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|vga\|vertikal 4 " "Info: State machine \"\|vga\|vertikal\" contains 4 states" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|vga\|horizontal 4 " "Info: State machine \"\|vga\|horizontal\" contains 4 states" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|vga\|vertikal " "Info: Selected Auto state machine encoding method for state machine \"\|vga\|vertikal\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|vga\|vertikal " "Info: Encoding result for state machine \"\|vga\|vertikal\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "vertikal.front " "Info: Encoded state bit \"vertikal.front\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "vertikal.data " "Info: Encoded state bit \"vertikal.data\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "vertikal.back " "Info: Encoded state bit \"vertikal.back\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "vertikal.syn " "Info: Encoded state bit \"vertikal.syn\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|vertikal.syn 0000 " "Info: State \"\|vga\|vertikal.syn\" uses code string \"0000\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|vertikal.back 0011 " "Info: State \"\|vga\|vertikal.back\" uses code string \"0011\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|vertikal.data 0101 " "Info: State \"\|vga\|vertikal.data\" uses code string \"0101\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|vertikal.front 1001 " "Info: State \"\|vga\|vertikal.front\" uses code string \"1001\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 42 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|vga\|horizontal " "Info: Selected Auto state machine encoding method for state machine \"\|vga\|horizontal\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|vga\|horizontal " "Info: Encoding result for state machine \"\|vga\|horizontal\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "horizontal.front " "Info: Encoded state bit \"horizontal.front\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "horizontal.data " "Info: Encoded state bit \"horizontal.data\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "horizontal.back " "Info: Encoded state bit \"horizontal.back\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "horizontal.syn " "Info: Encoded state bit \"horizontal.syn\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|horizontal.syn 0000 " "Info: State \"\|vga\|horizontal.syn\" uses code string \"0000\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|horizontal.back 0011 " "Info: State \"\|vga\|horizontal.back\" uses code string \"0011\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|horizontal.data 0101 " "Info: State \"\|vga\|horizontal.data\" uses code string \"0101\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|vga\|horizontal.front 1001 " "Info: State \"\|vga\|horizontal.front\" uses code string \"1001\"" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 40 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 179 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[0\] GND " "Warning: Pin \"signal_r\[0\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[1\] GND " "Warning: Pin \"signal_r\[1\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[2\] GND " "Warning: Pin \"signal_r\[2\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[3\] GND " "Warning: Pin \"signal_r\[3\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[4\] GND " "Warning: Pin \"signal_r\[4\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[5\] GND " "Warning: Pin \"signal_r\[5\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[6\] GND " "Warning: Pin \"signal_r\[6\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[7\] GND " "Warning: Pin \"signal_r\[7\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[8\] GND " "Warning: Pin \"signal_r\[8\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_r\[9\] GND " "Warning: Pin \"signal_r\[9\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[0\] GND " "Warning: Pin \"signal_g\[0\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[1\] GND " "Warning: Pin \"signal_g\[1\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[2\] GND " "Warning: Pin \"signal_g\[2\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[3\] GND " "Warning: Pin \"signal_g\[3\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[4\] GND " "Warning: Pin \"signal_g\[4\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[5\] GND " "Warning: Pin \"signal_g\[5\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[6\] GND " "Warning: Pin \"signal_g\[6\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[7\] GND " "Warning: Pin \"signal_g\[7\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[8\] GND " "Warning: Pin \"signal_g\[8\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_g\[9\] GND " "Warning: Pin \"signal_g\[9\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[8\] GND " "Warning: Pin \"signal_b\[8\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "signal_b\[9\] GND " "Warning: Pin \"signal_b\[9\]\" stuck at GND" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_sync VCC " "Warning: Pin \"vga_sync\" stuck at VCC" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 25 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "vga_blank VCC " "Warning: Pin \"vga_blank\" stuck at VCC" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 26 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Info: Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Info: Implemented 105 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Allocated 163 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:17:58 2010 " "Info: Processing ended: Mon Nov 15 11:17:58 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:17:59 2010 " "Info: Processing started: Mon Nov 15 11:17:59 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"vga\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "199 Top " "Info: Previous placement does not exist for 199 of 199 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 37 " "Warning: No exact pin location assignment(s) for 21 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pixclk " "Info: Pin pixclk not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 23 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixclk } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixclk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_r\[4\] " "Info: Pin signal_r\[4\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_r\[5\] " "Info: Pin signal_r\[5\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_r\[6\] " "Info: Pin signal_r\[6\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_r\[7\] " "Info: Pin signal_r\[7\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_r\[8\] " "Info: Pin signal_r\[8\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_r\[9\] " "Info: Pin signal_r\[9\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_g\[4\] " "Info: Pin signal_g\[4\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_g\[5\] " "Info: Pin signal_g\[5\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_g\[6\] " "Info: Pin signal_g\[6\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_g\[7\] " "Info: Pin signal_g\[7\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_g\[8\] " "Info: Pin signal_g\[8\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_g\[9\] " "Info: Pin signal_g\[9\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_b\[4\] " "Info: Pin signal_b\[4\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_b\[5\] " "Info: Pin signal_b\[5\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_b\[6\] " "Info: Pin signal_b\[6\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_b\[7\] " "Info: Pin signal_b\[7\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_b\[8\] " "Info: Pin signal_b\[8\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "signal_b\[9\] " "Info: Pin signal_b\[9\] not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_sync " "Info: Pin vga_sync not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 25 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vga_blank " "Info: Pin vga_blank not assigned to an exact location on the device" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 26 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_blank } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_blank } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "h_sync_b  " "Info: Automatically promoted node h_sync_b " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~136 " "Info: Destination node Selector0~136" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 133 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector0~136 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector0~136 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h_sync " "Info: Destination node h_sync" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 23 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync_b } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_clock  " "Info: Automatically promoted node pixel_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h_sync_b " "Info: Destination node h_sync_b" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { h_sync_b } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixel_clock~2 " "Info: Destination node pixel_clock~2" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 78 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock~2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pixclk " "Info: Destination node pixclk" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 23 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixclk } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixclk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 78 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.30 0 21 0 " "Info: Number of I/O pins in group: 21 (unused VREF, 3.30 VCCIO, 0 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 41 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 3 30 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.30V 14 29 " "Info: I/O bank number 3 does not use VREF pins and has 3.30V VCCIO pins. 14 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 40 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 39 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 2 34 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 40 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 43 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.199 ns register register " "Info: Estimated most critical path is register to register delay of 4.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns horizontal_citac\[0\] 1 REG LAB_X31_Y25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y25; Fanout = 3; REG Node = 'horizontal_citac\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { horizontal_citac[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.322 ns) 0.972 ns Equal0~134 2 COMB LAB_X32_Y25 1 " "Info: 2: + IC(0.650 ns) + CELL(0.322 ns) = 0.972 ns; Loc. = LAB_X32_Y25; Fanout = 1; COMB Node = 'Equal0~134'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { horizontal_citac[0] Equal0~134 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.541 ns) 1.878 ns Equal0~136 3 COMB LAB_X31_Y25 4 " "Info: 3: + IC(0.365 ns) + CELL(0.541 ns) = 1.878 ns; Loc. = LAB_X31_Y25; Fanout = 4; COMB Node = 'Equal0~136'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Equal0~134 Equal0~136 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.512 ns) 2.521 ns Selector17~131 4 COMB LAB_X31_Y25 4 " "Info: 4: + IC(0.131 ns) + CELL(0.512 ns) = 2.521 ns; Loc. = LAB_X31_Y25; Fanout = 4; COMB Node = 'Selector17~131'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { Equal0~136 Selector17~131 } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 3.196 ns Selector0~135 5 COMB LAB_X31_Y25 6 " "Info: 5: + IC(0.131 ns) + CELL(0.544 ns) = 3.196 ns; Loc. = LAB_X31_Y25; Fanout = 6; COMB Node = 'Selector0~135'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { Selector17~131 Selector0~135 } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.319 ns) 4.103 ns Selector0~136 6 COMB LAB_X30_Y25 1 " "Info: 6: + IC(0.588 ns) + CELL(0.319 ns) = 4.103 ns; Loc. = LAB_X30_Y25; Fanout = 1; COMB Node = 'Selector0~136'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { Selector0~135 Selector0~136 } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.199 ns h_sync_b 7 REG LAB_X30_Y25 3 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 4.199 ns; Loc. = LAB_X30_Y25; Fanout = 3; REG Node = 'h_sync_b'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector0~136 h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.334 ns ( 55.58 % ) " "Info: Total cell delay = 2.334 ns ( 55.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.865 ns ( 44.42 % ) " "Info: Total interconnect delay = 1.865 ns ( 44.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.199 ns" { horizontal_citac[0] Equal0~134 Equal0~136 Selector17~131 Selector0~135 Selector0~136 h_sync_b } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 0 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 0%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X25_Y14 X37_Y27 " "Info: The peak interconnect region extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "h_sync 0 " "Info: Pin \"h_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "v_sync 0 " "Info: Pin \"v_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pixclk 0 " "Info: Pin \"pixclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[0\] 0 " "Info: Pin \"signal_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[1\] 0 " "Info: Pin \"signal_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[2\] 0 " "Info: Pin \"signal_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[3\] 0 " "Info: Pin \"signal_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[4\] 0 " "Info: Pin \"signal_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[5\] 0 " "Info: Pin \"signal_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[6\] 0 " "Info: Pin \"signal_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[7\] 0 " "Info: Pin \"signal_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[8\] 0 " "Info: Pin \"signal_r\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_r\[9\] 0 " "Info: Pin \"signal_r\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[0\] 0 " "Info: Pin \"signal_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[1\] 0 " "Info: Pin \"signal_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[2\] 0 " "Info: Pin \"signal_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[3\] 0 " "Info: Pin \"signal_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[4\] 0 " "Info: Pin \"signal_g\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[5\] 0 " "Info: Pin \"signal_g\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[6\] 0 " "Info: Pin \"signal_g\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[7\] 0 " "Info: Pin \"signal_g\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[8\] 0 " "Info: Pin \"signal_g\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_g\[9\] 0 " "Info: Pin \"signal_g\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[0\] 0 " "Info: Pin \"signal_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[1\] 0 " "Info: Pin \"signal_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[2\] 0 " "Info: Pin \"signal_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[3\] 0 " "Info: Pin \"signal_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[4\] 0 " "Info: Pin \"signal_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[5\] 0 " "Info: Pin \"signal_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[6\] 0 " "Info: Pin \"signal_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[7\] 0 " "Info: Pin \"signal_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[8\] 0 " "Info: Pin \"signal_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "signal_b\[9\] 0 " "Info: Pin \"signal_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_sync 0 " "Info: Pin \"vga_sync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_blank 0 " "Info: Pin \"vga_blank\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "24 " "Warning: Following 24 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_r\[0\] GND " "Info: Pin signal_r\[0\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "signal_r\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_r\[1\] GND " "Info: Pin signal_r\[1\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "signal_r\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_r\[2\] GND " "Info: Pin signal_r\[2\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "signal_r\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_r\[3\] GND " "Info: Pin signal_r\[3\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "signal_r\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_r\[4\] GND " "Info: Pin signal_r\[4\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_r\[5\] GND " "Info: Pin signal_r\[5\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_r\[6\] GND " "Info: Pin signal_r\[6\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_r\[7\] GND " "Info: Pin signal_r\[7\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_r\[8\] GND " "Info: Pin signal_r\[8\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_r\[9\] GND " "Info: Pin signal_r\[9\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_r[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_g\[0\] GND " "Info: Pin signal_g\[0\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "signal_g\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_g\[1\] GND " "Info: Pin signal_g\[1\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "signal_g\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_g\[2\] GND " "Info: Pin signal_g\[2\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "signal_g\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_g\[3\] GND " "Info: Pin signal_g\[3\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "signal_g\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_g\[4\] GND " "Info: Pin signal_g\[4\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_g\[5\] GND " "Info: Pin signal_g\[5\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_g\[6\] GND " "Info: Pin signal_g\[6\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_g\[7\] GND " "Info: Pin signal_g\[7\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_g\[8\] GND " "Info: Pin signal_g\[8\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_g\[9\] GND " "Info: Pin signal_g\[9\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_g[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_b\[8\] GND " "Info: Pin signal_b\[8\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "signal_b\[9\] GND " "Info: Pin signal_b\[9\] has GND driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { signal_b[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_sync VCC " "Info: Pin vga_sync has VCC driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 25 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_sync } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_blank VCC " "Info: Pin vga_blank has VCC driving its datain port" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 26 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_blank } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_blank } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/DE1/vga.fit.smsg " "Info: Generated suppressed messages file D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/DE1/vga.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Allocated 223 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:18:07 2010 " "Info: Processing ended: Mon Nov 15 11:18:07 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:18:07 2010 " "Info: Processing started: Mon Nov 15 11:18:07 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Allocated 168 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:18:18 2010 " "Info: Processing ended: Mon Nov 15 11:18:18 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 11:18:19 2010 " "Info: Processing started: Mon Nov 15 11:18:19 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 22 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "pixel_clock " "Info: Detected ripple clock \"pixel_clock\" as buffer" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 78 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "pixel_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "h_sync_b " "Info: Detected ripple clock \"h_sync_b\" as buffer" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "h_sync_b" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register horizontal_citac\[0\] register h_sync_b 156.49 MHz 6.39 ns Internal " "Info: Clock \"clock\" has Internal fmax of 156.49 MHz between source register \"horizontal_citac\[0\]\" and destination register \"h_sync_b\" (period= 6.39 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.290 ns + Longest register register " "Info: + Longest register to register delay is 3.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns horizontal_citac\[0\] 1 REG LCFF_X31_Y25_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y25_N1; Fanout = 3; REG Node = 'horizontal_citac\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { horizontal_citac[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.322 ns) 0.911 ns Equal0~134 2 COMB LCCOMB_X32_Y25_N30 1 " "Info: 2: + IC(0.589 ns) + CELL(0.322 ns) = 0.911 ns; Loc. = LCCOMB_X32_Y25_N30; Fanout = 1; COMB Node = 'Equal0~134'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { horizontal_citac[0] Equal0~134 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.178 ns) 1.566 ns Equal0~136 3 COMB LCCOMB_X31_Y25_N28 4 " "Info: 3: + IC(0.477 ns) + CELL(0.178 ns) = 1.566 ns; Loc. = LCCOMB_X31_Y25_N28; Fanout = 4; COMB Node = 'Equal0~136'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { Equal0~134 Equal0~136 } "NODE_NAME" } } { "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/71/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 2.041 ns Selector17~131 4 COMB LCCOMB_X31_Y25_N26 4 " "Info: 4: + IC(0.297 ns) + CELL(0.178 ns) = 2.041 ns; Loc. = LCCOMB_X31_Y25_N26; Fanout = 4; COMB Node = 'Selector17~131'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { Equal0~136 Selector17~131 } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 2.516 ns Selector0~135 5 COMB LCCOMB_X31_Y25_N30 6 " "Info: 5: + IC(0.297 ns) + CELL(0.178 ns) = 2.516 ns; Loc. = LCCOMB_X31_Y25_N30; Fanout = 6; COMB Node = 'Selector0~135'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { Selector17~131 Selector0~135 } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.178 ns) 3.194 ns Selector0~136 6 COMB LCCOMB_X30_Y25_N24 1 " "Info: 6: + IC(0.500 ns) + CELL(0.178 ns) = 3.194 ns; Loc. = LCCOMB_X30_Y25_N24; Fanout = 1; COMB Node = 'Selector0~136'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { Selector0~135 Selector0~136 } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.290 ns h_sync_b 7 REG LCFF_X30_Y25_N25 3 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 3.290 ns; Loc. = LCFF_X30_Y25_N25; Fanout = 3; REG Node = 'h_sync_b'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector0~136 h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.130 ns ( 34.35 % ) " "Info: Total cell delay = 1.130 ns ( 34.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.160 ns ( 65.65 % ) " "Info: Total interconnect delay = 2.160 ns ( 65.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.290 ns" { horizontal_citac[0] Equal0~134 Equal0~136 Selector17~131 Selector0~135 Selector0~136 h_sync_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.290 ns" { horizontal_citac[0] Equal0~134 Equal0~136 Selector17~131 Selector0~135 Selector0~136 h_sync_b } { 0.000ns 0.589ns 0.477ns 0.297ns 0.297ns 0.500ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.861 ns - Smallest " "Info: - Smallest clock skew is -2.861 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.617 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 5.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(0.879 ns) 4.086 ns pixel_clock 2 REG LCFF_X31_Y23_N15 4 " "Info: 2: + IC(2.181 ns) + CELL(0.879 ns) = 4.086 ns; Loc. = LCFF_X31_Y23_N15; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.602 ns) 5.617 ns h_sync_b 3 REG LCFF_X30_Y25_N25 3 " "Info: 3: + IC(0.929 ns) + CELL(0.602 ns) = 5.617 ns; Loc. = LCFF_X30_Y25_N25; Fanout = 3; REG Node = 'h_sync_b'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { pixel_clock h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 44.63 % ) " "Info: Total cell delay = 2.507 ns ( 44.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.110 ns ( 55.37 % ) " "Info: Total interconnect delay = 3.110 ns ( 55.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.617 ns" { clock pixel_clock h_sync_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.617 ns" { clock clock~combout pixel_clock h_sync_b } { 0.000ns 0.000ns 2.181ns 0.929ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.478 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(0.879 ns) 4.086 ns pixel_clock 2 REG LCFF_X31_Y23_N15 4 " "Info: 2: + IC(2.181 ns) + CELL(0.879 ns) = 4.086 ns; Loc. = LCFF_X31_Y23_N15; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.801 ns) + CELL(0.000 ns) 6.887 ns pixel_clock~clkctrl 3 COMB CLKCTRL_G9 17 " "Info: 3: + IC(2.801 ns) + CELL(0.000 ns) = 6.887 ns; Loc. = CLKCTRL_G9; Fanout = 17; COMB Node = 'pixel_clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { pixel_clock pixel_clock~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 8.478 ns horizontal_citac\[0\] 4 REG LCFF_X31_Y25_N1 3 " "Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 8.478 ns; Loc. = LCFF_X31_Y25_N1; Fanout = 3; REG Node = 'horizontal_citac\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { pixel_clock~clkctrl horizontal_citac[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 29.57 % ) " "Info: Total cell delay = 2.507 ns ( 29.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.971 ns ( 70.43 % ) " "Info: Total interconnect delay = 5.971 ns ( 70.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.478 ns" { clock pixel_clock pixel_clock~clkctrl horizontal_citac[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.478 ns" { clock clock~combout pixel_clock pixel_clock~clkctrl horizontal_citac[0] } { 0.000ns 0.000ns 2.181ns 2.801ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.617 ns" { clock pixel_clock h_sync_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.617 ns" { clock clock~combout pixel_clock h_sync_b } { 0.000ns 0.000ns 2.181ns 0.929ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.478 ns" { clock pixel_clock pixel_clock~clkctrl horizontal_citac[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.478 ns" { clock clock~combout pixel_clock pixel_clock~clkctrl horizontal_citac[0] } { 0.000ns 0.000ns 2.181ns 2.801ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.290 ns" { horizontal_citac[0] Equal0~134 Equal0~136 Selector17~131 Selector0~135 Selector0~136 h_sync_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.290 ns" { horizontal_citac[0] Equal0~134 Equal0~136 Selector17~131 Selector0~135 Selector0~136 h_sync_b } { 0.000ns 0.589ns 0.477ns 0.297ns 0.297ns 0.500ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.617 ns" { clock pixel_clock h_sync_b } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.617 ns" { clock clock~combout pixel_clock h_sync_b } { 0.000ns 0.000ns 2.181ns 0.929ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.478 ns" { clock pixel_clock pixel_clock~clkctrl horizontal_citac[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.478 ns" { clock clock~combout pixel_clock pixel_clock~clkctrl horizontal_citac[0] } { 0.000ns 0.000ns 2.181ns 2.801ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock signal_b\[0\] v_enable 16.276 ns register " "Info: tco from clock \"clock\" to destination pin \"signal_b\[0\]\" through register \"v_enable\" is 16.276 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.935 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 8.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.181 ns) + CELL(0.879 ns) 4.086 ns pixel_clock 2 REG LCFF_X31_Y23_N15 4 " "Info: 2: + IC(2.181 ns) + CELL(0.879 ns) = 4.086 ns; Loc. = LCFF_X31_Y23_N15; Fanout = 4; REG Node = 'pixel_clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { clock pixel_clock } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.879 ns) 5.894 ns h_sync_b 3 REG LCFF_X30_Y25_N25 3 " "Info: 3: + IC(0.929 ns) + CELL(0.879 ns) = 5.894 ns; Loc. = LCFF_X30_Y25_N25; Fanout = 3; REG Node = 'h_sync_b'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { pixel_clock h_sync_b } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.000 ns) 7.344 ns h_sync_b~clkctrl 4 COMB CLKCTRL_G10 38 " "Info: 4: + IC(1.450 ns) + CELL(0.000 ns) = 7.344 ns; Loc. = CLKCTRL_G10; Fanout = 38; COMB Node = 'h_sync_b~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { h_sync_b h_sync_b~clkctrl } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 8.935 ns v_enable 5 REG LCFF_X33_Y16_N1 10 " "Info: 5: + IC(0.989 ns) + CELL(0.602 ns) = 8.935 ns; Loc. = LCFF_X33_Y16_N1; Fanout = 10; REG Node = 'v_enable'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { h_sync_b~clkctrl v_enable } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 37.90 % ) " "Info: Total cell delay = 3.386 ns ( 37.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.549 ns ( 62.10 % ) " "Info: Total interconnect delay = 5.549 ns ( 62.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.935 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl v_enable } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.935 ns" { clock clock~combout pixel_clock h_sync_b h_sync_b~clkctrl v_enable } { 0.000ns 0.000ns 2.181ns 0.929ns 1.450ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.064 ns + Longest register pin " "Info: + Longest register to pin delay is 7.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v_enable 1 REG LCFF_X33_Y16_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N1; Fanout = 10; REG Node = 'v_enable'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { v_enable } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.513 ns) 2.154 ns signal_b~104 2 COMB LCCOMB_X30_Y23_N24 1 " "Info: 2: + IC(1.641 ns) + CELL(0.513 ns) = 2.154 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'signal_b~104'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { v_enable signal_b~104 } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(3.006 ns) 7.064 ns signal_b\[0\] 3 PIN PIN_A9 0 " "Info: 3: + IC(1.904 ns) + CELL(3.006 ns) = 7.064 ns; Loc. = PIN_A9; Fanout = 0; PIN Node = 'signal_b\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { signal_b~104 signal_b[0] } "NODE_NAME" } } { "../vga.vhd" "" { Text "D:/UserData/AE0B38APH/strobmir/VGA/APH/APH/APH/APH/Quartus projects/vga.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.519 ns ( 49.82 % ) " "Info: Total cell delay = 3.519 ns ( 49.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.545 ns ( 50.18 % ) " "Info: Total interconnect delay = 3.545 ns ( 50.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.064 ns" { v_enable signal_b~104 signal_b[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.064 ns" { v_enable signal_b~104 signal_b[0] } { 0.000ns 1.641ns 1.904ns } { 0.000ns 0.513ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.935 ns" { clock pixel_clock h_sync_b h_sync_b~clkctrl v_enable } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.935 ns" { clock clock~combout pixel_clock h_sync_b h_sync_b~clkctrl v_enable } { 0.000ns 0.000ns 2.181ns 0.929ns 1.450ns 0.989ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.064 ns" { v_enable signal_b~104 signal_b[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.064 ns" { v_enable signal_b~104 signal_b[0] } { 0.000ns 1.641ns 1.904ns } { 0.000ns 0.513ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "120 " "Info: Allocated 120 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 11:18:20 2010 " "Info: Processing ended: Mon Nov 15 11:18:20 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Info: Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
