<!doctype html>
<html class="no-js" lang="en">

<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-134228602-6"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-134228602-6');
  </script>

  <meta charset="utf-8">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  <title>üòá üë®üèª‚Äç‚öïÔ∏è üèçÔ∏è Meine "Hallo Welt!" auf FPGA oder der n√§chsten Version von UART ‚è™ üóæ ‚ôëÔ∏è</title>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <meta name="description" content="Schlie√ülich erreichten meine H√§nde das Studium der FPGAs. Und dann stellt sich irgendwie heraus, dass ich Treiber f√ºr Hardware f√ºr Linux schreibe, Mik...">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <link rel="stylesheet" href="../../css/main.css">

  <link href="https://fonts.googleapis.com/css?family=Quicksand&display=swap" rel="stylesheet">

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script>window.jQuery || document.write('<script src="../../js/vendors/jquery-3.3.1.min.js"><\/script>')</script>

  <script>document.write('<script src="//pagea' + 'd2.googles' + 'yndication.com/pagea' + 'd/js/a' + 'dsby' + 'google.js"><\/script>')</script>
  <script>
        var superSpecialObject = {};
        superSpecialObject['google_a' + 'd_client'] = 'ca-p' + 'ub-6974184241884155';
        superSpecialObject['enable_page_level_a' + 'ds'] = true;
       (window['a' + 'dsbygoogle'] = window['a' + 'dsbygoogle'] || []).push(superSpecialObject);
  </script>
</head>

<body>
  <!--[if lte IE 9]>
    <p class="browserupgrade">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience and security.</p>
  <![endif]-->
  <header class="page-header js-page-header">
    <a class="page-header-logo-container" href="https://weekly-geekly-es.github.io/index.html"></a>
    <div class="page-header-text">Geekly articles weekly</div>
  </header>
  <section class="page js-page"><h1>Meine "Hallo Welt!" auf FPGA oder der n√§chsten Version von UART</h1><div class="post__body post__body_full"><div class="post__text post__text-html post__text_v1" id="post-content-body" data-io-article-url="https://habr.com/ru/post/427011/"><div style="text-align:center;"><img src="https://habrastorage.org/webt/vd/rt/t0/vdrtt025hvmkjqjf05vhm3xpnne.png" alt="Meine Hallo Welt!  auf FPGA oder der intensiven Version von UART"></div><br>  Schlie√ülich erreichten meine H√§nde das Studium der FPGAs.  Und dann stellt sich irgendwie heraus, dass ich Treiber f√ºr Hardware f√ºr Linux schreibe, Mikrocontroller programmiere, die Schaltkreise lese (und ein wenig entwerfe), ich muss weiter wachsen. <br><br>  Da es mir nicht interessant erschien, die LEDs zu blinken, entschied ich mich f√ºr eine einfache Sache.  Schreiben Sie n√§mlich die Empf√§nger- und Sendermodule f√ºr UART, kombinieren Sie sie im FPGA (verstehen Sie gleichzeitig, wie IP Core verwendet wird) und testen Sie alles auf realer Hardware. <br><a name="habracut"></a><br>  Ich sage sofort, dass es keine Aufgabe war, einen universellen parametrisierten Kern der Aufgabe zu erstellen.  Dies ist nur ein Testprojekt zum Thema "F√ºhlen, was FPGA ist und wie man damit kommuniziert". <br><br>  Beginnen wir also mit dem Empf√§nger.  Der Algorithmus ist ziemlich <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=de&amp;u=">gut beschrieben</a> , daher werde ich hier nur seine Hauptpunkte wiederholen. <br><br><ul><li>  Die Abtastfrequenz des Empfangssignals ist viermal h√∂her als die erforderliche UART-√úbertragungsrate. </li><li>  Die Bedingung f√ºr den Beginn des Empfangs wird als √úbergang des Eingangssignals RX von einem hohen zu einem niedrigen Pegel angesehen, wenn der Empfang derzeit nicht l√§uft. </li><li>  Die Bedingung f√ºr eine zuverl√§ssige Identifizierung des Startbits wird als Beibehaltung des Empfangssignals in einem niedrigen Zustand beim zweiten Takt der Abtastfrequenz angesehen.  Gleichzeitig fallen wir praktisch in die Mitte des Bitimpulses, wodurch wir die Impulse alle 4 Zyklen weiter abtasten k√∂nnen. </li><li>  Stellen Sie im Falle eines Fehlers in den Start- oder Stoppbits den Fehlersignalfehler ein.  Darauf aufbauend bilden wir das Fastsync-Signal, das wir zuk√ºnftig f√ºr eine schnelle Empf√§ngersynchronisation verwenden werden. </li><li>  Nachdem wir das Startbit identifiziert haben, beginnen wir mit dem sequentiellen Empfang von Datenbits, beginnend mit dem j√ºngsten.  Die empfangenen Daten werden mit einer Verschiebung nach rechts um ein Bit in das Register geschrieben.  Die Bedingung f√ºr das Ende des Empfangs ist die Erkennung eines Startbits an der 0. Position des Schieberegisters. </li><li>  Die schnelle Synchronisation des Empf√§ngers besteht darin, ihn nach dem Erkennen eines Fehlers in seinen urspr√ºnglichen Zustand zu versetzen, wenn das Empfangssignal auf einen hohen Pegel geht (dies kann entweder eine logische "1" -√úbertragung, eine Stoppbit√ºbertragung oder ein Leerlaufzustand der √úbertragungsleitung sein). </li><li>  Die Bedingung f√ºr den erfolgreichen Abschluss des Empfangs (korrekte Werte der Start- und Stoppbits) ist das vollst√§ndige Signal.  Daraus wird (wenn es durch das rdclk-Signal getaktet wird) ein Bereitschaftsimpulssignal erzeugt, das das Vorhandensein g√ºltiger Daten auf dem rxdata-Bus anzeigt. </li></ul><br>  Ich werde sofort feststellen, dass ich das Lesesignal nicht von der Clk-Uhr abtakten wollte (unerwartet, oder?), Um die Geschwindigkeit der nachfolgenden Datenverarbeitung nicht an den UART-Wechselkurs zu binden.  Eine √§hnliche Implementierung findet sich im Sendermodul ( <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=de&amp;u=">siehe unten</a> ).  Auf der Grundlage des IP Core FIFO von Intel und mit der F√§higkeit, unterschiedliche Geschwindigkeiten f√ºr den Verbraucher und den Datengenerator zu simulieren, wird eine Testreihe von Empf√§nger- und Sendemodulen erstellt.  Die einzige Einschr√§nkung besteht darin, dass die Taktfrequenz des Produzenten und Verbrauchers der Daten nicht niedriger als die Taktfrequenz clk sein darf. <br><br><div class="spoiler">  <b class="spoiler_title">Empf√§ngermodul (Verilog)</b> <div class="spoiler_text"><pre><code class="hljs ruby">/<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  rxdata ,  ready==1  error==0. /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  ready   1       rdclk. /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ : /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    rx         /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ 2- .    ,     . /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      8     - ( 9 ). /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ 2  -    ,      /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ . /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       . /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ . '0'    , . '1'     /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ idle     (. '1') /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ start-     (. '0') /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ stop-     (. '1') module uart_rx( nreset, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   (,   0) clk, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART, ..        UART rx, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART rdclk, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (rxdata, ready) rxdata, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  ,    ready==1 ready, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    rxdata (  1) error, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    (  1) busy, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    ( ,   1) idle); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (  1) input wire nreset; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   (,   0) input wire clk; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  , ..        UART input wire rx; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART input wire rdclk; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     output wire[7:0] rxdata; output wire ready; output error; output busy; output idle; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    ,   rdclk reg[2:0] done = 3'b000; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     ,  rdclk /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/assign ready = (done == 2'b10) ? 1'b1 : 1'b0; assign ready = (done[1] &amp;&amp; !done[0]) ? 1'b1 : 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     reg error = 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/          /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/         error   /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   rx,       . wire fastsync = (error &amp;&amp; rx); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     reg idle = 1'b1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  : /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ d[9] -  , .. == 1 /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ d[8:1] -  /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ d[0] -  , .. == 0 reg[9:0] d = 10'b1xxxxxxxx1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  .     2'b10 wire[1:0] status = { d[9], d[0] }; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   . wire complete = (status == 2'b10) ? 1'b1 : 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    assign rxdata = d[8:1]; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    reg busy = 0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       rx reg[1:0] cnt; always @(posedge clk, negedge nreset) begin if(!nreset) begin rxreset(); end else begin if(fastsync) begin rxreset(); end else begin if(busy == 1'b1) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   -,    rx if(cnt == 2'd0) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/          /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ (..       ) d &lt;= { rx, d[9:1] }; if(d[1] == 1'b0) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/         ,   busy &lt;= 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     error &lt;= (rx == 1'b1) ? 1'b0 : 1'b1; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      if(rx &amp;&amp; (d == 10'b1111111111)) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      busy &lt;= 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    error &lt;= 1'b1; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ -    -      cnt &lt;= 2'd3; end end end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  -     cnt &lt;= cnt - 2'd1; end end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       if(!error) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   ,       if(rx == 1'b0) begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/            -   busy &lt;= 1'b1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    .     1, ..  /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    d[0]==0 d &lt;= 10'b1111111111; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   rx   1/</span></span><span class="hljs-number"><span class="hljs-number">2</span></span>   /<span class="hljs-regexp"><span class="hljs-regexp">/ 1-  -    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ 2-  -    (cnt  0) cnt &lt;= 2'd0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ ..    ,     idle &lt;= 1'b0; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    idle &lt;= 1'b1; end end end end end end task rxreset; begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    error &lt;= 1'b0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (!?) idle &lt;= 1'b1; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     busy &lt;= 0; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     -,       complete d &lt;= 10'b1xxxxxxxx1; end endtask always @(negedge rdclk, negedge nreset) begin if(!nreset) begin done &lt;= 3'b000; end else begin /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       complete. /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     ready     /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   complete  0  1    rdclk. done &lt;= { complete, done[2:1] }; end end endmodule</span></span></code> </pre> <br></div></div><br>  Da das Eingangssignal RX asynchron und (m√∂glicherweise) instabil ist, wurde ein <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=de&amp;u=">Hauptelement</a> vor dem Empf√§ngermodul im <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=de&amp;u=">Hauptmodul angeschlossen</a> .  Das Element ist ebenfalls in Verilog geschrieben, aber sein Code macht hier keinen Sinn.  Stattdessen ein sch√∂nes Bild eines synthetisierten Elements. <br><br><div class="spoiler">  <b class="spoiler_title">Das synthetisierte Schema des Mehrheitselements</b> <div class="spoiler_text"><img src="https://habrastorage.org/webt/qs/iq/iu/qsiqiuovqktckhttmdqf8ixsday.png" alt="Grundselement"><br></div></div><br><a name="TRANSMITTER"></a>  Die Sendeeinheit ist noch einfacher und ben√∂tigt hoffentlich keine zus√§tzlichen Kommentare. <br><br><div class="spoiler">  <b class="spoiler_title">Sendermodul (Verilog blockierende und nicht blockierende Zuordnungen innen immer)</b> <div class="spoiler_text"><pre> <code class="hljs pgsql">// //   UART // // : // clk -     <span class="hljs-number"><span class="hljs-number">4</span></span>    ,    // rdclk -   txdata, <span class="hljs-keyword"><span class="hljs-keyword">write</span></span>, <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span>.  ..  clk // txdata -   ,   <span class="hljs-keyword"><span class="hljs-keyword">write</span></span>/<span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span> // <span class="hljs-keyword"><span class="hljs-keyword">write</span></span> -      (<span class="hljs-number"><span class="hljs-number">1</span></span>=) // <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span> -      (<span class="hljs-number"><span class="hljs-number">1</span></span>=) // tx -   UART // idle -    (<span class="hljs-number"><span class="hljs-number">1</span></span>=,  ) // //  FIFO    dcfifo_component.lpm_showahead = "ON" module uart_tx( nreset, //   (,   <span class="hljs-number"><span class="hljs-number">0</span></span>) clk, //   UART, ..        UART rdclk, //       txdata, //       <span class="hljs-keyword"><span class="hljs-keyword">write</span></span>, //      (  <span class="hljs-number"><span class="hljs-number">1</span></span>) idle, //     (  <span class="hljs-number"><span class="hljs-number">1</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span>, //     ,  rdclk tx); //   UART <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire nreset; //   (,   <span class="hljs-number"><span class="hljs-number">0</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire clk; //  UART <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire rdclk; <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire[<span class="hljs-number"><span class="hljs-number">7</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] txdata; <span class="hljs-keyword"><span class="hljs-keyword">input</span></span> wire <span class="hljs-keyword"><span class="hljs-keyword">write</span></span>; output wire idle; output <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span>; output tx; //    reg tx = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b1; reg fetch = 1'</span></span>b0; //    <span class="hljs-number"><span class="hljs-number">4</span></span> reg[<span class="hljs-number"><span class="hljs-number">1</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] div4 = <span class="hljs-number"><span class="hljs-number">2</span></span><span class="hljs-string"><span class="hljs-string">'d0; //  : reg[3:0] s = 4'</span></span>d10; //    assign idle = (s == <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d10); //    reg[7:0] d; //        reg sendstart; //        reg canfetch; //     ,  clk reg gotdata = 1'</span></span>b0; //   clock domains reg[<span class="hljs-number"><span class="hljs-number">2</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] sync = <span class="hljs-number"><span class="hljs-number">3</span></span><span class="hljs-string"><span class="hljs-string">'b000; //   rdclk  write reg wr = 1'</span></span>b0; //    getdata==<span class="hljs-number"><span class="hljs-number">1</span></span>       //      nextdata    //  gotdata==<span class="hljs-number"><span class="hljs-number">1.</span></span>  ,      //  . //  gotdata     getdata. <span class="hljs-keyword"><span class="hljs-keyword">always</span></span> @(posedge rdclk, negedge nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(!nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> wr &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; sync &lt;= 3'</span></span>b000; //      <span class="hljs-keyword"><span class="hljs-keyword">fetch</span></span> &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end else begin //   write wr &lt;= write; //        sync &lt;= { gotdata, sync[2:1] }; //     gotdata  //     .   //   . fetch &lt;= (sync[1] &amp;&amp; !sync[0]) ? 1'</span></span>b1 : <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end end always @(posedge clk, negedge nreset) begin if(!nreset) begin //      div4 &lt;= 2'</span></span>d0; s &lt;= <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d10; gotdata &lt;= 1'</span></span>b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //          sendstart = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; //        canfetch = wr; if(div4 == 2'</span></span>d0) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">case</span></span>(s) <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d0: begin //       sendstart = 1'</span></span>b1; //  ,     canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end 4'</span></span>d9: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    tx &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b1; end 4'</span></span>d10: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //  idle,    <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">default</span></span>: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    ,     tx &lt;= d[<span class="hljs-number"><span class="hljs-number">0</span></span>]; //     d &lt;= { <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0, d[7:1] }; //  ,     canfetch = 1'</span></span>b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> endcase <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    div4 &lt;= div4 - <span class="hljs-number"><span class="hljs-number">2</span></span><span class="hljs-string"><span class="hljs-string">'d1; if(s &lt; 4'</span></span>d9) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //     <span class="hljs-number"><span class="hljs-number">9</span></span>    ! canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end end if(canfetch) begin //   ,     d &lt;= txdata; //      gotdata &lt;= 1'</span></span>b1; <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(idle <span class="hljs-comment"><span class="hljs-comment">/*s == 4'd10*/</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //  idle -      sendstart = <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b1; end else begin //         s &lt;= 4'</span></span>d0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(gotdata) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    ,    gotdata &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-string"><span class="hljs-string">'b0; end if(sendstart) begin //        tx &lt;= 1'</span></span>b0; //     s &lt;= <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d1; //    div4 &lt;= 2'</span></span>d3; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(div4 == <span class="hljs-number"><span class="hljs-number">2</span></span><span class="hljs-string"><span class="hljs-string">'d0) begin if(s &lt; 4'</span></span>d10) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //      s &lt;= s + <span class="hljs-number"><span class="hljs-number">4</span></span><span class="hljs-string"><span class="hljs-string">'d1; //    div4 &lt;= 2'</span></span>d3; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> endmodule</code> </pre><br></div></div><br>  Die obige Senderimplementierung verursachte eine hitzige Diskussion in den Kommentaren.  Infolgedessen schienen sich alle einig zu sein, dass dies m√∂glich war, aber vorsichtig.  Zu Ihrer eigenen Sicherheit wurde das Modul unter Ber√ºcksichtigung aller genannten Richtlinien neu geschrieben.  Meiner Meinung nach ist es aus Sicht der menschlichen Wahrnehmung des implementierten Algorithmus nicht viel komplizierter als das vorherige. <br><br><div class="spoiler">  <b class="spoiler_title">Sendermodul (Verilog, ideologisch korrekt)</b> <div class="spoiler_text"><pre> <code class="hljs julia">// //   UART // // : // clk -     <span class="hljs-number"><span class="hljs-number">4</span></span>    ,    // rdclk -   txdata, write, fetch.  ..  clk // txdata -   ,   write/fetch // write -      (<span class="hljs-number"><span class="hljs-number">1</span></span>=) // fetch -      (<span class="hljs-number"><span class="hljs-number">1</span></span>=) // tx -   UART // idle -    (<span class="hljs-number"><span class="hljs-number">1</span></span>=,  ) // //  FIFO    dcfifo_component.lpm_showahead = <span class="hljs-string"><span class="hljs-string">"ON"</span></span> <span class="hljs-keyword"><span class="hljs-keyword">module</span></span> uart_tx( nreset, //   (,   <span class="hljs-number"><span class="hljs-number">0</span></span>) clk, //   UART, ..        UART rdclk, //       txdata, //       write, //      (  <span class="hljs-number"><span class="hljs-number">1</span></span>) idle, //     (  <span class="hljs-number"><span class="hljs-number">1</span></span>) fetch, //     ,  rdclk tx); //   UART input wire nreset; //   (,   <span class="hljs-number"><span class="hljs-number">0</span></span>) input wire clk; //  UART input wire rdclk; input wire[<span class="hljs-number"><span class="hljs-number">7</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] txdata; input wire write; output wire idle; output fetch; output tx; //    reg tx = <span class="hljs-number"><span class="hljs-number">1</span></span>'b1; reg fetch = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; //    <span class="hljs-number"><span class="hljs-number">4</span></span> reg[<span class="hljs-number"><span class="hljs-number">1</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] div4 = <span class="hljs-number"><span class="hljs-number">2</span></span>'d0; //  : reg[<span class="hljs-number"><span class="hljs-number">3</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] s = <span class="hljs-number"><span class="hljs-number">4</span></span>'d10; //    assign idle = (s == <span class="hljs-number"><span class="hljs-number">4</span></span>'d10); //    reg[<span class="hljs-number"><span class="hljs-number">7</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] d; //        reg sendstart; //        reg canfetch; //     ,  clk reg gotdata = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; //   clock domains reg[<span class="hljs-number"><span class="hljs-number">2</span></span>:<span class="hljs-number"><span class="hljs-number">0</span></span>] sync = <span class="hljs-number"><span class="hljs-number">3</span></span>'b000; //   rdclk  write reg wr = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; //    getdata==<span class="hljs-number"><span class="hljs-number">1</span></span>       //      nextdata    //  gotdata==<span class="hljs-number"><span class="hljs-number">1.</span></span>  ,      //  . //  gotdata     getdata. always @(posedge rdclk, negedge nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(!nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> wr &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; sync &lt;= <span class="hljs-number"><span class="hljs-number">3</span></span>'b000; //      fetch &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //   write wr &lt;= write; //        sync &lt;= { gotdata, sync[<span class="hljs-number"><span class="hljs-number">2</span></span>:<span class="hljs-number"><span class="hljs-number">1</span></span>] }; //     gotdata  //     .   //   . fetch &lt;= (sync[<span class="hljs-number"><span class="hljs-number">1</span></span>] &amp;&amp; !sync[<span class="hljs-number"><span class="hljs-number">0</span></span>]) ? <span class="hljs-number"><span class="hljs-number">1</span></span>'b1 : <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> //   (?)      always //      sendstart  canfetch always @(*) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //          sendstart = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //        canfetch = wr; <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(div4 == <span class="hljs-number"><span class="hljs-number">2</span></span>'d0) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> case(s) <span class="hljs-number"><span class="hljs-number">4</span></span>'d0: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //       sendstart = <span class="hljs-number"><span class="hljs-number">1</span></span>'b1; //  ,     canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-number"><span class="hljs-number">4</span></span>'d9: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-number"><span class="hljs-number">4</span></span>'d10: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //  idle,    <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> default: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //     //  ,     canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> endcase <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(s &lt; <span class="hljs-number"><span class="hljs-number">4</span></span>'d9) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //     <span class="hljs-number"><span class="hljs-number">9</span></span>    ! canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(canfetch &amp;&amp; idle) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //  idle -      sendstart = <span class="hljs-number"><span class="hljs-number">1</span></span>'b1; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    reset      canfetch = <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> always @(posedge clk, negedge nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(!nreset) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //      div4 &lt;= <span class="hljs-number"><span class="hljs-number">2</span></span>'d0; s &lt;= <span class="hljs-number"><span class="hljs-number">4</span></span>'d10; gotdata &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(div4 == <span class="hljs-number"><span class="hljs-number">2</span></span>'d0) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> case(s) <span class="hljs-number"><span class="hljs-number">4</span></span>'d0: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    sendstart       <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-number"><span class="hljs-number">4</span></span>'d9: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    tx &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b1; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-number"><span class="hljs-number">4</span></span>'d10: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //  idle,    <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> default: <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    ,     tx &lt;= d[<span class="hljs-number"><span class="hljs-number">0</span></span>]; //     d &lt;= { <span class="hljs-number"><span class="hljs-number">1</span></span>'b0, d[<span class="hljs-number"><span class="hljs-number">7</span></span>:<span class="hljs-number"><span class="hljs-number">1</span></span>] }; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> endcase <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //    div4 &lt;= div4 - <span class="hljs-number"><span class="hljs-number">2</span></span>'d1; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(canfetch) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //   ,     d &lt;= txdata; //      gotdata &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b1; <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(!idle /*s == <span class="hljs-number"><span class="hljs-number">4</span></span>'d10*/) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //         s &lt;= <span class="hljs-number"><span class="hljs-number">4</span></span>'d0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //     ,    gotdata &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(sendstart) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //        tx &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span>'b0; //     s &lt;= <span class="hljs-number"><span class="hljs-number">4</span></span>'d1; //    div4 &lt;= <span class="hljs-number"><span class="hljs-number">2</span></span>'d3; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> <span class="hljs-keyword"><span class="hljs-keyword">if</span></span>((div4 == <span class="hljs-number"><span class="hljs-number">2</span></span>'d0) &amp;&amp; (s &lt; <span class="hljs-number"><span class="hljs-number">4</span></span>'d10)) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> //      s &lt;= s + <span class="hljs-number"><span class="hljs-number">4</span></span>'d1; //    div4 &lt;= <span class="hljs-number"><span class="hljs-number">2</span></span>'d3; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> endmodule</code> </pre><br></div></div><br><br><a name="MAIN"></a>  Um den Empf√§nger und den Sender zu testen, wurde das Hauptmodul auf das Knie geschrieben.  Ich bitte Sie, nicht darauf zu schw√∂ren, ich kenne die Entwurfsfehler (externes asynchrones Signal-Reset, fehlendes FIFO-Reset usw.).  F√ºr die √úberpr√ºfung der Funktionalit√§t sind sie jedoch nicht von Bedeutung. <br><br>  Meine Demo-Karte wird von einer 50-MHz-Signalquelle getaktet.  Daher habe ich im Hauptmodul PLL verwendet, an dessen Ausgang C0 ich eine Frequenz f√ºr die Arbeit mit UART (1,8432 MHz, tats√§chlich 1,843198 MHz) und zum Spa√ü eine Frequenz von 300 MHz (Ausgang c1 PLL) gebildet habe, um die Simulation der Informationsverarbeitungsschaltung zu takten. <br><br><div class="spoiler">  <b class="spoiler_title">Hauptmodul (Verilog)</b> <div class="spoiler_text"><pre> <code class="hljs ruby">/<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ ..      UART    UART, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       FPGA,    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    FIFO IP CORE  DCFIFO. /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/NB! /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    SDC-    ! /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     (    if , /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   ). module uart( input wire clk50mhz, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   50Mhz input wire nreset, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    input wire rx, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART output wire tx, /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   UART output wire overflow ); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   1.8432Mhz ( 1.843198Mhz) wire clk_1843200; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/   1.2288Mhz ( 1.228799Mhz) /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/wire clk_1228800; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    300Mhz,  PLL wire clk300mhz; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/     UART uart_pll pll50mhz(.inclk0(clk50mhz), .c0(clk_1843200) /</span></span>*, .c1(clk_122880<span class="hljs-number"><span class="hljs-number">0</span></span>)*<span class="hljs-regexp"><span class="hljs-regexp">/, .c1(clk300mhz)); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  UART 38400 /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/  (1843200/</span></span><span class="hljs-number"><span class="hljs-number">38400</span></span>)/<span class="hljs-number"><span class="hljs-number">4</span></span> = <span class="hljs-number"><span class="hljs-number">12</span></span> (<span class="hljs-string"><span class="hljs-string">'b1100). //  UART 57600 //  (1843200/57600)/4 = 8 //  UART 115200 //  (1843200/115200)/4 = 4 //  UART 230400 //  (1843200/230400)/4 = 2 //  UART 460800 //  (1843200/460800)/4 = 1 (..    !) //    UART wire uart_baud4; //     //   .data    1   .  //   uart_baud4    .clock/ //     uart_baud4     .clock uart_osc uart_osc_1(.clock(clk_1843200), .data(5'</span></span>d2/*<span class="hljs-number"><span class="hljs-number">5</span></span><span class="hljs-string"><span class="hljs-string">'d4*//*5'</span></span>d12*<span class="hljs-regexp"><span class="hljs-regexp">/-5'd1), .sload(uart_baud4), .cout(uart_baud4)); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/wire uart_baud4 = clk_1843200; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/      wire rxf; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/       mfilter mfilter_rx(.clk(clk50mhz /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/), .in(rx), .out(rxf)); /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/wire rxf = rx; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    wire[7:0] rxdata; wire rxready; wire error; uart_rx uart_rx_1(.nreset(nreset), .clk(uart_baud4), .rx(rxf), .rdclk(clk300mhz /</span></span>*clk50mhz*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/), .rxdata(rxdata), .ready(rxready), .error(error)); wire[7:0] txdata; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ ,   ,   wire txnone; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/ ,       wire fetch; wire full; /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    uart_baud4 /</span></span><span class="hljs-regexp"><span class="hljs-regexp">/    clk50mhz uart_fifo_rx uart_fifo_rx_1(.data(rxdata), .rdclk(clk300mhz /</span></span>*clk50mhz*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*uart_baud4*<span class="hljs-regexp"><span class="hljs-regexp">/), .rdreq(fetch), .wrclk(clk300mhz /</span></span>*clk50mhz*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*uart_baud4*<span class="hljs-regexp"><span class="hljs-regexp">/), .wrreq(rxready), .rdempty(txnone), .q(txdata), .wrfull(full)); assign overflow = ~error; uart_tx uart_tx_1(.nreset(nreset), .clk(uart_baud4), .rdclk(clk300mhz /</span></span>*clk50mhz*<span class="hljs-regexp"><span class="hljs-regexp">/ /</span></span>*clk_184320<span class="hljs-number"><span class="hljs-number">0</span></span>*<span class="hljs-regexp"><span class="hljs-regexp">/), .txdata(txdata), .write(~txnone), .fetch(fetch), .tx(tx)); endmodule</span></span></code> </pre><br></div></div><br>  Zum Testen wurde der Testcom-Verkehrsgenerator von Zelax verwendet.  Leider weigerte sich mein USB / UART-Adapter, mit Geschwindigkeiten √ºber 230400 BPS zu arbeiten, sodass alle Tests mit dieser Geschwindigkeit durchgef√ºhrt wurden. <br><br><div class="spoiler">  <b class="spoiler_title">Testergebnis mit Filterung des Eingangssignals RX mit dem Majority-Element</b> <div class="spoiler_text"><img src="https://habrastorage.org/webt/8z/yn/zn/8zynznsrzdnaatteubdqtlc4yqc.png" alt="RX-Vorfiltertest"><br>  Signal Tippen Sie auf Signalstatus <br><img src="https://habrastorage.org/webt/nz/56/1v/nz561vbxuhk1c-b0w119edi4ife.png" alt="UART-Empf√§ngersignale ohne Fehler"><br></div></div><br><div class="spoiler">  <b class="spoiler_title">Und hier wurde das Mehrheitselement vom Eingang entfernt.</b> <div class="spoiler_text">  Aber was, wie k√∂nnte ich sonst beliebige Fehler simulieren, wenn ich das schnelle Synchronisationsschema √ºberpr√ºfe? <br><img src="https://habrastorage.org/webt/tg/6o/ev/tg6oev_uqqud58n-runl_-uwrzi.png" alt="Testen ohne Vorfilterung des Empfangsignals"><br>  Signal Tippen Sie auf Signalstatus <br><img src="https://habrastorage.org/webt/bi/px/oq/bipxoq985gohzd5jg3uimqq86wa.png" alt="Signale nach der empfehlersynchronisation nach fehlerhaften"><br></div></div><br><h4>  <u>Hinweis</u> </h4><br>  Entschuldigung, ich habe keine Quartus-Kurse besucht und es gab niemanden, der Fragen stellte.  Was ich √ºber mich selbst gestolpert bin und wor√ºber ich andere Start-FPGAs warne: Stellen Sie sicher, dass Sie im Projekt eine SDC-Datei erstellen und die darin enthaltenen Taktfrequenzen beschreiben.  Ja, das Projekt wird ohne es erstellt, obwohl m√∂glicherweise Warnungen angezeigt werden, wenn der Synthesizer die Timing-Eigenschaften der Uhr nicht bestimmen konnte.  Zuerst habe ich sie ignoriert, bis ich einen halben Tag get√∂tet habe, um das Problem zu ermitteln, warum in meinem Empf√§ngermodul der Code ausgef√ºhrt wurde <br><br><pre> <code class="hljs vhdl"><span class="hljs-keyword"><span class="hljs-keyword">if</span></span>(rx == <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-symbol"><span class="hljs-symbol">'b0</span></span>) <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span> busy &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-symbol"><span class="hljs-symbol">'b1</span></span>; d &lt;= <span class="hljs-number"><span class="hljs-number">10</span></span><span class="hljs-symbol"><span class="hljs-symbol">'b1111111111</span></span>; cnt &lt;= <span class="hljs-number"><span class="hljs-number">2</span></span><span class="hljs-symbol"><span class="hljs-symbol">'d0</span></span>; idle &lt;= <span class="hljs-number"><span class="hljs-number">1</span></span><span class="hljs-symbol"><span class="hljs-symbol">'b0</span></span>; <span class="hljs-keyword"><span class="hljs-keyword">end</span></span> <span class="hljs-keyword"><span class="hljs-keyword">else</span></span> <span class="hljs-keyword"><span class="hljs-keyword">begin</span></span></code> </pre><br>  Besetzt- und Leerlaufsignale wurden korrekt eingestellt, aber der Inhalt des Registers d √§nderte sich manchmal nicht. <br><br><div class="spoiler">  <b class="spoiler_title">Anhang: DEZA-Datei f√ºr das Projekt</b> <div class="spoiler_text"><pre> <code class="hljs pgsql">set_time_format -unit ns -decimal_places <span class="hljs-number"><span class="hljs-number">3</span></span> #   <span class="hljs-number"><span class="hljs-number">50</span></span>Mhz, (<span class="hljs-number"><span class="hljs-number">50</span></span>/<span class="hljs-number"><span class="hljs-number">50</span></span> duty <span class="hljs-keyword"><span class="hljs-keyword">cycle</span></span>) create_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> {clk50mhz} -period <span class="hljs-number"><span class="hljs-number">20.000</span></span> -waveform { <span class="hljs-number"><span class="hljs-number">0.000</span></span> <span class="hljs-number"><span class="hljs-number">10.000</span></span> } ############################################################################## Now that we have created the custom clocks which will be base clocks,# derive_pll_clock <span class="hljs-keyword"><span class="hljs-keyword">is</span></span> used <span class="hljs-keyword"><span class="hljs-keyword">to</span></span> calculate <span class="hljs-keyword"><span class="hljs-keyword">all</span></span> remaining clocks <span class="hljs-keyword"><span class="hljs-keyword">for</span></span> PLLs derive_pll_clocks -create_base_clocks derive_clock_uncertainty #   PLL    ? # altpll_component.clk0_divide_by = <span class="hljs-number"><span class="hljs-number">15625</span></span>, # altpll_component.clk0_duty_cycle = <span class="hljs-number"><span class="hljs-number">50</span></span>, # altpll_component.clk0_multiply_by = <span class="hljs-number"><span class="hljs-number">576</span></span>, # altpll_component.clk0_phase_shift = "0", #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> clk_1843200 -source [get_ports {clk50mhz}] -divide_by <span class="hljs-number"><span class="hljs-number">15625</span></span> -multiply_by <span class="hljs-number"><span class="hljs-number">576</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">50</span></span> -phase <span class="hljs-number"><span class="hljs-number">0</span></span> -<span class="hljs-keyword"><span class="hljs-keyword">offset</span></span> <span class="hljs-number"><span class="hljs-number">0</span></span> #  baudrate=<span class="hljs-number"><span class="hljs-number">38400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">25</span></span>% #create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">12</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">230400</span></span> #     <span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span> , .. duty=(<span class="hljs-number"><span class="hljs-number">1</span></span>/<span class="hljs-number"><span class="hljs-number">4</span></span>)*<span class="hljs-number"><span class="hljs-number">100</span></span>=<span class="hljs-number"><span class="hljs-number">50</span></span>% create_generated_clock -<span class="hljs-type"><span class="hljs-type">name</span></span> uart_baud4 -source [get_nets {pll50mhz|altpll_component|auto_generated|wire_pll1_clk[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] -divide_by <span class="hljs-number"><span class="hljs-number">2</span></span> -duty_cycle <span class="hljs-number"><span class="hljs-number">25</span></span> [get_nets {uart_osc_1|LPM_COUNTER_component|auto_generated|counter_reg_bit[<span class="hljs-number"><span class="hljs-number">0</span></span>]}] #  baudrate=<span class="hljs-number"><span class="hljs-number">460800</span></span> #   <span class="hljs-number"><span class="hljs-number">1</span></span>,    PLL,      .</code> </pre><br></div></div><br>  <i>Vielen Dank an alle, die Kommentare zu dem Artikel geschrieben haben!</i>  <i>Von diesen habe ich viele n√ºtzliche, wenn auch manchmal etwas widerspr√ºchliche Informationen gesammelt.</i>  <i>Meiner Meinung nach ist ihr Wert viel gr√∂√üer als die Implementierung des oben beschriebenen Algorithmus.</i>  <i>Und zweifellos werden sie f√ºr diejenigen n√ºtzlich sein, die es auch wagen, in die Welt der FPGAs einzusteigen.</i> <br><br>  Liste der externen Links <br><br><ol><li><a name="UART"></a>  <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=de&amp;u=">Universeller asynchroner Transceiver (Wikipedia)</a> </li><li><a name="FILTER"></a>  <a href="https://translate.googleusercontent.com/translate_c?depth=1&amp;rurl=translate.google.com&amp;sl=ru&amp;sp=nmt4&amp;tl=de&amp;u=">Mehrheitselement (Wikipedia)</a> </li></ol></div></div><p>Source: <a rel="nofollow" href="https://habr.com/ru/post/de427011/">https://habr.com/ru/post/de427011/</a></p>
<section class="more-articles-navigation-panel js-more-articles-navigation-panel">
<h4>More articles:</h4>
<nav class="list-of-articles-container js-list-of-articles-container"><ul class="list-of-pages js-list-of-pages">
<li><a href="../de426997/index.html">So erstellen Sie benutzerdefinierte Formen mit MaterialShapeDrawable</a></li>
<li><a href="../de426999/index.html">Den Trends folgen oder sich in Richtung RxJava und LiveData bewegen</a></li>
<li><a href="../de427003/index.html">Hexagon-Karten in Unity: Nebel des Krieges, Kartenforschung, prozedurale Generierung</a></li>
<li><a href="../de427005/index.html">KI-Entwickler - der Beruf der Million√§re?</a></li>
<li><a href="../de427009/index.html">"Gehen" eines Elektrons: Manipulationen mit einer Ladung innerhalb der Struktur unges√§ttigter Bindungen</a></li>
<li><a href="../de427013/index.html">Von Angesicht zu Angesicht NeoQUEST-2018: Denken Sie daran, wie es war</a></li>
<li><a href="../de427015/index.html">Warum ben√∂tigen kommerzielle intelligente Rechenzentren intelligente PDUs?</a></li>
<li><a href="../de427017/index.html">Wie ernst ist Tim Berners-Lees Plan, das Web zu dezentralisieren?</a></li>
<li><a href="../de427019/index.html">Data Halloween - eine Konferenz √ºber die M√∂glichkeiten von Data Science f√ºr Unternehmen</a></li>
<li><a href="../de427021/index.html">Chrome 70 unterst√ºtzt [Funktionsliste] und AV1 - warum ist die Codec-Unterst√ºtzung so wichtig?</a></li>
</ul></nav>
</section><br />
<a href="../../allArticles.html"><strong>All Articles</strong></a>
<script src="../../js/main.js"></script>

<!-- Yandex.Metrika counter -->
<script type="text/javascript" >
  (function (d, w, c) {
      (w[c] = w[c] || []).push(function() {
          try {
              w.yaCounter57283870 = new Ya.Metrika({
                  id:57283870,
                  clickmap:true,
                  trackLinks:true,
                  accurateTrackBounce:true,
                  webvisor:true
              });
          } catch(e) { }
      });

      var n = d.getElementsByTagName("script")[0],
          s = d.createElement("script"),
          f = function () { n.parentNode.insertBefore(s, n); };
      s.type = "text/javascript";
      s.async = true;
      s.src = "https://mc.yandex.ru/metrika/watch.js";

      if (w.opera == "[object Opera]") {
          d.addEventListener("DOMContentLoaded", f, false);
      } else { f(); }
  })(document, window, "yandex_metrika_callbacks");
</script>
<noscript><div><img src="https://mc.yandex.ru/watch/57283870" style="position:absolute; left:-9999px;" alt="" /></div></noscript>

<!-- Google Analytics -->
  <script>
    window.ga = function () { ga.q.push(arguments) }; ga.q = []; ga.l = +new Date;
    ga('create', 'UA-134228602-6', 'auto'); ga('send', 'pageview')
  </script>
  <script src="https://www.google-analytics.com/analytics.js" async defer></script>

</section>

<footer class="page-footer">
  <div class="page-footer-legal-info-container page-footer-element">
    <p>
      Weekly-Geekly ES | <span class="page-footer-legal-info-year js-page-footer-legal-info-year">2019</span>
    </p>
  </div>
  <div class="page-footer-counters-container page-footer-element">
    <a class="page-footer-counter-clustrmap" href='#'  title='Visit tracker'><img src='https://clustrmaps.com/map_v2.png?cl=698e5a&w=271&t=t&d=9uU9J9pq8z7k8xEBHYSfs6DenIBAHs3vLIHcPIJW9d0&co=3a3a3a&ct=ffffff'/></a>
  </div>
</footer>
  
</body>

</html>