{
    "wires": [
        "IOI_ODELAY0_LD",
        "IOI_LOGIC_OUTS22_0",
        "IOI_NE4C3_0",
        "IOI_NW4END0_0",
        "IOI_IMUX4_0",
        "IOI_EL1BEG1_0",
        "IOI_IMUX7_0",
        "IOI_LH11_0",
        "IOI_OCLKM_0",
        "IOI_IMUX5_0",
        "IOI_IDELAY0_CNTVALUEIN1",
        "IOI_IMUX9_0",
        "IOI_IMUX41_0",
        "IOI_OLOGIC0_TBYTEOUT",
        "IOI_EE2A3_0",
        "IOI_OLOGIC0_D8",
        "IOI_LOGIC_OUTS12_0",
        "IOI_OLOGIC0_CLKDIV",
        "IOI_BYP5_0",
        "IOI_WW4C0_0",
        "IOI_IMUX13_0",
        "IOI_ODELAY0_CNTVALUEIN1",
        "RIOI_ILOGIC0_D",
        "IOI_OLOGIC0_T2",
        "IOI_WL1END3_0",
        "IOI_ILOGIC0_REV",
        "IOI_EE4B0_0",
        "IOI_LOGIC_OUTS1_0",
        "IOI_SW4END0_0",
        "RIOI_PU_INT_EN_1",
        "IOI_OLOGIC0_CLKDIVB",
        "IOI_SE4BEG0_0",
        "IOI_NW4A0_0",
        "IOI_PHASER_TO_IO_ICLK",
        "IOI_IDELAY0_CNTVALUEIN4",
        "IOI_LOGIC_OUTS16_0",
        "IOI_LH5_0",
        "IOI_OLOGIC0_D7",
        "IOI_IDELAY0_CNTVALUEIN0",
        "IOI_EE4A3_0",
        "IOI_LOGIC_OUTS4_0",
        "IOI_IMUX31_0",
        "IOI_IMUX36_0",
        "RIOI_IBUF_DISABLE0",
        "IOI_LOGIC_OUTS19_0",
        "IOI_ILOGIC0_Q6",
        "IOI_IDELAY0_CNTVALUEIN3",
        "IOI_ODELAY0_LDPIPEEN",
        "IOI_ILOGIC0_SR",
        "IOI_IMUX18_0",
        "IOI_OLOGIC0_D2",
        "IOI_OLOGIC0_TCE",
        "RIOI_ODELAY0_ODATAIN",
        "IOI_IMUX43_0",
        "IOI_CLK1_0",
        "IOI_EE2A1_0",
        "IOI_LH3_0",
        "IOI_ILOGIC0_Q4",
        "IOI_ER1BEG1_0",
        "IOI_IMUX30_0",
        "IOI_LOGIC_OUTS23_0",
        "IOI_BYP2_0",
        "IOI_EE4A2_0",
        "IOI_IMUX3_0",
        "IOI_IMUX42_0",
        "IOI_ILOGIC0_Q3",
        "IOI_NW4END1_0",
        "IOI_NE4BEG1_0",
        "IOI_ODELAY0_CNTVALUEOUT0",
        "IOI_CTRL1_0",
        "IOI_OLOGIC0_CLK",
        "IOI_SW4A3_0",
        "IOI_IMUX1_0",
        "RIOI_OSOUT10",
        "IOI_WW4END3_0",
        "IOI_WR1END1_0",
        "IOI_IDELAY0_CNTVALUEOUT2",
        "IOI_EE4C0_0",
        "IOI_SE2A3_0",
        "IOI_NW2A1_0",
        "IOI_ILOGIC0_OCLKB",
        "IOI_SW4END2_0",
        "RIOI_O0",
        "IOI_NE4BEG0_0",
        "IOI_LH4_0",
        "IOI_IMUX32_0",
        "IOI_SING_LEAF_GCLK0",
        "IOI_SW4END3_0",
        "IOI_IDELAY0_REGRST",
        "RIOI_ILOGIC0_TFB",
        "IOI_IMUX46_0",
        "IOI_SING_LEAF_GCLK1",
        "IOI_ER1BEG2_0",
        "IOI_ILOGIC0_Q1",
        "IOI_WW2END1_0",
        "RIOI_ISOUT10",
        "IOI_SE4C3_0",
        "IOI_ILOGIC0_BITSLIP",
        "IOI_OLOGIC0_T3",
        "IOI_BYP6_0",
        "IOI_OLOGIC0_IOCLKGLITCH",
        "IOI_IMUX25_0",
        "IOI_FAN1_0",
        "IOI_IMUX37_0",
        "RIOI_ODELAY0_OFDLY2",
        "IOI_FAN5_0",
        "IOI_PHASER_TO_IO_OCLK",
        "IOI_IDELAY0_CNTVALUEOUT0",
        "IOI_LOGIC_OUTS0_0",
        "IOI_SING_RCLK_FORIO1",
        "IOI_ODELAY0_CNTVALUEIN2",
        "IOI_ILOGIC0_DYNCLKDIVSEL",
        "IOI_ER1BEG3_0",
        "IOI_OLOGIC0_D6",
        "IOI_NW4END2_0",
        "IOI_OLOGIC0_D4",
        "RIOI_I0",
        "IOI_WW4A0_0",
        "IOI_IMUX20_0",
        "IOI_IMUX23_0",
        "IOI_LOGIC_OUTS6_0",
        "IOI_SW4END1_0",
        "IOI_FAN3_0",
        "RIOI_T0",
        "RIOI_ISOUT20",
        "IOI_ILOGIC0_O",
        "IOI_OLOGIC0_OCE",
        "IOI_LOGIC_OUTS9_0",
        "IOI_SING_LEAF_GCLK3",
        "IOI_BYP3_0",
        "RIOI_OLOGIC0_OQ",
        "IOI_IMUX22_0",
        "IOI_WW4B1_0",
        "IOI_ODELAY0_CNTVALUEOUT3",
        "IOI_EE4C2_0",
        "IOI_IMUX24_0",
        "IOI_EE4B1_0",
        "IOI_ODELAY0_CLKIN",
        "IOI_WR1END3_0",
        "IOI_ODELAY0_CNTVALUEIN0",
        "IOI_ODELAY0_CNTVALUEIN4",
        "IOI_IDELAY0_CNTVALUEIN2",
        "IOI_SING_IOCLK3",
        "IOI_OLOGIC0_D3",
        "IOI_FAN7_0",
        "IOI_WW4C3_0",
        "IOI_IMUX12_0",
        "IOI_SE2A1_0",
        "IOI_LH6_0",
        "IOI_WW4END2_0",
        "IOI_EE4A1_0",
        "IOI_IMUX0_0",
        "IOI_FAN2_0",
        "IOI_ODELAY0_REGRST",
        "IOI_SE4BEG1_0",
        "IOI_IMUX28_0",
        "IOI_WW4A2_0",
        "IOI_ODELAY0_CE",
        "RIOI_OSIN10",
        "IOI_LOGIC_OUTS2_0",
        "IOI_LOGIC_OUTS10_0",
        "IOI_WL1END0_0",
        "IOI_WW4B2_0",
        "IOI_SING_LEAF_GCLK5",
        "IOI_WW2A0_0",
        "IOI_IMUX47_0",
        "IOI_ILOGIC0_Q7",
        "IOI_SE2A0_0",
        "IOI_NW4A3_0",
        "IOI_NW2A2_0",
        "RIOI_DCI_T_TERM0",
        "IOI_NW4A1_0",
        "IOI_IDELAY0_LD",
        "IOI_FAN6_0",
        "IOI_IDELAY0_CNTVALUEOUT3",
        "RIOI_OLOGIC0_TFB_LOCAL",
        "IOI_ODELAY0_CNTVALUEOUT4",
        "IOI_ILOGIC0_OCLK",
        "IOI_ILOGIC0_DYNCLKDIVPSEL",
        "IOI_LH12_0",
        "IOI_LH9_0",
        "IOI_WW4END1_0",
        "IOI_ODELAY0_CNTVALUEIN3",
        "IOI_LOGIC_OUTS18_0",
        "IOI_EE4BEG0_0",
        "IOI_WW2END2_0",
        "IOI_WL1END1_0",
        "IOI_IMUX14_0",
        "IOI_ILOGIC0_CLK",
        "IOI_SING_TBYTEIN",
        "IOI_WW4B0_0",
        "IOI_OLOGIC0_CLKB",
        "IOI_EL1BEG3_0",
        "IOI_OLOGIC0_T1",
        "RIOI_IDELAY0_DATAOUT",
        "IOI_WW2A1_0",
        "IOI_WW2END0_0",
        "IOI_EE2BEG3_0",
        "IOI_PHASER_TO_IO_OCLKDIV",
        "RIOI_ODELAY0_OFDLY0",
        "IOI_IMUX33_0",
        "IOI_LH8_0",
        "RIOI3_IDELAY0_IFDLY2",
        "RIOI3_IDELAY0_IFDLY1",
        "IOI_BLOCK_OUTS3_0",
        "IOI_IMUX38_0",
        "IOI_SE4C1_0",
        "IOI_LOGIC_OUTS14_0",
        "IOI_ODELAY0_INC",
        "RIOI_ISIN20",
        "IOI_CLK0_0",
        "RIOI_ODELAY0_DATAOUT",
        "IOI_IDELAY0_DATAIN",
        "IOI_LH10_0",
        "IOI_IDELAY0_CNTVALUEOUT4",
        "IOI_WW2A2_0",
        "IOI_IMUX2_0",
        "IOI_IDELAY0_CNTVALUEOUT1",
        "IOI_BYP1_0",
        "IOI_EE4BEG1_0",
        "IOI_EE4C1_0",
        "IOI_ODELAY0_CNTVALUEOUT2",
        "IOI_WW2END3_0",
        "RIOI_ISIN10",
        "IOI_ODELAY0_C",
        "IOI_OLOGIC0_TBYTEIN",
        "IOI_EE2A0_0",
        "IOI_LOGIC_OUTS15_0",
        "IOI_IMUX6_0",
        "IOI_LH1_0",
        "IOI_OLOGIC0_CLKDIVFB",
        "IOI_NE2A0_0",
        "IOI_WW4END0_0",
        "IOI_NW4A2_0",
        "IOI_SE4C2_0",
        "IOI_SW2A0_0",
        "IOI_NE4BEG3_0",
        "RIOI_OSOUT20",
        "IOI_WR1END2_0",
        "IOI_OCLK_0",
        "IOI_LOGIC_OUTS3_0",
        "IOI_NE2A3_0",
        "IOI_BYP4_0",
        "IOI_IDELAY0_C",
        "IOI_IMUX17_0",
        "IOI_WW4B3_0",
        "IOI_EE2BEG1_0",
        "IOI_BYP0_0",
        "IOI_IMUX29_0",
        "IOI_WW4C1_0",
        "IOI_ODELAY0_CINVCTRL",
        "IOI_LOGIC_OUTS11_0",
        "IOI_EE4A0_0",
        "IOI_NE4C2_0",
        "RIOI3_IDELAY0_IFDLY0",
        "IOI_NE2A1_0",
        "IOI_SE2A2_0",
        "IOI_LOGIC_OUTS13_0",
        "IOI_IMUX15_0",
        "RIOI_ODELAY0_OFDLY1",
        "RIOI_OLOGIC0_OFB",
        "IOI_SE4C0_0",
        "IOI_EE2BEG0_0",
        "IOI_SW2A1_0",
        "IOI_NW4END3_0",
        "IOI_SW4A1_0",
        "IOI_WW4A1_0",
        "IOI_IMUX8_0",
        "IOI_IDELAY0_CE",
        "IOI_PHASER_TO_IO_OCLK1X_90",
        "IOI_IMUX21_0",
        "IOI_ILOGIC0_Q8",
        "IOI_LOGIC_OUTS5_0",
        "IOI_SE4BEG3_0",
        "IOI_SING_IOCLK1",
        "IOI_NE2A2_0",
        "IOI_IMUX11_0",
        "IOI_SING_LEAF_GCLK4",
        "IOI_EE2BEG2_0",
        "IOI_LOGIC_OUTS7_0",
        "IOI_SW4A0_0",
        "IOI_ER1BEG0_0",
        "IOI_NW2A3_0",
        "IOI_IMUX16_0",
        "IOI_EL1BEG0_0",
        "IOI_LOGIC_OUTS21_0",
        "IOI_OLOGIC0_T4",
        "IOI_BLOCK_OUTS2_0",
        "IOI_ILOGIC0_CE2",
        "IOI_IDELAY0_CINVCTRL",
        "RIOI_PD_INT_EN_1",
        "IOI_IMUX45_0",
        "IOI_FAN0_0",
        "IOI_LOGIC_OUTS8_0",
        "IOI_EE4B2_0",
        "IOI_CTRL0_0",
        "IOI_LH2_0",
        "RIOI_OLOGIC0_TQ",
        "IOI_IMUX10_0",
        "IOI_ILOGIC0_Q2",
        "IOI_WW4C2_0",
        "IOI_EE4B3_0",
        "IOI_NE4C0_0",
        "IOI_ILOGIC0_Q5",
        "IOI_ILOGIC0_CLKDIV",
        "IOI_NE4C1_0",
        "IOI_PHASER_TO_IO_ICLKDIV",
        "IOI_SING_RCLK_FORIO0",
        "RIOI_ILOGIC0_DDLY",
        "IOI_SE4BEG2_0",
        "IOI_IMUX39_0",
        "IOI_SW4A2_0",
        "IOI_ILOGIC0_CLKB",
        "IOI_LOGIC_OUTS17_0",
        "IOI_IMUX26_0",
        "IOI_OLOGIC0_D5",
        "IOI_OLOGIC0_D1",
        "IOI_ODELAY0_CNTVALUEOUT1",
        "RIOI_IDELAY0_IDATAIN",
        "IOI_EL1BEG2_0",
        "IOI_EE4BEG2_0",
        "IOI_SING_RCLK_FORIO2",
        "IOI_SW2A3_0",
        "RIOI_IBUF0",
        "IOI_EE4C3_0",
        "IOI_BYP7_0",
        "RIOI_OSIN20",
        "IOI_ILOGIC0_CLKDIVP",
        "IOI_SING_IOCLK0",
        "RIOI_ILOGIC0_OFB",
        "IOI_WR1END0_0",
        "RIOI_OLOGIC0_CLKDIVF",
        "RIOI_KEEPER_INT_EN_1",
        "IOI_IMUX40_0",
        "IOI_IMUX19_0",
        "IOI_SING_IOCLK2",
        "IOI_IMUX27_0",
        "IOI_ILOGIC0_DYNCLKSEL",
        "IOI_BLOCK_OUTS1_0",
        "IOI_SING_LEAF_GCLK2",
        "IOI_IDELAY0_LDPIPEEN",
        "IOI_FAN4_0",
        "IOI_IMUX35_0",
        "IOI_BLOCK_OUTS0_0",
        "IOI_WL1END2_0",
        "IOI_NW2A0_0",
        "IOI_LOGIC_OUTS20_0",
        "IOI_IDELAY0_INC",
        "IOI_IMUX44_0",
        "IOI_ILOGIC0_CE1",
        "IOI_OLOGIC0_SR",
        "IOI_NE4BEG2_0",
        "IOI_IMUX34_0",
        "IOI_EE4BEG3_0",
        "IOI_SW2A2_0",
        "IOI_LH7_0",
        "IOI_EE2A2_0",
        "IOI_WW4A3_0",
        "IOI_SING_RCLK_FORIO3",
        "IOI_WW2A3_0",
        "RIOI_OLOGIC0_TFB",
        "IOI_OLOGIC0_REV"
    ],
    "pips": {
        "RIOI3_SING.IOI_PHASER_TO_IO_ICLK->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_PHASER_TO_IO_ICLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_IMUX10_0->IOI_ILOGIC0_DYNCLKDIVPSEL": {
            "src_wire": "IOI_IMUX10_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_DYNCLKDIVPSEL"
        },
        "RIOI3_SING.IOI_IDELAY0_CNTVALUEOUT0->IOI_LOGIC_OUTS20_0": {
            "src_wire": "IOI_IDELAY0_CNTVALUEOUT0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS20_0"
        },
        "RIOI3_SING.IOI_SING_TBYTEIN->>IOI_OLOGIC0_TBYTEIN": {
            "src_wire": "IOI_SING_TBYTEIN",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_TBYTEIN"
        },
        "RIOI3_SING.IOI_IMUX41_0->IOI_IDELAY0_CNTVALUEIN0": {
            "src_wire": "IOI_IMUX41_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_CNTVALUEIN0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK5->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_LEAF_GCLK5",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO3->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_RCLK_FORIO3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.RIOI_OLOGIC0_OQ->>RIOI_OLOGIC0_OFB": {
            "src_wire": "RIOI_OLOGIC0_OQ",
            "is_directional": "1",
            "is_pseudo": "1",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_OFB"
        },
        "RIOI3_SING.IOI_IMUX8_0->>IOI_OLOGIC0_CLKDIVB": {
            "src_wire": "IOI_IMUX8_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVB"
        },
        "RIOI3_SING.IOI_IMUX29_0->IOI_OLOGIC0_OCE": {
            "src_wire": "IOI_IMUX29_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_OCE"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK2->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_LEAF_GCLK2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_OCLK_0->IOI_ILOGIC0_OCLK": {
            "src_wire": "IOI_OCLK_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_OCLK"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO1->>IOI_OLOGIC0_CLKDIVFB": {
            "src_wire": "IOI_SING_RCLK_FORIO1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVFB"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO0->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_RCLK_FORIO0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.RIOI_IBUF0->RIOI_I0": {
            "src_wire": "RIOI_IBUF0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_I0"
        },
        "RIOI3_SING.RIOI_IDELAY0_DATAOUT->RIOI_ILOGIC0_DDLY": {
            "src_wire": "RIOI_IDELAY0_DATAOUT",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_ILOGIC0_DDLY"
        },
        "RIOI3_SING.IOI_SING_IOCLK0->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_IOCLK0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_OCLKM_0->IOI_ILOGIC0_OCLKB": {
            "src_wire": "IOI_OCLKM_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_OCLKB"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK5->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_LEAF_GCLK5",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO2->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_RCLK_FORIO2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.RIOI_OLOGIC0_TFB_LOCAL->IOI_LOGIC_OUTS2_0": {
            "src_wire": "RIOI_OLOGIC0_TFB_LOCAL",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS2_0"
        },
        "RIOI3_SING.RIOI_OLOGIC0_TQ->>RIOI_OLOGIC0_TFB": {
            "src_wire": "RIOI_OLOGIC0_TQ",
            "is_directional": "1",
            "is_pseudo": "1",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_TFB"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO2->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_RCLK_FORIO2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_PHASER_TO_IO_OCLK->>IOI_OCLKM_0": {
            "src_wire": "IOI_PHASER_TO_IO_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO3->>IOI_OLOGIC0_CLKDIV": {
            "src_wire": "IOI_SING_RCLK_FORIO3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_ILOGIC0_Q3->IOI_LOGIC_OUTS9_0": {
            "src_wire": "IOI_ILOGIC0_Q3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS9_0"
        },
        "RIOI3_SING.IOI_IMUX47_0->IOI_OLOGIC0_D8": {
            "src_wire": "IOI_IMUX47_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_D8"
        },
        "RIOI3_SING.IOI_ILOGIC0_Q2->IOI_LOGIC_OUTS23_0": {
            "src_wire": "IOI_ILOGIC0_Q2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS23_0"
        },
        "RIOI3_SING.RIOI_OLOGIC0_TFB->RIOI_OLOGIC0_TFB_LOCAL": {
            "src_wire": "RIOI_OLOGIC0_TFB",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_TFB_LOCAL"
        },
        "RIOI3_SING.IOI_PHASER_TO_IO_OCLKDIV->>IOI_OLOGIC0_CLKDIV": {
            "src_wire": "IOI_PHASER_TO_IO_OCLKDIV",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO1->>IOI_OLOGIC0_CLKDIV": {
            "src_wire": "IOI_SING_RCLK_FORIO1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_SING_IOCLK1->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_IOCLK1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK2->>IOI_OLOGIC0_CLKDIVB": {
            "src_wire": "IOI_SING_LEAF_GCLK2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVB"
        },
        "RIOI3_SING.RIOI_ILOGIC0_DDLY->>IOI_ILOGIC0_O": {
            "src_wire": "RIOI_ILOGIC0_DDLY",
            "is_directional": "1",
            "is_pseudo": "1",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_O"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK2->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_LEAF_GCLK2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK0->>IOI_OLOGIC0_CLKDIVFB": {
            "src_wire": "IOI_SING_LEAF_GCLK0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVFB"
        },
        "RIOI3_SING.IOI_IMUX37_0->IOI_ILOGIC0_DYNCLKSEL": {
            "src_wire": "IOI_IMUX37_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_DYNCLKSEL"
        },
        "RIOI3_SING.IOI_OCLKM_0->IOI_OLOGIC0_CLKB": {
            "src_wire": "IOI_OCLKM_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_IMUX8_0->IOI_OLOGIC0_CLKDIVFB": {
            "src_wire": "IOI_IMUX8_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVFB"
        },
        "RIOI3_SING.IOI_IMUX31_0->>IOI_OCLK_0": {
            "src_wire": "IOI_IMUX31_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_IMUX30_0->IOI_IDELAY0_LD": {
            "src_wire": "IOI_IMUX30_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_LD"
        },
        "RIOI3_SING.IOI_FAN4_0->RIOI3_IDELAY0_IFDLY0": {
            "src_wire": "IOI_FAN4_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI3_IDELAY0_IFDLY0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK3->>RIOI_OLOGIC0_CLKDIVF": {
            "src_wire": "IOI_SING_LEAF_GCLK3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_CLKDIVF"
        },
        "RIOI3_SING.IOI_OCLK_0->IOI_ILOGIC0_OCLKB": {
            "src_wire": "IOI_OCLK_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_OCLKB"
        },
        "RIOI3_SING.IOI_IMUX25_0->IOI_IDELAY0_DATAIN": {
            "src_wire": "IOI_IMUX25_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_DATAIN"
        },
        "RIOI3_SING.IOI_ILOGIC0_Q1->IOI_LOGIC_OUTS0_0": {
            "src_wire": "IOI_ILOGIC0_Q1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS0_0"
        },
        "RIOI3_SING.IOI_SING_IOCLK3->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_IOCLK3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK2->>IOI_OLOGIC0_CLKDIVFB": {
            "src_wire": "IOI_SING_LEAF_GCLK2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVFB"
        },
        "RIOI3_SING.IOI_OLOGIC0_IOCLKGLITCH->IOI_LOGIC_OUTS5_0": {
            "src_wire": "IOI_OLOGIC0_IOCLKGLITCH",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS5_0"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO3->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_RCLK_FORIO3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_PHASER_TO_IO_OCLK1X_90->>IOI_OCLK_0": {
            "src_wire": "IOI_PHASER_TO_IO_OCLK1X_90",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_IMUX36_0->IOI_IDELAY0_CNTVALUEIN1": {
            "src_wire": "IOI_IMUX36_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_CNTVALUEIN1"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK2->>RIOI_OLOGIC0_CLKDIVF": {
            "src_wire": "IOI_SING_LEAF_GCLK2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_CLKDIVF"
        },
        "RIOI3_SING.IOI_OLOGIC0_D1->>RIOI_OLOGIC0_OFB": {
            "src_wire": "IOI_OLOGIC0_D1",
            "is_directional": "1",
            "is_pseudo": "1",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_OFB"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO2->>IOI_OLOGIC0_CLKDIV": {
            "src_wire": "IOI_SING_RCLK_FORIO2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_SING_IOCLK3->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_IOCLK3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.RIOI_OLOGIC0_TQ->>RIOI_T0": {
            "src_wire": "RIOI_OLOGIC0_TQ",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_T0"
        },
        "RIOI3_SING.IOI_IMUX5_0->IOI_ILOGIC0_CE1": {
            "src_wire": "IOI_IMUX5_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CE1"
        },
        "RIOI3_SING.IOI_ILOGIC0_O->>IOI_LOGIC_OUTS18_0": {
            "src_wire": "IOI_ILOGIC0_O",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS18_0"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO2->>RIOI_OLOGIC0_CLKDIVF": {
            "src_wire": "IOI_SING_RCLK_FORIO2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_CLKDIVF"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK5->>IOI_OLOGIC0_CLKDIV": {
            "src_wire": "IOI_SING_LEAF_GCLK5",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_PHASER_TO_IO_OCLK->>IOI_OCLK_0": {
            "src_wire": "IOI_PHASER_TO_IO_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_IMUX38_0->IOI_IDELAY0_CNTVALUEIN3": {
            "src_wire": "IOI_IMUX38_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_CNTVALUEIN3"
        },
        "RIOI3_SING.IOI_IMUX0_0->IOI_ILOGIC0_BITSLIP": {
            "src_wire": "IOI_IMUX0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_BITSLIP"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO1->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_RCLK_FORIO1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK1->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_LEAF_GCLK1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_IMUX46_0->IOI_OLOGIC0_D7": {
            "src_wire": "IOI_IMUX46_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_D7"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK0->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_LEAF_GCLK0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO2->>IOI_OLOGIC0_CLKDIVFB": {
            "src_wire": "IOI_SING_RCLK_FORIO2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVFB"
        },
        "RIOI3_SING.IOI_PHASER_TO_IO_OCLK->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_PHASER_TO_IO_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_IMUX13_0->IOI_OLOGIC0_T3": {
            "src_wire": "IOI_IMUX13_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_T3"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO2->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_RCLK_FORIO2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_CLK0_0->IOI_ILOGIC0_CLKDIVP": {
            "src_wire": "IOI_CLK0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKDIVP"
        },
        "RIOI3_SING.IOI_IMUX32_0->IOI_IDELAY0_CE": {
            "src_wire": "IOI_IMUX32_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_CE"
        },
        "RIOI3_SING.RIOI_ILOGIC0_D->>IOI_ILOGIC0_O": {
            "src_wire": "RIOI_ILOGIC0_D",
            "is_directional": "1",
            "is_pseudo": "1",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_O"
        },
        "RIOI3_SING.IOI_ILOGIC0_Q7->IOI_LOGIC_OUTS7_0": {
            "src_wire": "IOI_ILOGIC0_Q7",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS7_0"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO0->>IOI_OLOGIC0_CLKDIVFB": {
            "src_wire": "IOI_SING_RCLK_FORIO0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVFB"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO0->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_RCLK_FORIO0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_OLOGIC0_T1->>RIOI_OLOGIC0_TQ": {
            "src_wire": "IOI_OLOGIC0_T1",
            "is_directional": "1",
            "is_pseudo": "1",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_TQ"
        },
        "RIOI3_SING.IOI_IMUX4_0->IOI_ILOGIC0_DYNCLKDIVSEL": {
            "src_wire": "IOI_IMUX4_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_DYNCLKDIVSEL"
        },
        "RIOI3_SING.IOI_SING_IOCLK2->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_IOCLK2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO3->>IOI_OLOGIC0_CLKDIVB": {
            "src_wire": "IOI_SING_RCLK_FORIO3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVB"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK3->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_LEAF_GCLK3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK0->>IOI_OLOGIC0_CLKDIVB": {
            "src_wire": "IOI_SING_LEAF_GCLK0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVB"
        },
        "RIOI3_SING.IOI_PHASER_TO_IO_OCLK->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_PHASER_TO_IO_OCLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK3->>IOI_OLOGIC0_CLKDIV": {
            "src_wire": "IOI_SING_LEAF_GCLK3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_IMUX26_0->IOI_IDELAY0_INC": {
            "src_wire": "IOI_IMUX26_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_INC"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK4->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_LEAF_GCLK4",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_IDELAY0_CNTVALUEOUT1->IOI_LOGIC_OUTS1_0": {
            "src_wire": "IOI_IDELAY0_CNTVALUEOUT1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS1_0"
        },
        "RIOI3_SING.IOI_IMUX31_0->>IOI_OCLKM_0": {
            "src_wire": "IOI_IMUX31_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO3->>IOI_OLOGIC0_CLKDIVFB": {
            "src_wire": "IOI_SING_RCLK_FORIO3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVFB"
        },
        "RIOI3_SING.IOI_IMUX40_0->IOI_OLOGIC0_D2": {
            "src_wire": "IOI_IMUX40_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_D2"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK2->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_LEAF_GCLK2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK4->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_LEAF_GCLK4",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK4->>IOI_OLOGIC0_CLKDIV": {
            "src_wire": "IOI_SING_LEAF_GCLK4",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_SING_IOCLK1->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_IOCLK1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK0->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_LEAF_GCLK0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_SING_IOCLK2->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_IOCLK2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_IMUX45_0->IOI_OLOGIC0_D6": {
            "src_wire": "IOI_IMUX45_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_D6"
        },
        "RIOI3_SING.RIOI_IDELAY0_IDATAIN->>RIOI_IDELAY0_DATAOUT": {
            "src_wire": "RIOI_IDELAY0_IDATAIN",
            "is_directional": "1",
            "is_pseudo": "1",
            "can_invert": "0",
            "dst_wire": "RIOI_IDELAY0_DATAOUT"
        },
        "RIOI3_SING.IOI_IMUX15_0->IOI_OLOGIC0_T1": {
            "src_wire": "IOI_IMUX15_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_T1"
        },
        "RIOI3_SING.RIOI_I0->RIOI_IDELAY0_IDATAIN": {
            "src_wire": "RIOI_I0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_IDELAY0_IDATAIN"
        },
        "RIOI3_SING.IOI_IMUX33_0->IOI_IDELAY0_LDPIPEEN": {
            "src_wire": "IOI_IMUX33_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_LDPIPEEN"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK1->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_LEAF_GCLK1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK0->>RIOI_OLOGIC0_CLKDIVF": {
            "src_wire": "IOI_SING_LEAF_GCLK0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_CLKDIVF"
        },
        "RIOI3_SING.IOI_ILOGIC0_Q4->IOI_LOGIC_OUTS10_0": {
            "src_wire": "IOI_ILOGIC0_Q4",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS10_0"
        },
        "RIOI3_SING.IOI_IDELAY0_CNTVALUEOUT4->IOI_LOGIC_OUTS11_0": {
            "src_wire": "IOI_IDELAY0_CNTVALUEOUT4",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS11_0"
        },
        "RIOI3_SING.IOI_OLOGIC0_T1->>RIOI_OLOGIC0_TFB": {
            "src_wire": "IOI_OLOGIC0_T1",
            "is_directional": "1",
            "is_pseudo": "1",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_TFB"
        },
        "RIOI3_SING.IOI_PHASER_TO_IO_ICLKDIV->>IOI_ILOGIC0_CLKDIVP": {
            "src_wire": "IOI_PHASER_TO_IO_ICLKDIV",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKDIVP"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK1->>IOI_OLOGIC0_CLKDIVFB": {
            "src_wire": "IOI_SING_LEAF_GCLK1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVFB"
        },
        "RIOI3_SING.IOI_IMUX35_0->IOI_IDELAY0_CNTVALUEIN2": {
            "src_wire": "IOI_IMUX35_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_CNTVALUEIN2"
        },
        "RIOI3_SING.IOI_OLOGIC0_D1->>RIOI_OLOGIC0_OQ": {
            "src_wire": "IOI_OLOGIC0_D1",
            "is_directional": "1",
            "is_pseudo": "1",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_OQ"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK1->>IOI_OLOGIC0_CLKDIVB": {
            "src_wire": "IOI_SING_LEAF_GCLK1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVB"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO0->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_RCLK_FORIO0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK5->>RIOI_OLOGIC0_CLKDIVF": {
            "src_wire": "IOI_SING_LEAF_GCLK5",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_CLKDIVF"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO1->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_RCLK_FORIO1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO0->>RIOI_OLOGIC0_CLKDIVF": {
            "src_wire": "IOI_SING_RCLK_FORIO0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_CLKDIVF"
        },
        "RIOI3_SING.IOI_BYP7_0->RIOI3_IDELAY0_IFDLY2": {
            "src_wire": "IOI_BYP7_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI3_IDELAY0_IFDLY2"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO2->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_RCLK_FORIO2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.RIOI_OLOGIC0_TFB_LOCAL->RIOI_ILOGIC0_TFB": {
            "src_wire": "RIOI_OLOGIC0_TFB_LOCAL",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_ILOGIC0_TFB"
        },
        "RIOI3_SING.IOI_IMUX8_0->RIOI_OLOGIC0_CLKDIVF": {
            "src_wire": "IOI_IMUX8_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_CLKDIVF"
        },
        "RIOI3_SING.IOI_SING_IOCLK3->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_IOCLK3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_IMUX6_0->RIOI_DCI_T_TERM0": {
            "src_wire": "IOI_IMUX6_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_DCI_T_TERM0"
        },
        "RIOI3_SING.RIOI_OLOGIC0_OQ->>RIOI_O0": {
            "src_wire": "RIOI_OLOGIC0_OQ",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_O0"
        },
        "RIOI3_SING.IOI_CLK0_0->IOI_ILOGIC0_CLKDIV": {
            "src_wire": "IOI_CLK0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_IMUX20_0->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_IMUX20_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO2->>IOI_OLOGIC0_CLKDIVB": {
            "src_wire": "IOI_SING_RCLK_FORIO2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVB"
        },
        "RIOI3_SING.IOI_IMUX22_0->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_IMUX22_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_ILOGIC0_Q6->IOI_LOGIC_OUTS3_0": {
            "src_wire": "IOI_ILOGIC0_Q6",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS3_0"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO0->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_RCLK_FORIO0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_ILOGIC0_Q5->IOI_LOGIC_OUTS14_0": {
            "src_wire": "IOI_ILOGIC0_Q5",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS14_0"
        },
        "RIOI3_SING.IOI_OCLK_0->IOI_OLOGIC0_CLKB": {
            "src_wire": "IOI_OCLK_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK4->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_LEAF_GCLK4",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK3->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_LEAF_GCLK3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_IMUX12_0->IOI_IDELAY0_REGRST": {
            "src_wire": "IOI_IMUX12_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_REGRST"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK5->>IOI_OLOGIC0_CLKDIVB": {
            "src_wire": "IOI_SING_LEAF_GCLK5",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVB"
        },
        "RIOI3_SING.IOI_CLK1_0->IOI_IDELAY0_C": {
            "src_wire": "IOI_CLK1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_C"
        },
        "RIOI3_SING.IOI_IMUX39_0->IOI_IDELAY0_CNTVALUEIN4": {
            "src_wire": "IOI_IMUX39_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_CNTVALUEIN4"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK1->>IOI_OLOGIC0_CLKDIV": {
            "src_wire": "IOI_SING_LEAF_GCLK1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_CTRL0_0->IOI_OLOGIC0_SR": {
            "src_wire": "IOI_CTRL0_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_SR"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK3->>IOI_OLOGIC0_CLKDIVB": {
            "src_wire": "IOI_SING_LEAF_GCLK3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVB"
        },
        "RIOI3_SING.IOI_PHASER_TO_IO_ICLK->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_PHASER_TO_IO_ICLK",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK1->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_LEAF_GCLK1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_IDELAY0_CNTVALUEOUT3->IOI_LOGIC_OUTS15_0": {
            "src_wire": "IOI_IDELAY0_CNTVALUEOUT3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS15_0"
        },
        "RIOI3_SING.IOI_SING_IOCLK1->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_IOCLK1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_IMUX22_0->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_IMUX22_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_IMUX9_0->RIOI_IBUF_DISABLE0": {
            "src_wire": "IOI_IMUX9_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_IBUF_DISABLE0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK1->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_LEAF_GCLK1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK0->>IOI_OLOGIC0_CLKDIV": {
            "src_wire": "IOI_SING_LEAF_GCLK0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_IMUX20_0->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_IMUX20_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_IMUX1_0->IOI_OLOGIC0_TCE": {
            "src_wire": "IOI_IMUX1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_TCE"
        },
        "RIOI3_SING.IOI_FAN5_0->RIOI3_IDELAY0_IFDLY1": {
            "src_wire": "IOI_FAN5_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI3_IDELAY0_IFDLY1"
        },
        "RIOI3_SING.IOI_CTRL1_0->IOI_ILOGIC0_SR": {
            "src_wire": "IOI_CTRL1_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_SR"
        },
        "RIOI3_SING.IOI_IMUX7_0->IOI_OLOGIC0_T2": {
            "src_wire": "IOI_IMUX7_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_T2"
        },
        "RIOI3_SING.IOI_IMUX43_0->IOI_OLOGIC0_D5": {
            "src_wire": "IOI_IMUX43_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_D5"
        },
        "RIOI3_SING.IOI_IMUX21_0->IOI_OLOGIC0_T4": {
            "src_wire": "IOI_IMUX21_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_T4"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO1->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_RCLK_FORIO1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_IMUX44_0->IOI_OLOGIC0_D3": {
            "src_wire": "IOI_IMUX44_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_D3"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK5->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_LEAF_GCLK5",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_SING_IOCLK0->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_IOCLK0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_OCLK_0->IOI_OLOGIC0_CLK": {
            "src_wire": "IOI_OCLK_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLK"
        },
        "RIOI3_SING.IOI_IMUX14_0->IOI_ILOGIC0_CE2": {
            "src_wire": "IOI_IMUX14_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CE2"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK5->>IOI_OLOGIC0_CLKDIVFB": {
            "src_wire": "IOI_SING_LEAF_GCLK5",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVFB"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK4->>RIOI_OLOGIC0_CLKDIVF": {
            "src_wire": "IOI_SING_LEAF_GCLK4",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_CLKDIVF"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO1->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_RCLK_FORIO1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO1->>RIOI_OLOGIC0_CLKDIVF": {
            "src_wire": "IOI_SING_RCLK_FORIO1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_CLKDIVF"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK2->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_LEAF_GCLK2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK4->>IOI_OLOGIC0_CLKDIVFB": {
            "src_wire": "IOI_SING_LEAF_GCLK4",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVFB"
        },
        "RIOI3_SING.IOI_ILOGIC0_Q8->IOI_LOGIC_OUTS8_0": {
            "src_wire": "IOI_ILOGIC0_Q8",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS8_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK3->>IOI_OLOGIC0_CLKDIVFB": {
            "src_wire": "IOI_SING_LEAF_GCLK3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVFB"
        },
        "RIOI3_SING.IOI_PHASER_TO_IO_OCLKDIV->>IOI_OLOGIC0_CLKDIVB": {
            "src_wire": "IOI_PHASER_TO_IO_OCLKDIV",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVB"
        },
        "RIOI3_SING.IOI_SING_IOCLK1->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_IOCLK1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_SING_IOCLK0->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_IOCLK0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_SING_IOCLK0->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_IOCLK0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK5->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_LEAF_GCLK5",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK4->>IOI_OLOGIC0_CLKDIVB": {
            "src_wire": "IOI_SING_LEAF_GCLK4",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVB"
        },
        "RIOI3_SING.IOI_SING_IOCLK3->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_IOCLK3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO0->>IOI_OLOGIC0_CLKDIV": {
            "src_wire": "IOI_SING_RCLK_FORIO0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_SING_IOCLK2->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_IOCLK2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.RIOI_OLOGIC0_OFB->RIOI_ILOGIC0_OFB": {
            "src_wire": "RIOI_OLOGIC0_OFB",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_ILOGIC0_OFB"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO1->>IOI_OLOGIC0_CLKDIVB": {
            "src_wire": "IOI_SING_RCLK_FORIO1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVB"
        },
        "RIOI3_SING.IOI_IMUX42_0->IOI_OLOGIC0_D4": {
            "src_wire": "IOI_IMUX42_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_D4"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK3->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_LEAF_GCLK3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO3->>IOI_ILOGIC0_CLKB": {
            "src_wire": "IOI_SING_RCLK_FORIO3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLKB"
        },
        "RIOI3_SING.IOI_SING_IOCLK2->>IOI_OCLKM_0": {
            "src_wire": "IOI_SING_IOCLK2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLKM_0"
        },
        "RIOI3_SING.RIOI_I0->RIOI_ILOGIC0_D": {
            "src_wire": "RIOI_I0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_ILOGIC0_D"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK4->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_LEAF_GCLK4",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_IDELAY0_CNTVALUEOUT2->IOI_LOGIC_OUTS19_0": {
            "src_wire": "IOI_IDELAY0_CNTVALUEOUT2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_LOGIC_OUTS19_0"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO0->>IOI_OLOGIC0_CLKDIVB": {
            "src_wire": "IOI_SING_RCLK_FORIO0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIVB"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO3->>RIOI_OLOGIC0_CLKDIVF": {
            "src_wire": "IOI_SING_RCLK_FORIO3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_CLKDIVF"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK2->>IOI_OLOGIC0_CLKDIV": {
            "src_wire": "IOI_SING_LEAF_GCLK2",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_IMUX8_0->>IOI_OLOGIC0_CLKDIV": {
            "src_wire": "IOI_IMUX8_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_CLKDIV"
        },
        "RIOI3_SING.IOI_SING_RCLK_FORIO3->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_RCLK_FORIO3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK3->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_LEAF_GCLK3",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK0->>IOI_OCLK_0": {
            "src_wire": "IOI_SING_LEAF_GCLK0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OCLK_0"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK0->>IOI_ILOGIC0_CLK": {
            "src_wire": "IOI_SING_LEAF_GCLK0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_ILOGIC0_CLK"
        },
        "RIOI3_SING.IOI_SING_LEAF_GCLK1->>RIOI_OLOGIC0_CLKDIVF": {
            "src_wire": "IOI_SING_LEAF_GCLK1",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "RIOI_OLOGIC0_CLKDIVF"
        },
        "RIOI3_SING.IOI_BYP6_0->IOI_IDELAY0_CINVCTRL": {
            "src_wire": "IOI_BYP6_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_IDELAY0_CINVCTRL"
        },
        "RIOI3_SING.IOI_IMUX34_0->IOI_OLOGIC0_D1": {
            "src_wire": "IOI_IMUX34_0",
            "is_directional": "1",
            "is_pseudo": "0",
            "can_invert": "0",
            "dst_wire": "IOI_OLOGIC0_D1"
        }
    },
    "tile_type": "RIOI3_SING",
    "sites": [
        {
            "type": "OLOGICE3",
            "name": "X0Y0",
            "site_pins": {
                "T1": "IOI_OLOGIC0_T1",
                "D5": "IOI_OLOGIC0_D5",
                "D6": "IOI_OLOGIC0_D6",
                "SHIFTOUT1": "RIOI_OSOUT10",
                "OCE": "IOI_OLOGIC0_OCE",
                "CLK": "IOI_OLOGIC0_CLK",
                "CLKDIVB": "IOI_OLOGIC0_CLKDIVB",
                "OFB": "RIOI_OLOGIC0_OFB",
                "T2": "IOI_OLOGIC0_T2",
                "REV": null,
                "IOCLKGLITCH": "IOI_OLOGIC0_IOCLKGLITCH",
                "T4": "IOI_OLOGIC0_T4",
                "CLKDIVFB": "IOI_OLOGIC0_CLKDIVFB",
                "SHIFTIN1": null,
                "TBYTEOUT": "IOI_OLOGIC0_TBYTEOUT",
                "OQ": "RIOI_OLOGIC0_OQ",
                "SHIFTOUT2": "RIOI_OSOUT20",
                "TCE": "IOI_OLOGIC0_TCE",
                "D2": "IOI_OLOGIC0_D2",
                "TFB": "RIOI_OLOGIC0_TFB",
                "T3": "IOI_OLOGIC0_T3",
                "CLKDIVF": "RIOI_OLOGIC0_CLKDIVF",
                "CLKB": "IOI_OLOGIC0_CLKB",
                "D7": "IOI_OLOGIC0_D7",
                "D1": "IOI_OLOGIC0_D1",
                "CLKDIV": "IOI_OLOGIC0_CLKDIV",
                "TQ": "RIOI_OLOGIC0_TQ",
                "D4": "IOI_OLOGIC0_D4",
                "D3": "IOI_OLOGIC0_D3",
                "SHIFTIN2": null,
                "D8": "IOI_OLOGIC0_D8",
                "SR": "IOI_OLOGIC0_SR",
                "TBYTEIN": "IOI_OLOGIC0_TBYTEIN"
            },
            "y_coord": 0,
            "x_coord": 0,
            "prefix": "OLOGIC"
        },
        {
            "type": "ILOGICE3",
            "name": "X0Y0",
            "site_pins": {
                "BITSLIP": "IOI_ILOGIC0_BITSLIP",
                "DDLY": "RIOI_ILOGIC0_DDLY",
                "DYNCLKDIVSEL": "IOI_ILOGIC0_DYNCLKDIVSEL",
                "SHIFTOUT2": "RIOI_ISOUT20",
                "O": "IOI_ILOGIC0_O",
                "TFB": "RIOI_ILOGIC0_TFB",
                "SHIFTOUT1": "RIOI_ISOUT10",
                "OCLK": "IOI_ILOGIC0_OCLK",
                "CLK": "IOI_ILOGIC0_CLK",
                "OCLKB": "IOI_ILOGIC0_OCLKB",
                "CLKB": "IOI_ILOGIC0_CLKB",
                "CLKDIVP": "IOI_ILOGIC0_CLKDIVP",
                "OFB": "RIOI_ILOGIC0_OFB",
                "DYNCLKSEL": "IOI_ILOGIC0_DYNCLKSEL",
                "Q1": "IOI_ILOGIC0_Q1",
                "Q2": "IOI_ILOGIC0_Q2",
                "REV": null,
                "Q3": "IOI_ILOGIC0_Q3",
                "CLKDIV": "IOI_ILOGIC0_CLKDIV",
                "Q5": "IOI_ILOGIC0_Q5",
                "SR": "IOI_ILOGIC0_SR",
                "SHIFTIN2": null,
                "Q8": "IOI_ILOGIC0_Q8",
                "CE1": "IOI_ILOGIC0_CE1",
                "Q4": "IOI_ILOGIC0_Q4",
                "DYNCLKDIVPSEL": "IOI_ILOGIC0_DYNCLKDIVPSEL",
                "Q7": "IOI_ILOGIC0_Q7",
                "D": "RIOI_ILOGIC0_D",
                "Q6": "IOI_ILOGIC0_Q6",
                "SHIFTIN1": null,
                "CE2": "IOI_ILOGIC0_CE2"
            },
            "y_coord": 0,
            "x_coord": 0,
            "prefix": "ILOGIC"
        },
        {
            "type": "IDELAYE2",
            "name": "X0Y0",
            "site_pins": {
                "C": "IOI_IDELAY0_C",
                "CE": "IOI_IDELAY0_CE",
                "LD": "IOI_IDELAY0_LD",
                "CNTVALUEOUT4": "IOI_IDELAY0_CNTVALUEOUT4",
                "IDATAIN": "RIOI_IDELAY0_IDATAIN",
                "CNTVALUEIN3": "IOI_IDELAY0_CNTVALUEIN3",
                "CNTVALUEIN2": "IOI_IDELAY0_CNTVALUEIN2",
                "INC": "IOI_IDELAY0_INC",
                "IFDLY1": "RIOI3_IDELAY0_IFDLY1",
                "CNTVALUEIN1": "IOI_IDELAY0_CNTVALUEIN1",
                "CINVCTRL": "IOI_IDELAY0_CINVCTRL",
                "CNTVALUEOUT3": "IOI_IDELAY0_CNTVALUEOUT3",
                "DATAIN": "IOI_IDELAY0_DATAIN",
                "LDPIPEEN": "IOI_IDELAY0_LDPIPEEN",
                "DATAOUT": "RIOI_IDELAY0_DATAOUT",
                "CNTVALUEOUT0": "IOI_IDELAY0_CNTVALUEOUT0",
                "CNTVALUEOUT2": "IOI_IDELAY0_CNTVALUEOUT2",
                "IFDLY2": "RIOI3_IDELAY0_IFDLY2",
                "IFDLY0": "RIOI3_IDELAY0_IFDLY0",
                "CNTVALUEIN0": "IOI_IDELAY0_CNTVALUEIN0",
                "REGRST": "IOI_IDELAY0_REGRST",
                "CNTVALUEIN4": "IOI_IDELAY0_CNTVALUEIN4",
                "CNTVALUEOUT1": "IOI_IDELAY0_CNTVALUEOUT1"
            },
            "y_coord": 0,
            "x_coord": 0,
            "prefix": "IDELAY"
        }
    ]
}
