V 51
K 94601483690 dpm32x64
Y 1
D 0 0 160 180
Z 10
i 11
U 0 -20 10 0 3 0 ACCEL=VCS
U 0 -10 10 0 3 0 VERILOG=DPM32X64
U 1 -10 10 0 2 0 PINORDER=ADDRA[5:0] DINA[31:0] WEA CLKA ADDRB[5:0] CLKB DOUTA[3
+ 1:0] DOUTB[31:0]
U 1 -40 10 0 2 0 LEVEL=XILINX
U 80 160 20 0 6 3 @NAME=DPM32X64
P 2 0 110 20 110 0 2 0
A 0 110 10 0 8 0 PINTYPE=IN
A 0 110 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 110 10 0 2 0 1 0 DINA[31:0]
P 3 0 85 20 85 0 2 0
A 0 85 10 0 8 0 PINTYPE=IN
A 0 85 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 85 10 0 2 0 1 0 WEA
P 5 0 35 20 35 0 2 0
A 0 35 10 0 8 0 PINTYPE=IN
A 0 35 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 35 10 0 2 0 1 0 ADDRB[5:0]
P 6 0 10 20 10 0 2 0
A 0 10 10 0 8 0 PINTYPE=IN
A 0 10 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 10 10 0 2 0 1 0 CLKB
P 7 160 120 140 120 0 3 0
A 160 120 10 0 2 0 PINTYPE=OUT
A 160 120 10 0 2 0 VHDL_TYPE=STD_LOGIC_VECTOR
L 140 120 10 0 8 0 1 0 DOUTA[31:0]
P 8 160 60 140 60 0 3 0
A 160 60 10 0 2 0 PINTYPE=OUT
A 160 60 10 0 2 0 VHDL_TYPE=STD_LOGIC
L 140 60 10 0 8 0 1 0 DOUTB[31:0]
b 0 30 20 40
Q 11 1 0
b 140 55 160 65
Q 11 1 0
b 0 105 20 115
Q 11 1 0
b 20 0 140 160
P 1 0 140 20 140 0 2 0
A 0 140 10 0 8 0 PINTYPE=IN
A 0 140 10 0 8 0 VHDL_TYPE=STD_LOGIC_VECTOR
L 20 140 10 0 2 0 1 0 ADDRA[5:0]
b 140 115 160 125
Q 11 1 0
b 0 135 20 145
Q 11 1 0
P 4 0 65 20 65 0 2 0
A 0 65 10 0 8 0 PINTYPE=IN
A 0 65 10 0 8 0 VHDL_TYPE=STD_LOGIC
L 20 65 10 0 2 0 1 0 CLKA
E
