
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000849    0.996834 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012519    0.308843    1.380916    2.377750 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.308843    0.000082    2.377832 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007402    0.540164    0.434688    2.812520 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.540164    0.000170    2.812690 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003831    0.282586    0.264910    3.077600 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.282586    0.000040    3.077639 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.077639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000849    0.996834 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096834   clock uncertainty
                                  0.000000    1.096834   clock reconvergence pessimism
                                  0.201317    1.298152   library hold time
                                              1.298152   data required time
---------------------------------------------------------------------------------------------
                                              1.298152   data required time
                                             -3.077639   data arrival time
---------------------------------------------------------------------------------------------
                                              1.779487   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000376    0.567551 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423804    0.991355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000807    0.992162 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017146    0.372947    1.432341    2.424503 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.372947    0.000328    2.424831 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005722    0.526610    0.399242    2.824073 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.526610    0.000113    2.824186 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004355    0.331562    0.349718    3.173904 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.331562    0.000084    3.173988 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.173988   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000376    0.567551 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423804    0.991355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000807    0.992162 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092162   clock uncertainty
                                  0.000000    1.092162   clock reconvergence pessimism
                                  0.189292    1.281454   library hold time
                                              1.281454   data required time
---------------------------------------------------------------------------------------------
                                              1.281454   data required time
                                             -3.173988   data arrival time
---------------------------------------------------------------------------------------------
                                              1.892535   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000376    0.567551 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423804    0.991355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000832    0.992187 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018535    0.392515    1.448034    2.440221 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.392516    0.000548    2.440768 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005967    0.493561    0.419007    2.859775 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.493561    0.000125    2.859900 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003521    0.315953    0.326196    3.186096 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.315953    0.000035    3.186131 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.186131   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000376    0.567551 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423804    0.991355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000832    0.992187 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092187   clock uncertainty
                                  0.000000    1.092187   clock reconvergence pessimism
                                  0.192759    1.284945   library hold time
                                              1.284945   data required time
---------------------------------------------------------------------------------------------
                                              1.284945   data required time
                                             -3.186131   data arrival time
---------------------------------------------------------------------------------------------
                                              1.901186   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184346    0.000381    0.996366 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026065    0.501495    1.527578    2.523944 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.501495    0.000296    2.524240 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004740    0.488989    0.505470    3.029710 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.488989    0.000045    3.029755 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004034    0.282999    0.259955    3.289710 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.282999    0.000076    3.289786 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.289786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184346    0.000381    0.996366 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096366   clock uncertainty
                                  0.000000    1.096366   clock reconvergence pessimism
                                  0.201226    1.297592   library hold time
                                              1.297592   data required time
---------------------------------------------------------------------------------------------
                                              1.297592   data required time
                                             -3.289786   data arrival time
---------------------------------------------------------------------------------------------
                                              1.992194   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000824    0.996809 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.024629    0.480733    1.512908    2.509717 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.480733    0.000463    2.510180 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005334    0.505309    0.519142    3.029322 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.505309    0.000107    3.029428 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006357    0.328985    0.302330    3.331758 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.328985    0.000094    3.331852 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.331852   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000824    0.996809 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096809   clock uncertainty
                                  0.000000    1.096809   clock reconvergence pessimism
                                  0.191034    1.287843   library hold time
                                              1.287843   data required time
---------------------------------------------------------------------------------------------
                                              1.287843   data required time
                                             -3.331852   data arrival time
---------------------------------------------------------------------------------------------
                                              2.044009   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000838    0.996824 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.028598    0.913820    2.087531    3.084355 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.913820    0.000548    3.084903 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007463    0.394045    0.315397    3.400300 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.394045    0.000181    3.400481 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.400481   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000838    0.996824 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096824   clock uncertainty
                                  0.000000    1.096824   clock reconvergence pessimism
                                  0.176614    1.273438   library hold time
                                              1.273438   data required time
---------------------------------------------------------------------------------------------
                                              1.273438   data required time
                                             -3.400481   data arrival time
---------------------------------------------------------------------------------------------
                                              2.127043   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000376    0.567551 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423804    0.991355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000592    0.991947 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005400    0.332965    1.688954    2.680901 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.332965    0.000055    2.680955 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.013274    0.396000    0.334269    3.015224 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.396000    0.000344    3.015568 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.018742    0.650225    0.521424    3.536992 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.650225    0.000238    3.537230 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003816    0.283288    0.215762    3.752992 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.283288    0.000038    3.753030 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.753030   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000376    0.567551 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423804    0.991355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000777    0.992132 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092132   clock uncertainty
                                  0.000000    1.092132   clock reconvergence pessimism
                                  0.200015    1.292148   library hold time
                                              1.292148   data required time
---------------------------------------------------------------------------------------------
                                              1.292148   data required time
                                             -3.753030   data arrival time
---------------------------------------------------------------------------------------------
                                              2.460882   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001473    5.189804 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056209    0.829391    0.794080    5.983885 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.829391    0.000492    5.984377 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.984377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000376    0.567551 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423804    0.991355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000832    0.992187 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092187   clock uncertainty
                                  0.000000    1.092187   clock reconvergence pessimism
                                  0.706743    1.798930   library removal time
                                              1.798930   data required time
---------------------------------------------------------------------------------------------
                                              1.798930   data required time
                                             -5.984377   data arrival time
---------------------------------------------------------------------------------------------
                                              4.185448   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001473    5.189804 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056209    0.829391    0.794080    5.983885 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.829398    0.001366    5.985250 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.985250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000376    0.567551 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423804    0.991355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000592    0.991947 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.091947   clock uncertainty
                                  0.000000    1.091947   clock reconvergence pessimism
                                  0.706744    1.798690   library removal time
                                              1.798690   data required time
---------------------------------------------------------------------------------------------
                                              1.798690   data required time
                                             -5.985250   data arrival time
---------------------------------------------------------------------------------------------
                                              4.186560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001473    5.189804 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.056209    0.829391    0.794080    5.983885 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.829399    0.001398    5.985283 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.985283   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000376    0.567551 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423804    0.991355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000614    0.991969 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.091969   clock uncertainty
                                  0.000000    1.091969   clock reconvergence pessimism
                                  0.706744    1.798713   library removal time
                                              1.798713   data required time
---------------------------------------------------------------------------------------------
                                              1.798713   data required time
                                             -5.985283   data arrival time
---------------------------------------------------------------------------------------------
                                              4.186569   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722215    0.003234    6.116555 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000849    0.996834 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096834   clock uncertainty
                                  0.000000    1.096834   clock reconvergence pessimism
                                  0.696756    1.793590   library removal time
                                              1.793590   data required time
---------------------------------------------------------------------------------------------
                                              1.793590   data required time
                                             -6.116555   data arrival time
---------------------------------------------------------------------------------------------
                                              4.322965   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722219    0.003447    6.116768 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.001055    0.997040 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097040   clock uncertainty
                                  0.000000    1.097040   clock reconvergence pessimism
                                  0.696756    1.793797   library removal time
                                              1.793797   data required time
---------------------------------------------------------------------------------------------
                                              1.793797   data required time
                                             -6.116768   data arrival time
---------------------------------------------------------------------------------------------
                                              4.322971   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722220    0.003481    6.116801 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116801   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.001072    0.997057 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097057   clock uncertainty
                                  0.000000    1.097057   clock reconvergence pessimism
                                  0.696756    1.793813   library removal time
                                              1.793813   data required time
---------------------------------------------------------------------------------------------
                                              1.793813   data required time
                                             -6.116801   data arrival time
---------------------------------------------------------------------------------------------
                                              4.322988   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722207    0.002820    6.116140 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184346    0.000381    0.996366 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096366   clock uncertainty
                                  0.000000    1.096366   clock reconvergence pessimism
                                  0.696755    1.793121   library removal time
                                              1.793121   data required time
---------------------------------------------------------------------------------------------
                                              1.793121   data required time
                                             -6.116140   data arrival time
---------------------------------------------------------------------------------------------
                                              4.323020   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722218    0.003374    6.116694 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000938    0.996923 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096923   clock uncertainty
                                  0.000000    1.096923   clock reconvergence pessimism
                                  0.696756    1.793679   library removal time
                                              1.793679   data required time
---------------------------------------------------------------------------------------------
                                              1.793679   data required time
                                             -6.116694   data arrival time
---------------------------------------------------------------------------------------------
                                              4.323015   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722217    0.003336    6.116657 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000824    0.996809 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096809   clock uncertainty
                                  0.000000    1.096809   clock reconvergence pessimism
                                  0.696756    1.793565   library removal time
                                              1.793565   data required time
---------------------------------------------------------------------------------------------
                                              1.793565   data required time
                                             -6.116657   data arrival time
---------------------------------------------------------------------------------------------
                                              4.323092   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722217    0.003365    6.116685 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116685   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000676    0.567851 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036547    0.184346    0.428134    0.995985 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.184347    0.000838    0.996824 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096824   clock uncertainty
                                  0.000000    1.096824   clock reconvergence pessimism
                                  0.696756    1.793580   library removal time
                                              1.793580   data required time
---------------------------------------------------------------------------------------------
                                              1.793580   data required time
                                             -6.116685   data arrival time
---------------------------------------------------------------------------------------------
                                              4.323106   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722187    0.001428    6.114749 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.114749   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000376    0.567551 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423804    0.991355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000777    0.992132 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092132   clock uncertainty
                                  0.000000    1.092132   clock reconvergence pessimism
                                  0.695664    1.787796   library removal time
                                              1.787796   data required time
---------------------------------------------------------------------------------------------
                                              1.787796   data required time
                                             -6.114749   data arrival time
---------------------------------------------------------------------------------------------
                                              4.326953   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722193    0.001918    6.115239 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.115239   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000376    0.567551 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423804    0.991355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000807    0.992162 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.092162   clock uncertainty
                                  0.000000    1.092162   clock reconvergence pessimism
                                  0.695665    1.787827   library removal time
                                              1.787827   data required time
---------------------------------------------------------------------------------------------
                                              1.787827   data required time
                                             -6.115239   data arrival time
---------------------------------------------------------------------------------------------
                                              4.327412   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004128    0.204201    0.066460    4.066460 ^ rst_n (in)
                                                         rst_n (net)
                      0.204201    0.000000    4.066460 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005369    0.251114    0.385092    4.451552 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.251114    0.000051    4.451603 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.058491    0.859156    0.736728    5.188332 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.859165    0.001506    5.189837 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.095375    0.722171    0.923483    6.113321 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.722207    0.002791    6.116112 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.116112   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.028087    0.254144    0.114720    0.114720 ^ clk (in)
                                                         clk (net)
                      0.254145    0.000000    0.114720 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046940    0.200207    0.452455    0.567175 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.200207    0.000376    0.567551 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032843    0.178760    0.423804    0.991355 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178761    0.000606    0.991961 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.091961   clock uncertainty
                                  0.000000    1.091961   clock reconvergence pessimism
                                  0.695666    1.787627   library removal time
                                              1.787627   data required time
---------------------------------------------------------------------------------------------
                                              1.787627   data required time
                                             -6.116112   data arrival time
---------------------------------------------------------------------------------------------
                                              4.328485   slack (MET)



