/* Generated by Yosys 0.47+149 (git sha1 384c19119, clang++ 18.1.8 -fPIC -O3) */

module spec1(clk, a_0, a_5, c_1, d_1);
input clk;
wire clk;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  reg _43_ = 1'h0;
  input a_0;
  wire a_0;
  input a_5;
  wire a_5;
  output c_1;
  wire c_1;
  input clk;
  wire clk;
  output d_1;
  reg d_1 = 1'h0;
  assign _06_ = _04_ ^ _05_;
  assign _03_ = _01_ & _06_;
  assign _02_ = _00_ ^ _03_;
  always @(posedge clk)
    _43_ <= _31_;
  always @(posedge clk)
    d_1 <= c_1;
  assign _00_ = a_0;
  assign _01_ = a_5;
  assign _04_ = d_1;
  assign _05_ = _43_;
  assign _31_ = _02_;
  assign c_1 = _03_;
endmodule
