// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Rotate (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        src_val_address0,
        src_val_ce0,
        src_val_q0,
        src_val_address1,
        src_val_ce1,
        src_val_q1,
        src_rows_dout,
        src_rows_empty_n,
        src_rows_read,
        src_cols_dout,
        src_cols_empty_n,
        src_cols_read,
        dst_val_address0,
        dst_val_ce0,
        dst_val_we0,
        dst_val_d0,
        dst_val_address1,
        dst_val_ce1,
        dst_val_we1,
        dst_val_d1,
        theta,
        method,
        arr1_rows_out_din,
        arr1_rows_out_full_n,
        arr1_rows_out_write,
        arr1_cols_out_din,
        arr1_cols_out_full_n,
        arr1_cols_out_write
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_pp0_stage0 = 21'd65536;
parameter    ap_ST_fsm_pp0_stage1 = 21'd131072;
parameter    ap_ST_fsm_state22 = 21'd262144;
parameter    ap_ST_fsm_pp1_stage0 = 21'd524288;
parameter    ap_ST_fsm_state26 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [15:0] src_val_address0;
output   src_val_ce0;
input  [7:0] src_val_q0;
output  [15:0] src_val_address1;
output   src_val_ce1;
input  [7:0] src_val_q1;
input  [31:0] src_rows_dout;
input   src_rows_empty_n;
output   src_rows_read;
input  [31:0] src_cols_dout;
input   src_cols_empty_n;
output   src_cols_read;
output  [15:0] dst_val_address0;
output   dst_val_ce0;
output   dst_val_we0;
output  [7:0] dst_val_d0;
output  [15:0] dst_val_address1;
output   dst_val_ce1;
output   dst_val_we1;
output  [7:0] dst_val_d1;
input  [31:0] theta;
input  [1:0] method;
output  [16:0] arr1_rows_out_din;
input   arr1_rows_out_full_n;
output   arr1_rows_out_write;
output  [16:0] arr1_cols_out_din;
input   arr1_cols_out_full_n;
output   arr1_cols_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg[15:0] src_val_address0;
reg src_val_ce0;
reg[15:0] src_val_address1;
reg src_val_ce1;
reg src_rows_read;
reg src_cols_read;
reg[15:0] dst_val_address0;
reg dst_val_ce0;
reg dst_val_we0;
reg[7:0] dst_val_d0;
reg dst_val_ce1;
reg dst_val_we1;
reg arr1_rows_out_write;
reg arr1_cols_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    src_rows_blk_n;
wire    ap_CS_fsm_state12;
reg    src_cols_blk_n;
reg    arr1_rows_out_blk_n;
wire    ap_CS_fsm_state16;
reg   [0:0] tmp_91_i_i_reg_3014;
reg   [0:0] tmp_93_i_i_reg_3018;
wire   [0:0] exitcond1_fu_1910_p2;
wire   [0:0] exitcond6_fu_1868_p2;
reg    arr1_cols_out_blk_n;
reg   [16:0] j5_i_i_reg_318;
reg   [16:0] j_i_i_reg_330;
reg    ap_block_state1;
wire   [31:0] grp_fu_372_p2;
reg   [31:0] tmp_i_i_reg_2804;
wire    ap_CS_fsm_state2;
wire   [31:0] grp_fu_378_p2;
reg   [31:0] angle_reg_2809;
wire    ap_CS_fsm_state9;
reg   [0:0] isneg_reg_2815;
wire    ap_CS_fsm_state11;
wire    grp_sin_or_cos_float_s_fu_342_ap_idle;
wire    grp_sin_or_cos_float_s_fu_342_ap_ready;
wire    grp_sin_or_cos_float_s_fu_342_ap_done;
wire    grp_sin_or_cos_float_s_fu_357_ap_idle;
wire    grp_sin_or_cos_float_s_fu_357_ap_ready;
wire    grp_sin_or_cos_float_s_fu_357_ap_done;
reg    ap_block_state11_on_subcall_done;
reg   [10:0] exp_tmp_V_reg_2821;
wire   [51:0] tmp_40_fu_557_p1;
reg   [51:0] tmp_40_reg_2826;
wire   [0:0] tmp_45_i_i_fu_561_p2;
reg   [0:0] tmp_45_i_i_reg_2831;
reg   [0:0] isneg_1_reg_2837;
reg   [10:0] exp_tmp_V_1_reg_2843;
wire   [51:0] tmp_53_fu_593_p1;
reg   [51:0] tmp_53_reg_2848;
wire   [0:0] tmp_61_i_i_fu_597_p2;
reg   [0:0] tmp_61_i_i_reg_2853;
reg   [31:0] rows_reg_2859;
reg    ap_block_state12;
reg   [31:0] cols_reg_2869;
wire  signed [31:0] cos_t_V_fu_813_p3;
reg  signed [31:0] cos_t_V_reg_2877;
wire  signed [31:0] sin_t_V_fu_1031_p3;
reg  signed [31:0] sin_t_V_reg_2887;
wire  signed [31:0] i_op_assign_fu_1039_p2;
reg  signed [31:0] i_op_assign_reg_2898;
wire    ap_CS_fsm_state13;
wire   [31:0] p_Val2_i_i_fu_1044_p2;
reg   [31:0] p_Val2_i_i_reg_2903;
wire   [31:0] p_Val2_2_i_i_fu_1049_p2;
reg   [31:0] p_Val2_2_i_i_reg_2909;
wire   [31:0] p_Val2_3_i_i_fu_1059_p2;
reg   [31:0] p_Val2_3_i_i_reg_2915;
wire   [31:0] p_Val2_5_i_i_fu_1069_p2;
reg   [31:0] p_Val2_5_i_i_reg_2920;
wire   [31:0] p_Val2_19_i_i_fu_1074_p2;
reg   [31:0] p_Val2_19_i_i_reg_2925;
wire   [15:0] p_1_i_i_fu_1156_p3;
reg   [15:0] p_1_i_i_reg_2930;
wire    ap_CS_fsm_state14;
wire   [15:0] p_2_i_i_fu_1245_p3;
reg   [15:0] p_2_i_i_reg_2937;
wire   [15:0] p_13_i_i_fu_1334_p3;
reg   [15:0] p_13_i_i_reg_2944;
wire   [15:0] p_14_i_i_fu_1419_p3;
reg   [15:0] p_14_i_i_reg_2953;
wire   [15:0] p_15_i_i_fu_1509_p3;
reg   [15:0] p_15_i_i_reg_2962;
wire   [15:0] p_16_i_i_fu_1594_p3;
reg   [15:0] p_16_i_i_reg_2971;
wire   [14:0] x_assign_3_fu_1610_p3;
reg   [14:0] x_assign_3_reg_2980;
wire   [14:0] x_assign_4_fu_1626_p3;
reg   [14:0] x_assign_4_reg_2986;
wire  signed [16:0] tmp_i79_cast_i_i_fu_1670_p1;
reg  signed [16:0] tmp_i79_cast_i_i_reg_2992;
wire    ap_CS_fsm_state15;
wire  signed [16:0] tmp_i85_cast_i_i_fu_1710_p1;
reg  signed [16:0] tmp_i85_cast_i_i_reg_2998;
wire   [16:0] p_rows_fu_1794_p2;
reg   [16:0] p_rows_reg_3004;
wire   [16:0] p_cols_fu_1810_p2;
reg   [16:0] p_cols_reg_3009;
wire   [0:0] tmp_91_i_i_fu_1816_p2;
wire   [0:0] tmp_93_i_i_fu_1822_p2;
wire   [16:0] tmp_25_fu_1832_p2;
reg   [16:0] tmp_25_reg_3022;
wire   [16:0] tmp_34_fu_1842_p2;
reg   [16:0] tmp_34_reg_3027;
wire   [16:0] tmp_10_fu_1852_p2;
reg   [16:0] tmp_10_reg_3032;
wire   [16:0] tmp_17_fu_1862_p2;
reg   [16:0] tmp_17_reg_3037;
reg    ap_predicate_op339_write_state16;
reg    ap_block_state16;
wire   [16:0] i_2_fu_1873_p2;
reg   [16:0] i_2_reg_3046;
wire   [31:0] p_Val2_7_i_i_fu_1888_p2;
reg   [31:0] p_Val2_7_i_i_reg_3051;
wire   [31:0] p_Val2_8_i_i_fu_1893_p2;
reg   [31:0] p_Val2_8_i_i_reg_3056;
wire   [17:0] tmp_47_cast_fu_1902_p3;
reg   [17:0] tmp_47_cast_reg_3061;
wire   [16:0] i_fu_1915_p2;
reg   [16:0] i_reg_3071;
wire   [31:0] p_Val2_26_i_i_fu_1930_p2;
reg   [31:0] p_Val2_26_i_i_reg_3076;
wire   [31:0] p_Val2_6_i_i_fu_1935_p2;
reg   [31:0] p_Val2_6_i_i_reg_3081;
wire   [17:0] tmp_44_cast_fu_1944_p3;
reg   [17:0] tmp_44_cast_reg_3086;
wire   [0:0] exitcond_fu_1952_p2;
reg   [0:0] exitcond_reg_3092;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state17_pp0_stage0_iter0;
wire    ap_block_state19_pp0_stage0_iter1;
wire    ap_block_state21_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [16:0] j_1_fu_1957_p2;
reg   [16:0] j_1_reg_3096;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] p_Val2_42_fu_1977_p2;
reg   [31:0] p_Val2_42_reg_3101;
wire   [31:0] p_Val2_4_fu_1987_p2;
reg   [31:0] p_Val2_4_reg_3107;
reg   [15:0] ret_V_21_reg_3113;
wire   [15:0] tmp_100_fu_2002_p1;
reg   [15:0] tmp_100_reg_3120;
reg   [15:0] ret_V_23_reg_3125;
wire   [15:0] tmp_102_fu_2016_p1;
reg   [15:0] tmp_102_reg_3132;
wire   [0:0] or_cond3_i_i_fu_2140_p2;
reg   [0:0] or_cond3_i_i_reg_3137;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state18_pp0_stage1_iter0;
wire    ap_block_state20_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] or_cond3_i_i_reg_3137_pp0_iter1_reg;
wire  signed [31:0] p_Val2_44_fu_2168_p2;
reg  signed [31:0] p_Val2_44_reg_3141;
wire  signed [31:0] p_Val2_46_fu_2181_p2;
reg  signed [31:0] p_Val2_46_reg_3146;
wire  signed [47:0] OP2_V_4_cast_i_i_fu_2186_p1;
reg  signed [47:0] OP2_V_4_cast_i_i_reg_3151;
wire  signed [47:0] OP1_V_5_cast_i_i_fu_2190_p1;
reg  signed [47:0] OP1_V_5_cast_i_i_reg_3156;
reg  signed [31:0] tmp_124_i_i_reg_3161;
wire   [17:0] tmp_51_fu_2330_p2;
reg   [17:0] tmp_51_reg_3176;
wire   [17:0] tmp_52_fu_2336_p2;
reg   [17:0] tmp_52_reg_3181;
wire   [17:0] tmp_56_fu_2346_p2;
reg   [17:0] tmp_56_reg_3186;
reg   [17:0] tmp_56_reg_3186_pp0_iter1_reg;
reg  signed [31:0] tmp_118_i_i_reg_3191;
reg  signed [31:0] tmp_120_i_i_reg_3196;
reg  signed [31:0] tmp_122_i_i_reg_3201;
reg   [7:0] src_val_load_1_reg_3206;
reg    ap_enable_reg_pp0_iter1;
reg   [7:0] src_val_load_2_reg_3211;
wire   [31:0] p_Val2_68_0_i_i_fu_2426_p2;
reg   [31:0] p_Val2_68_0_i_i_reg_3226;
wire   [31:0] p_Val2_68_0_1_i_i_fu_2434_p2;
reg   [31:0] p_Val2_68_0_1_i_i_reg_3231;
wire   [31:0] tmp32_fu_2457_p2;
reg   [31:0] tmp32_reg_3236;
wire   [0:0] exitcond2_fu_2537_p2;
reg   [0:0] exitcond2_reg_3241;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state23_pp1_stage0_iter0;
wire    ap_block_state24_pp1_stage0_iter1;
wire    ap_block_state25_pp1_stage0_iter2;
wire    ap_block_pp1_stage0_11001;
wire   [16:0] j_fu_2542_p2;
reg   [16:0] j_reg_3245;
reg    ap_enable_reg_pp1_iter0;
wire   [31:0] p_Val2_39_fu_2562_p2;
reg   [31:0] p_Val2_39_reg_3250;
wire   [31:0] p_Val2_3_fu_2572_p2;
reg   [31:0] p_Val2_3_reg_3255;
wire   [0:0] or_cond1_i_i_fu_2739_p2;
reg   [0:0] or_cond1_i_i_reg_3260;
wire   [17:0] tmp_37_fu_2790_p2;
reg   [17:0] tmp_37_reg_3269;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state17;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state23;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
wire    grp_sin_or_cos_float_s_fu_342_ap_start;
wire    grp_sin_or_cos_float_s_fu_342_do_cos;
wire   [31:0] grp_sin_or_cos_float_s_fu_342_ap_return;
wire    grp_sin_or_cos_float_s_fu_357_ap_start;
wire    grp_sin_or_cos_float_s_fu_357_do_cos;
wire   [31:0] grp_sin_or_cos_float_s_fu_357_ap_return;
reg   [16:0] i4_i_i_reg_296;
wire    ap_CS_fsm_state22;
reg   [16:0] i_i_i_reg_307;
wire    ap_CS_fsm_state26;
reg   [16:0] ap_phi_mux_j5_i_i_phi_fu_322_p4;
wire    ap_block_pp0_stage0;
reg   [16:0] ap_phi_mux_j_i_i_phi_fu_334_p4;
wire    ap_block_pp1_stage0;
reg    grp_sin_or_cos_float_s_fu_342_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_sin_or_cos_float_s_fu_357_ap_start_reg;
wire   [63:0] tmp_64_cast_fu_2155_p1;
wire    ap_block_pp0_stage1;
wire  signed [63:0] tmp_56_cast_fu_2243_p1;
wire  signed [63:0] tmp_57_cast_fu_2284_p1;
wire  signed [63:0] tmp_61_cast_fu_2415_p1;
wire  signed [63:0] tmp_62_cast_fu_2419_p1;
wire   [63:0] tmp_63_cast_fu_2533_p1;
wire   [63:0] tmp_52_cast_fu_2754_p1;
wire  signed [63:0] tmp_50_cast_fu_2781_p1;
wire   [63:0] tmp_51_cast_fu_2795_p1;
wire   [7:0] tmp_45_fu_2524_p3;
wire    ap_CS_fsm_state3;
wire   [15:0] grp_fu_391_p2;
wire   [15:0] grp_fu_396_p2;
wire   [0:0] grp_fu_401_p2;
wire   [15:0] grp_fu_407_p3;
wire   [15:0] grp_fu_415_p2;
wire   [0:0] grp_fu_420_p2;
wire   [15:0] grp_fu_426_p3;
wire   [0:0] grp_fu_434_p3;
wire   [15:0] tmp_i97_cast_i_i_fu_1779_p1;
wire   [15:0] grp_fu_450_p2;
wire   [15:0] grp_fu_442_p3;
wire   [15:0] grp_fu_461_p2;
wire   [15:0] grp_fu_466_p2;
wire   [0:0] grp_fu_471_p2;
wire   [15:0] grp_fu_477_p3;
wire   [15:0] grp_fu_485_p2;
wire   [0:0] grp_fu_490_p2;
wire   [15:0] grp_fu_496_p3;
wire   [0:0] grp_fu_504_p3;
wire   [15:0] tmp_i91_cast_i_i_fu_1744_p1;
wire   [15:0] grp_fu_520_p2;
wire   [15:0] grp_fu_512_p3;
wire   [63:0] d_assign_3_fu_383_p1;
wire   [63:0] ireg_V_fu_531_p1;
wire   [62:0] tmp_33_fu_535_p1;
wire   [63:0] d_assign_fu_387_p1;
wire   [63:0] ireg_V_1_fu_567_p1;
wire   [62:0] tmp_48_fu_571_p1;
wire   [52:0] tmp_36_i_i_fu_606_p3;
wire   [53:0] p_Result_46_fu_613_p1;
wire   [53:0] man_V_1_fu_617_p2;
wire   [11:0] tmp_i_i_132_fu_603_p1;
wire   [11:0] F2_fu_630_p2;
wire   [0:0] tmp_47_i_i_fu_636_p2;
wire   [11:0] tmp_48_i_i_fu_642_p2;
wire   [11:0] tmp_49_i_i_fu_648_p2;
wire  signed [11:0] sh_amt_fu_654_p3;
wire   [53:0] man_V_2_fu_623_p3;
wire   [6:0] tmp_46_fu_682_p4;
wire  signed [31:0] sh_amt_cast_i_i_fu_662_p1;
wire   [53:0] tmp_55_i_i_fu_698_p1;
wire   [53:0] tmp_56_i_i_fu_702_p2;
wire   [31:0] tmp_44_fu_672_p1;
wire   [0:0] tmp_50_i_i_fu_666_p2;
wire   [0:0] sel_tmp1_fu_725_p2;
wire   [0:0] sel_tmp2_fu_730_p2;
wire   [0:0] sel_tmp6_demorgan_fu_744_p2;
wire   [0:0] sel_tmp6_fu_749_p2;
wire   [0:0] tmp_52_i_i_fu_676_p2;
wire   [0:0] sel_tmp7_fu_755_p2;
wire   [0:0] sel_tmp8_fu_761_p2;
wire   [0:0] sel_tmp9_fu_767_p2;
wire   [31:0] p_0156_i_i_fu_712_p3;
wire   [31:0] sel_tmp3_fu_736_p3;
wire   [0:0] sel_tmp4_fu_781_p2;
wire   [31:0] tmp_47_fu_708_p1;
wire   [31:0] sel_tmp_fu_773_p3;
wire   [0:0] sel_tmp21_demorgan_fu_795_p2;
wire   [0:0] icmp_fu_692_p2;
wire   [0:0] sel_tmp10_fu_801_p2;
wire   [0:0] sel_tmp11_fu_807_p2;
wire   [31:0] tmp_58_i_i_fu_719_p2;
wire   [31:0] sel_tmp5_fu_787_p3;
wire   [52:0] tmp_37_i_i_fu_824_p3;
wire   [53:0] p_Result_47_fu_831_p1;
wire   [53:0] man_V_4_fu_835_p2;
wire   [11:0] tmp_59_i_i_fu_821_p1;
wire   [11:0] F2_1_fu_848_p2;
wire   [0:0] tmp_63_i_i_fu_854_p2;
wire   [11:0] tmp_64_i_i_fu_860_p2;
wire   [11:0] tmp_65_i_i_fu_866_p2;
wire  signed [11:0] sh_amt_1_fu_872_p3;
wire   [53:0] man_V_5_fu_841_p3;
wire   [6:0] tmp_55_fu_900_p4;
wire  signed [31:0] sh_amt_1_cast_i_i_fu_880_p1;
wire   [53:0] tmp_71_i_i_fu_916_p1;
wire   [53:0] tmp_72_i_i_fu_920_p2;
wire   [31:0] tmp_54_fu_890_p1;
wire   [0:0] tmp_66_i_i_fu_884_p2;
wire   [0:0] sel_tmp12_fu_943_p2;
wire   [0:0] sel_tmp13_fu_948_p2;
wire   [0:0] sel_tmp30_demorgan_fu_962_p2;
wire   [0:0] sel_tmp15_fu_967_p2;
wire   [0:0] tmp_68_i_i_fu_894_p2;
wire   [0:0] sel_tmp16_fu_973_p2;
wire   [0:0] sel_tmp17_fu_979_p2;
wire   [0:0] sel_tmp18_fu_985_p2;
wire   [31:0] p_0165_i_i_fu_930_p3;
wire   [31:0] sel_tmp14_fu_954_p3;
wire   [0:0] sel_tmp20_fu_999_p2;
wire   [31:0] tmp_58_fu_926_p1;
wire   [31:0] sel_tmp19_fu_991_p3;
wire   [0:0] sel_tmp45_demorgan_fu_1013_p2;
wire   [0:0] icmp1_fu_910_p2;
wire   [0:0] sel_tmp22_fu_1019_p2;
wire   [0:0] sel_tmp23_fu_1025_p2;
wire   [31:0] tmp_74_i_i_fu_937_p2;
wire   [31:0] sel_tmp21_fu_1005_p3;
wire  signed [31:0] i_op_assign_1_fu_1054_p2;
wire  signed [31:0] i_op_assign_2_fu_1064_p2;
wire   [31:0] p_Val2_27_fu_1079_p2;
wire   [15:0] tmp_59_fu_1084_p1;
wire   [0:0] tmp_i_i3_fu_1088_p2;
wire   [31:0] p_Result_s_fu_1094_p5;
wire   [31:0] p_Val2_28_fu_1106_p3;
wire   [15:0] tmp_65_fu_1132_p1;
wire   [15:0] ret_V_fu_1114_p4;
wire   [0:0] tmp_75_i_i_fu_1136_p2;
wire   [15:0] ret_V_6_fu_1142_p2;
wire   [0:0] tmp_60_fu_1124_p3;
wire   [15:0] p_i_i_fu_1148_p3;
wire   [31:0] p_Val2_29_fu_1168_p2;
wire   [15:0] tmp_67_fu_1173_p1;
wire   [0:0] tmp_i_i5_fu_1177_p2;
wire   [31:0] p_Result_41_fu_1183_p5;
wire   [31:0] p_Val2_30_fu_1195_p3;
wire   [15:0] tmp_69_fu_1221_p1;
wire   [15:0] ret_V_7_fu_1203_p4;
wire   [0:0] tmp_76_i_i_fu_1225_p2;
wire   [15:0] ret_V_8_fu_1231_p2;
wire   [0:0] tmp_68_fu_1213_p3;
wire   [15:0] p_3_i_i_fu_1237_p3;
wire   [31:0] p_Val2_31_fu_1257_p2;
wire   [15:0] tmp_71_fu_1262_p1;
wire   [0:0] tmp_i_i9_fu_1266_p2;
wire   [31:0] p_Result_42_fu_1272_p5;
wire   [31:0] p_Val2_32_fu_1284_p3;
wire   [15:0] tmp_73_fu_1310_p1;
wire   [15:0] ret_V_9_fu_1292_p4;
wire   [0:0] tmp_77_i_i_fu_1314_p2;
wire   [15:0] ret_V_10_fu_1320_p2;
wire   [0:0] tmp_72_fu_1302_p3;
wire   [15:0] p_4_i_i_fu_1326_p3;
wire   [31:0] p_Val2_33_fu_1342_p2;
wire   [15:0] tmp_74_fu_1347_p1;
wire   [0:0] tmp_i_i1_fu_1351_p2;
wire   [31:0] p_Result_43_fu_1357_p5;
wire   [31:0] p_Val2_34_fu_1369_p3;
wire   [15:0] tmp_76_fu_1395_p1;
wire   [15:0] ret_V_11_fu_1377_p4;
wire   [0:0] tmp_78_i_i_fu_1399_p2;
wire   [15:0] ret_V_12_fu_1405_p2;
wire   [0:0] tmp_75_fu_1387_p3;
wire   [15:0] p_5_i_i_fu_1411_p3;
wire   [31:0] p_Val2_20_i_i_fu_1427_p2;
wire   [31:0] p_Val2_35_fu_1431_p2;
wire   [15:0] tmp_77_fu_1437_p1;
wire   [0:0] tmp_i_i2_fu_1441_p2;
wire   [31:0] p_Result_44_fu_1447_p5;
wire   [31:0] p_Val2_36_fu_1459_p3;
wire   [15:0] tmp_79_fu_1485_p1;
wire   [15:0] ret_V_13_fu_1467_p4;
wire   [0:0] tmp_79_i_i_fu_1489_p2;
wire   [15:0] ret_V_14_fu_1495_p2;
wire   [0:0] tmp_78_fu_1477_p3;
wire   [15:0] p_6_i_i_fu_1501_p3;
wire   [31:0] p_Val2_37_fu_1517_p2;
wire   [15:0] tmp_80_fu_1522_p1;
wire   [0:0] tmp_i_i4_fu_1526_p2;
wire   [31:0] p_Result_45_fu_1532_p5;
wire   [31:0] p_Val2_38_fu_1544_p3;
wire   [15:0] tmp_82_fu_1570_p1;
wire   [15:0] ret_V_15_fu_1552_p4;
wire   [0:0] tmp_80_i_i_fu_1574_p2;
wire   [15:0] ret_V_16_fu_1580_p2;
wire   [0:0] tmp_81_fu_1562_p3;
wire   [15:0] p_7_i_i_fu_1586_p3;
wire   [0:0] tmp_83_fu_1602_p3;
wire   [14:0] tmp_66_fu_1164_p1;
wire   [0:0] tmp_85_fu_1618_p3;
wire   [14:0] tmp_70_fu_1253_p1;
wire   [0:0] tmp_i_i_i_fu_1634_p2;
wire   [0:0] tmp_i76_i_i_fu_1646_p2;
wire   [15:0] x_assign_1_fu_1639_p3;
wire   [15:0] y_assign_fu_1650_p3;
wire   [0:0] tmp_i78_i_i_fu_1656_p2;
wire  signed [15:0] x_min_fu_1662_p3;
wire   [0:0] tmp_i80_i_i_fu_1674_p2;
wire   [0:0] tmp_i82_i_i_fu_1686_p2;
wire   [15:0] x_assign_2_fu_1679_p3;
wire   [15:0] y_assign_1_fu_1690_p3;
wire   [0:0] tmp_i84_i_i_fu_1696_p2;
wire  signed [15:0] y_min_fu_1702_p3;
wire   [0:0] tmp_i88_i_i_fu_1717_p2;
wire   [15:0] y_assign_2_fu_1721_p3;
wire   [15:0] tmp_i87_cast_i_i_fu_1714_p1;
wire   [0:0] tmp_i90_i_i_fu_1731_p2;
wire   [14:0] tmp_84_fu_1727_p1;
wire   [14:0] x_max_fu_1737_p3;
wire   [0:0] tmp_i94_i_i_fu_1752_p2;
wire   [15:0] y_assign_3_fu_1756_p3;
wire   [15:0] tmp_i93_cast_i_i_fu_1749_p1;
wire   [0:0] tmp_i96_i_i_fu_1766_p2;
wire   [14:0] tmp_86_fu_1762_p1;
wire   [14:0] y_max_fu_1772_p3;
wire   [15:0] tmp_89_i_i_fu_1784_p2;
wire   [16:0] tmp_89_cast_i_i_fu_1790_p1;
wire   [15:0] tmp_90_i_i_fu_1800_p2;
wire   [16:0] tmp_90_cast_i_i_fu_1806_p1;
wire   [15:0] grp_fu_455_p2;
wire   [16:0] tmp_24_fu_1828_p1;
wire   [15:0] grp_fu_525_p2;
wire   [16:0] tmp_32_fu_1838_p1;
wire   [16:0] tmp_9_fu_1848_p1;
wire   [16:0] tmp_16_fu_1858_p1;
wire   [16:0] y_1_fu_1879_p2;
wire  signed [16:0] p_Val2_7_i_i_fu_1888_p0;
wire  signed [31:0] y_1_cast_i_i_fu_1884_p1;
wire  signed [16:0] p_Val2_8_i_i_fu_1893_p0;
wire   [9:0] tmp_92_fu_1898_p1;
wire   [16:0] y_fu_1921_p2;
wire  signed [16:0] p_Val2_26_i_i_fu_1930_p0;
wire  signed [31:0] y_cast_i_i_fu_1926_p1;
wire  signed [16:0] p_Val2_6_i_i_fu_1935_p0;
wire   [9:0] tmp_91_fu_1940_p1;
wire   [16:0] x_1_fu_1963_p2;
wire  signed [16:0] p_Val2_30_i_i_fu_1972_p0;
wire  signed [31:0] x_1_cast_i_i_fu_1968_p1;
wire   [31:0] p_Val2_30_i_i_fu_1972_p2;
wire  signed [16:0] p_Val2_13_i_i_fu_1982_p0;
wire   [31:0] p_Val2_13_i_i_fu_1982_p2;
wire   [0:0] tmp_105_i_i_fu_2027_p2;
wire   [15:0] ret_V_22_fu_2032_p2;
wire   [0:0] tmp_99_fu_2020_p3;
wire   [15:0] p_9_i_i_fu_2037_p3;
wire  signed [15:0] p_18_i_i_fu_2044_p3;
wire   [0:0] tmp_110_i_i_fu_2066_p2;
wire   [15:0] ret_V_24_fu_2071_p2;
wire   [0:0] tmp_101_fu_2059_p3;
wire   [15:0] p_11_i_i_fu_2076_p3;
wire  signed [15:0] p_20_i_i_fu_2083_p3;
wire  signed [31:0] r0_2_fu_2051_p1;
wire   [0:0] slt_fu_2098_p2;
wire   [15:0] tmp_39_fu_2109_p2;
wire   [0:0] tmp_103_fu_2115_p3;
wire   [0:0] rev_fu_2103_p2;
wire   [0:0] or_cond2_i_i_fu_2123_p2;
wire  signed [31:0] c0_2_fu_2090_p1;
wire   [0:0] tmp_112_i_i_fu_2135_p2;
wire   [0:0] or_cond1074_not_i_i_fu_2129_p2;
wire   [17:0] tmp_126_i_i_cast_fu_2146_p1;
wire   [17:0] tmp_57_fu_2150_p2;
wire   [31:0] tmp_114_i_i_fu_2160_p3;
wire   [31:0] tmp_116_i_i_fu_2173_p3;
wire  signed [31:0] p_Val2_50_fu_2194_p0;
wire  signed [31:0] p_Val2_50_fu_2194_p1;
wire   [47:0] p_Val2_50_fu_2194_p2;
wire   [9:0] tmp_104_fu_2210_p1;
wire   [9:0] tmp_105_fu_2213_p1;
wire   [9:0] tmp_106_fu_2217_p3;
wire  signed [17:0] tmp_211_0_i_i_cast_fu_2233_p1;
wire   [17:0] tmp_55_cast_fu_2225_p3;
wire   [17:0] tmp_49_fu_2237_p2;
wire  signed [16:0] c0_2_cast_i_i_fu_2094_p1;
wire  signed [16:0] c1_0_1_i_i_fu_2248_p2;
wire  signed [31:0] c1_0_1_cast_i_i_fu_2254_p1;
wire   [0:0] tmp_209_0_1_i_i_fu_2258_p2;
wire  signed [17:0] tmp_107_fu_2263_p1;
wire   [17:0] tmp_108_fu_2267_p1;
wire   [17:0] tmp_109_fu_2270_p3;
wire   [17:0] tmp_50_fu_2278_p2;
wire  signed [16:0] r0_2_cast_i_i_fu_2055_p1;
wire  signed [16:0] r1_i_i_fu_2289_p2;
wire  signed [31:0] r1_cast_i_i_fu_2295_p1;
wire   [0:0] slt1_fu_2299_p2;
wire   [0:0] rev2_fu_2304_p2;
wire   [9:0] tmp_110_fu_2310_p1;
wire   [9:0] tmp_111_fu_2314_p3;
wire   [17:0] tmp_60_cast_fu_2322_p3;
wire   [17:0] tmp_129_i_i_cast_fu_2342_p1;
wire   [31:0] p_Val2_34_i_i_fu_2351_p2;
wire   [31:0] p_Val2_37_i_i_fu_2356_p2;
wire  signed [31:0] p_Val2_47_fu_2369_p0;
wire  signed [47:0] OP2_V_cast_i_i_fu_2365_p1;
wire  signed [31:0] p_Val2_47_fu_2369_p1;
wire  signed [47:0] OP1_V_cast_i_i_fu_2361_p1;
wire   [47:0] p_Val2_47_fu_2369_p2;
wire  signed [31:0] p_Val2_48_fu_2385_p0;
wire  signed [31:0] p_Val2_48_fu_2385_p1;
wire   [47:0] p_Val2_48_fu_2385_p2;
wire  signed [31:0] p_Val2_49_fu_2400_p0;
wire  signed [31:0] p_Val2_49_fu_2400_p1;
wire   [47:0] p_Val2_49_fu_2400_p2;
wire   [7:0] p_Val2_68_0_i_i_fu_2426_p1;
wire   [7:0] p_Val2_68_0_1_i_i_fu_2434_p1;
wire   [7:0] p_Val2_68_1_i_i_fu_2443_p1;
wire   [7:0] p_Val2_68_1_1_i_i_fu_2452_p1;
wire   [31:0] p_Val2_68_1_i_i_fu_2443_p2;
wire   [31:0] p_Val2_68_1_1_i_i_fu_2452_p2;
wire   [31:0] tmp31_fu_2463_p2;
wire   [31:0] p_Val2_69_1_1_i_i_fu_2467_p2;
wire  signed [32:0] tmp_125_i_i_fu_2472_p1;
wire   [32:0] r_V_7_fu_2476_p2;
wire   [15:0] tmp_113_fu_2490_p1;
wire   [7:0] tmp_41_fu_2500_p4;
wire   [0:0] tmp_127_i_i_fu_2494_p2;
wire   [7:0] tmp_42_fu_2510_p2;
wire   [0:0] tmp_112_fu_2482_p3;
wire   [7:0] tmp_43_fu_2516_p3;
wire   [16:0] x_fu_2548_p2;
wire  signed [16:0] p_Val2_9_i_i_fu_2557_p0;
wire  signed [31:0] x_cast_i_i_fu_2553_p1;
wire   [31:0] p_Val2_9_i_i_fu_2557_p2;
wire  signed [16:0] p_Val2_10_i_i_fu_2567_p0;
wire   [31:0] p_Val2_10_i_i_fu_2567_p2;
wire  signed [32:0] tmp_98_i_i_fu_2577_p1;
wire   [32:0] r_V_fu_2580_p2;
wire   [15:0] tmp_94_fu_2604_p1;
wire   [16:0] ret_V_17_fu_2586_p4;
wire   [0:0] tmp_100_i_i_fu_2608_p2;
wire   [16:0] ret_V_18_fu_2614_p2;
wire   [0:0] tmp_93_fu_2596_p3;
wire   [16:0] p_8_i_i_fu_2620_p3;
wire  signed [16:0] p_17_i_i_fu_2628_p3;
wire  signed [32:0] tmp_101_i_i_fu_2640_p1;
wire   [32:0] r_V_6_fu_2643_p2;
wire   [15:0] tmp_96_fu_2667_p1;
wire   [16:0] ret_V_19_fu_2649_p4;
wire   [0:0] tmp_102_i_i_fu_2671_p2;
wire   [16:0] ret_V_20_fu_2677_p2;
wire   [0:0] tmp_95_fu_2659_p3;
wire   [16:0] p_10_i_i_fu_2683_p3;
wire  signed [16:0] p_19_i_i_fu_2691_p3;
wire   [16:0] tmp_35_fu_2703_p2;
wire   [0:0] tmp_97_fu_2709_p3;
wire  signed [31:0] r0_fu_2636_p1;
wire   [0:0] notrhs_fu_2723_p2;
wire   [0:0] rev1_fu_2717_p2;
wire  signed [31:0] c0_fu_2699_p1;
wire   [0:0] tmp_104_i_i_fu_2734_p2;
wire   [0:0] or_cond1069_not_i_i_fu_2728_p2;
wire   [17:0] tmp_109_i_i_cast_fu_2745_p1;
wire   [17:0] tmp_38_fu_2749_p2;
wire   [9:0] tmp_98_fu_2763_p1;
wire   [17:0] tmp_49_cast_fu_2767_p3;
wire  signed [17:0] tmp_106_i_i_cast_fu_2759_p1;
wire   [17:0] tmp_36_fu_2775_p2;
wire   [17:0] tmp_108_i_i_cast_fu_2786_p1;
reg    grp_fu_372_ce;
reg   [20:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [31:0] p_Val2_68_0_1_i_i_fu_2434_p10;
wire   [31:0] p_Val2_68_0_i_i_fu_2426_p10;
wire   [31:0] p_Val2_68_1_1_i_i_fu_2452_p10;
wire   [31:0] p_Val2_68_1_i_i_fu_2443_p10;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 21'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 grp_sin_or_cos_float_s_fu_342_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_357_ap_start_reg = 1'b0;
end

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_342(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_342_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_342_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_342_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_342_ap_ready),
    .t_in(angle_reg_2809),
    .do_cos(grp_sin_or_cos_float_s_fu_342_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_342_ap_return)
);

sin_or_cos_float_s grp_sin_or_cos_float_s_fu_357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_357_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_357_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_357_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_357_ap_ready),
    .t_in(angle_reg_2809),
    .do_cos(grp_sin_or_cos_float_s_fu_357_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_357_ap_return)
);

ImageRotate_fmul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ImageRotate_fmul_lbW_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(theta),
    .din1(32'd1078530010),
    .ce(grp_fu_372_ce),
    .dout(grp_fu_372_p2)
);

ImageRotate_fdiv_mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ImageRotate_fdiv_mb6_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i_reg_2804),
    .din1(32'd1127481344),
    .ce(1'b1),
    .dout(grp_fu_378_p2)
);

ImageRotate_fpextncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
ImageRotate_fpextncg_U55(
    .din0(grp_sin_or_cos_float_s_fu_342_ap_return),
    .dout(d_assign_3_fu_383_p1)
);

ImageRotate_fpextncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
ImageRotate_fpextncg_U56(
    .din0(grp_sin_or_cos_float_s_fu_357_ap_return),
    .dout(d_assign_fu_387_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (ap_predicate_op339_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state17) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state16) & (tmp_93_i_i_reg_3018 == 1'd1) & (exitcond6_fu_1868_p2 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state17)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state17);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state16) & (tmp_93_i_i_reg_3018 == 1'd1) & (exitcond6_fu_1868_p2 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state23) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state16) & (exitcond1_fu_1910_p2 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state23)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state23);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state16) & (exitcond1_fu_1910_p2 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd1))) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_342_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_sin_or_cos_float_s_fu_342_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_342_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_342_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_357_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_sin_or_cos_float_s_fu_357_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_357_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_357_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        i4_i_i_reg_296 <= i_2_reg_3046;
    end else if (((1'b1 == ap_CS_fsm_state15) & (tmp_93_i_i_fu_1822_p2 == 1'd1) & (tmp_91_i_i_fu_1816_p2 == 1'd0))) begin
        i4_i_i_reg_296 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        i_i_i_reg_307 <= i_reg_3071;
    end else if (((1'b1 == ap_CS_fsm_state15) & (tmp_91_i_i_fu_1816_p2 == 1'd1))) begin
        i_i_i_reg_307 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state16) & (tmp_93_i_i_reg_3018 == 1'd1) & (exitcond6_fu_1868_p2 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd0))) begin
        j5_i_i_reg_318 <= 17'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_reg_3092 == 1'd0))) begin
        j5_i_i_reg_318 <= j_1_reg_3096;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state16) & (exitcond1_fu_1910_p2 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd1))) begin
        j_i_i_reg_330 <= 17'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond2_reg_3241 == 1'd0))) begin
        j_i_i_reg_330 <= j_reg_3245;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond3_i_i_fu_2140_p2 == 1'd1) & (exitcond_reg_3092 == 1'd0))) begin
        OP1_V_5_cast_i_i_reg_3156 <= OP1_V_5_cast_i_i_fu_2190_p1;
        OP2_V_4_cast_i_i_reg_3151 <= OP2_V_4_cast_i_i_fu_2186_p1;
        p_Val2_44_reg_3141 <= p_Val2_44_fu_2168_p2;
        p_Val2_46_reg_3146 <= p_Val2_46_fu_2181_p2;
        tmp_124_i_i_reg_3161 <= {{p_Val2_50_fu_2194_p2[47:16]}};
        tmp_51_reg_3176 <= tmp_51_fu_2330_p2;
        tmp_52_reg_3181 <= tmp_52_fu_2336_p2;
        tmp_56_reg_3186 <= tmp_56_fu_2346_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        angle_reg_2809 <= grp_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state12))) begin
        cols_reg_2869 <= src_cols_dout;
        cos_t_V_reg_2877 <= cos_t_V_fu_813_p3;
        rows_reg_2859 <= src_rows_dout;
        sin_t_V_reg_2887 <= sin_t_V_fu_1031_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond2_reg_3241 <= exitcond2_fu_2537_p2;
        or_cond1_i_i_reg_3260 <= or_cond1_i_i_fu_2739_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_reg_3092 <= exitcond_fu_1952_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
        exp_tmp_V_1_reg_2843 <= {{ireg_V_1_fu_567_p1[62:52]}};
        exp_tmp_V_reg_2821 <= {{ireg_V_fu_531_p1[62:52]}};
        isneg_1_reg_2837 <= ireg_V_1_fu_567_p1[32'd63];
        isneg_reg_2815 <= ireg_V_fu_531_p1[32'd63];
        tmp_40_reg_2826 <= tmp_40_fu_557_p1;
        tmp_45_i_i_reg_2831 <= tmp_45_i_i_fu_561_p2;
        tmp_53_reg_2848 <= tmp_53_fu_593_p1;
        tmp_61_i_i_reg_2853 <= tmp_61_i_i_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state16) & (tmp_93_i_i_reg_3018 == 1'd1) & (tmp_91_i_i_reg_3014 == 1'd0))) begin
        i_2_reg_3046 <= i_2_fu_1873_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        i_op_assign_reg_2898 <= i_op_assign_fu_1039_p2;
        p_Val2_19_i_i_reg_2925 <= p_Val2_19_i_i_fu_1074_p2;
        p_Val2_2_i_i_reg_2909 <= p_Val2_2_i_i_fu_1049_p2;
        p_Val2_3_i_i_reg_2915 <= p_Val2_3_i_i_fu_1059_p2;
        p_Val2_5_i_i_reg_2920 <= p_Val2_5_i_i_fu_1069_p2;
        p_Val2_i_i_reg_2903 <= p_Val2_i_i_fu_1044_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state16) & (tmp_91_i_i_reg_3014 == 1'd1))) begin
        i_reg_3071 <= i_fu_1915_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_1_reg_3096 <= j_1_fu_1957_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j_reg_3245 <= j_fu_2542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_reg_3092 == 1'd0))) begin
        or_cond3_i_i_reg_3137 <= or_cond3_i_i_fu_2140_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_cond3_i_i_reg_3137_pp0_iter1_reg <= or_cond3_i_i_reg_3137;
        tmp_56_reg_3186_pp0_iter1_reg <= tmp_56_reg_3186;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_13_i_i_reg_2944 <= p_13_i_i_fu_1334_p3;
        p_14_i_i_reg_2953 <= p_14_i_i_fu_1419_p3;
        p_15_i_i_reg_2962 <= p_15_i_i_fu_1509_p3;
        p_16_i_i_reg_2971 <= p_16_i_i_fu_1594_p3;
        p_1_i_i_reg_2930 <= p_1_i_i_fu_1156_p3;
        p_2_i_i_reg_2937 <= p_2_i_i_fu_1245_p3;
        x_assign_3_reg_2980 <= x_assign_3_fu_1610_p3;
        x_assign_4_reg_2986 <= x_assign_4_fu_1626_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state16) & (exitcond1_fu_1910_p2 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd1))) begin
        p_Val2_26_i_i_reg_3076 <= p_Val2_26_i_i_fu_1930_p2;
        p_Val2_6_i_i_reg_3081 <= p_Val2_6_i_i_fu_1935_p2;
        tmp_44_cast_reg_3086[17 : 8] <= tmp_44_cast_fu_1944_p3[17 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond2_fu_2537_p2 == 1'd0))) begin
        p_Val2_39_reg_3250 <= p_Val2_39_fu_2562_p2;
        p_Val2_3_reg_3255 <= p_Val2_3_fu_2572_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_fu_1952_p2 == 1'd0))) begin
        p_Val2_42_reg_3101 <= p_Val2_42_fu_1977_p2;
        p_Val2_4_reg_3107 <= p_Val2_4_fu_1987_p2;
        ret_V_21_reg_3113 <= {{p_Val2_42_fu_1977_p2[31:16]}};
        ret_V_23_reg_3125 <= {{p_Val2_4_fu_1987_p2[31:16]}};
        tmp_100_reg_3120 <= tmp_100_fu_2002_p1;
        tmp_102_reg_3132 <= tmp_102_fu_2016_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond3_i_i_reg_3137 == 1'd1))) begin
        p_Val2_68_0_1_i_i_reg_3231 <= p_Val2_68_0_1_i_i_fu_2434_p2;
        p_Val2_68_0_i_i_reg_3226 <= p_Val2_68_0_i_i_fu_2426_p2;
        tmp32_reg_3236 <= tmp32_fu_2457_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state16) & (tmp_93_i_i_reg_3018 == 1'd1) & (exitcond6_fu_1868_p2 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd0))) begin
        p_Val2_7_i_i_reg_3051 <= p_Val2_7_i_i_fu_1888_p2;
        p_Val2_8_i_i_reg_3056 <= p_Val2_8_i_i_fu_1893_p2;
        tmp_47_cast_reg_3061[17 : 8] <= tmp_47_cast_fu_1902_p3[17 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_cols_reg_3009 <= p_cols_fu_1810_p2;
        p_rows_reg_3004 <= p_rows_fu_1794_p2;
        tmp_91_i_i_reg_3014 <= tmp_91_i_i_fu_1816_p2;
        tmp_i79_cast_i_i_reg_2992 <= tmp_i79_cast_i_i_fu_1670_p1;
        tmp_i85_cast_i_i_reg_2998 <= tmp_i85_cast_i_i_fu_1710_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_i_i_reg_3137 == 1'd1))) begin
        src_val_load_1_reg_3206 <= src_val_q0;
        src_val_load_2_reg_3211 <= src_val_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (tmp_91_i_i_fu_1816_p2 == 1'd1))) begin
        tmp_10_reg_3032 <= tmp_10_fu_1852_p2;
        tmp_17_reg_3037 <= tmp_17_fu_1862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_i_i_reg_3137 == 1'd1))) begin
        tmp_118_i_i_reg_3191 <= {{p_Val2_47_fu_2369_p2[47:16]}};
        tmp_120_i_i_reg_3196 <= {{p_Val2_48_fu_2385_p2[47:16]}};
        tmp_122_i_i_reg_3201 <= {{p_Val2_49_fu_2400_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (tmp_93_i_i_fu_1822_p2 == 1'd1) & (tmp_91_i_i_fu_1816_p2 == 1'd0))) begin
        tmp_25_reg_3022 <= tmp_25_fu_1832_p2;
        tmp_34_reg_3027 <= tmp_34_fu_1842_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_cond1_i_i_fu_2739_p2 == 1'd1))) begin
        tmp_37_reg_3269 <= tmp_37_fu_2790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (tmp_91_i_i_fu_1816_p2 == 1'd0))) begin
        tmp_93_i_i_reg_3018 <= tmp_93_i_i_fu_1822_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_i_i_reg_2804 <= grp_fu_372_p2;
    end
end

always @ (*) begin
    if ((exitcond_fu_1952_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_fu_2537_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state23 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state23 = 1'b0;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (ap_predicate_op339_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_reg_3092 == 1'd0))) begin
        ap_phi_mux_j5_i_i_phi_fu_322_p4 = j_1_reg_3096;
    end else begin
        ap_phi_mux_j5_i_i_phi_fu_322_p4 = j5_i_i_reg_318;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (exitcond2_reg_3241 == 1'd0))) begin
        ap_phi_mux_j_i_i_phi_fu_334_p4 = j_reg_3245;
    end else begin
        ap_phi_mux_j_i_i_phi_fu_334_p4 = j_i_i_reg_330;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((exitcond1_fu_1910_p2 == 1'd1) & (tmp_91_i_i_reg_3014 == 1'd1)) | ((exitcond6_fu_1868_p2 == 1'd1) & (tmp_91_i_i_reg_3014 == 1'd0)) | ((tmp_93_i_i_reg_3018 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd0))))) begin
        arr1_cols_out_blk_n = arr1_cols_out_full_n;
    end else begin
        arr1_cols_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (ap_predicate_op339_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        arr1_cols_out_write = 1'b1;
    end else begin
        arr1_cols_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((exitcond1_fu_1910_p2 == 1'd1) & (tmp_91_i_i_reg_3014 == 1'd1)) | ((exitcond6_fu_1868_p2 == 1'd1) & (tmp_91_i_i_reg_3014 == 1'd0)) | ((tmp_93_i_i_reg_3018 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd0))))) begin
        arr1_rows_out_blk_n = arr1_rows_out_full_n;
    end else begin
        arr1_rows_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (ap_predicate_op339_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        arr1_rows_out_write = 1'b1;
    end else begin
        arr1_rows_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        dst_val_address0 = tmp_52_cast_fu_2754_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dst_val_address0 = tmp_63_cast_fu_2533_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        dst_val_address0 = tmp_64_cast_fu_2155_p1;
    end else begin
        dst_val_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dst_val_ce0 = 1'b1;
    end else begin
        dst_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        dst_val_ce1 = 1'b1;
    end else begin
        dst_val_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dst_val_d0 = tmp_45_fu_2524_p3;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        dst_val_d0 = 8'd0;
    end else begin
        dst_val_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_cond1_i_i_fu_2739_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond3_i_i_fu_2140_p2 == 1'd0) & (exitcond_reg_3092 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond3_i_i_reg_3137_pp0_iter1_reg == 1'd1)))) begin
        dst_val_we0 = 1'b1;
    end else begin
        dst_val_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (or_cond1_i_i_reg_3260 == 1'd1))) begin
        dst_val_we1 = 1'b1;
    end else begin
        dst_val_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_372_ce = 1'b1;
    end else begin
        grp_fu_372_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (ap_predicate_op339_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        src_cols_blk_n = src_cols_empty_n;
    end else begin
        src_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state12))) begin
        src_cols_read = 1'b1;
    end else begin
        src_cols_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        src_rows_blk_n = src_rows_empty_n;
    end else begin
        src_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state12))) begin
        src_rows_read = 1'b1;
    end else begin
        src_rows_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        src_val_address0 = tmp_50_cast_fu_2781_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_val_address0 = tmp_61_cast_fu_2415_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        src_val_address0 = tmp_56_cast_fu_2243_p1;
    end else begin
        src_val_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        src_val_address1 = tmp_62_cast_fu_2419_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        src_val_address1 = tmp_57_cast_fu_2284_p1;
    end else begin
        src_val_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        src_val_ce0 = 1'b1;
    end else begin
        src_val_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        src_val_ce1 = 1'b1;
    end else begin
        src_val_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if ((~((src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (ap_predicate_op339_write_state16 == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state16) & (exitcond1_fu_1910_p2 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((~(((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state16) & (tmp_93_i_i_reg_3018 == 1'd1) & (exitcond6_fu_1868_p2 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_fu_1952_p2 == 1'd1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_fu_1952_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond2_fu_2537_p2 == 1'd1)) & ~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (exitcond2_fu_2537_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_848_p2 = (12'd1075 - tmp_59_i_i_fu_821_p1);

assign F2_fu_630_p2 = (12'd1075 - tmp_i_i_132_fu_603_p1);

assign OP1_V_5_cast_i_i_fu_2190_p1 = p_Val2_44_fu_2168_p2;

assign OP1_V_cast_i_i_fu_2361_p1 = $signed(p_Val2_34_i_i_fu_2351_p2);

assign OP2_V_4_cast_i_i_fu_2186_p1 = p_Val2_46_fu_2181_p2;

assign OP2_V_cast_i_i_fu_2365_p1 = $signed(p_Val2_37_i_i_fu_2356_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_sin_or_cos_float_s_fu_357_ap_done == 1'b0) | (grp_sin_or_cos_float_s_fu_342_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state12 = ((src_cols_empty_n == 1'b0) | (src_rows_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state16 = (((ap_predicate_op339_write_state16 == 1'b1) & (arr1_cols_out_full_n == 1'b0)) | ((ap_predicate_op339_write_state16 == 1'b1) & (arr1_rows_out_full_n == 1'b0)));
end

assign ap_block_state17_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_predicate_op339_write_state16 = (((exitcond1_fu_1910_p2 == 1'd1) & (tmp_91_i_i_reg_3014 == 1'd1)) | ((exitcond6_fu_1868_p2 == 1'd1) & (tmp_91_i_i_reg_3014 == 1'd0)) | ((tmp_93_i_i_reg_3018 == 1'd0) & (tmp_91_i_i_reg_3014 == 1'd0)));
end

assign ap_ready = internal_ap_ready;

assign arr1_cols_out_din = p_cols_reg_3009;

assign arr1_rows_out_din = p_rows_reg_3004;

assign c0_2_cast_i_i_fu_2094_p1 = p_20_i_i_fu_2083_p3;

assign c0_2_fu_2090_p1 = p_20_i_i_fu_2083_p3;

assign c0_fu_2699_p1 = p_19_i_i_fu_2691_p3;

assign c1_0_1_cast_i_i_fu_2254_p1 = c1_0_1_i_i_fu_2248_p2;

assign c1_0_1_i_i_fu_2248_p2 = ($signed(17'd1) + $signed(c0_2_cast_i_i_fu_2094_p1));

assign cos_t_V_fu_813_p3 = ((sel_tmp11_fu_807_p2[0:0] === 1'b1) ? tmp_58_i_i_fu_719_p2 : sel_tmp5_fu_787_p3);

assign dst_val_address1 = tmp_51_cast_fu_2795_p1;

assign dst_val_d1 = src_val_q0;

assign exitcond1_fu_1910_p2 = ((i_i_i_reg_307 == tmp_17_reg_3037) ? 1'b1 : 1'b0);

assign exitcond2_fu_2537_p2 = ((ap_phi_mux_j_i_i_phi_fu_334_p4 == tmp_10_reg_3032) ? 1'b1 : 1'b0);

assign exitcond6_fu_1868_p2 = ((i4_i_i_reg_296 == tmp_34_reg_3027) ? 1'b1 : 1'b0);

assign exitcond_fu_1952_p2 = ((ap_phi_mux_j5_i_i_phi_fu_322_p4 == tmp_25_reg_3022) ? 1'b1 : 1'b0);

assign grp_fu_391_p2 = (p_14_i_i_reg_2953 ^ 16'd65535);

assign grp_fu_396_p2 = (p_16_i_i_reg_2971 ^ 16'd65535);

assign grp_fu_401_p2 = (($signed(grp_fu_391_p2) > $signed(grp_fu_396_p2)) ? 1'b1 : 1'b0);

assign grp_fu_407_p3 = ((grp_fu_401_p2[0:0] === 1'b1) ? grp_fu_391_p2 : grp_fu_396_p2);

assign grp_fu_415_p2 = (p_2_i_i_reg_2937 ^ 16'd65535);

assign grp_fu_420_p2 = (($signed(grp_fu_407_p3) > $signed(grp_fu_415_p2)) ? 1'b1 : 1'b0);

assign grp_fu_426_p3 = ((grp_fu_420_p2[0:0] === 1'b1) ? grp_fu_407_p3 : grp_fu_415_p2);

assign grp_fu_434_p3 = grp_fu_426_p3[32'd15];

assign grp_fu_442_p3 = ((grp_fu_434_p3[0:0] === 1'b1) ? 16'd65535 : grp_fu_426_p3);

assign grp_fu_450_p2 = (tmp_i97_cast_i_i_fu_1779_p1 + 16'd1);

assign grp_fu_455_p2 = (grp_fu_450_p2 + grp_fu_442_p3);

assign grp_fu_461_p2 = (p_13_i_i_reg_2944 ^ 16'd65535);

assign grp_fu_466_p2 = (p_15_i_i_reg_2962 ^ 16'd65535);

assign grp_fu_471_p2 = (($signed(grp_fu_461_p2) > $signed(grp_fu_466_p2)) ? 1'b1 : 1'b0);

assign grp_fu_477_p3 = ((grp_fu_471_p2[0:0] === 1'b1) ? grp_fu_461_p2 : grp_fu_466_p2);

assign grp_fu_485_p2 = (p_1_i_i_reg_2930 ^ 16'd65535);

assign grp_fu_490_p2 = (($signed(grp_fu_477_p3) > $signed(grp_fu_485_p2)) ? 1'b1 : 1'b0);

assign grp_fu_496_p3 = ((grp_fu_490_p2[0:0] === 1'b1) ? grp_fu_477_p3 : grp_fu_485_p2);

assign grp_fu_504_p3 = grp_fu_496_p3[32'd15];

assign grp_fu_512_p3 = ((grp_fu_504_p3[0:0] === 1'b1) ? 16'd65535 : grp_fu_496_p3);

assign grp_fu_520_p2 = (tmp_i91_cast_i_i_fu_1744_p1 + 16'd1);

assign grp_fu_525_p2 = (grp_fu_520_p2 + grp_fu_512_p3);

assign grp_sin_or_cos_float_s_fu_342_ap_start = grp_sin_or_cos_float_s_fu_342_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_342_do_cos = 1'd1;

assign grp_sin_or_cos_float_s_fu_357_ap_start = grp_sin_or_cos_float_s_fu_357_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_357_do_cos = 1'd0;

assign i_2_fu_1873_p2 = (i4_i_i_reg_296 + 17'd1);

assign i_fu_1915_p2 = (i_i_i_reg_307 + 17'd1);

assign i_op_assign_1_fu_1054_p2 = (32'd1 - rows_reg_2859);

assign i_op_assign_2_fu_1064_p2 = ($signed(32'd4294967295) + $signed(rows_reg_2859));

assign i_op_assign_fu_1039_p2 = ($signed(32'd4294967295) + $signed(cols_reg_2869));

assign icmp1_fu_910_p2 = ((tmp_55_fu_900_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_692_p2 = ((tmp_46_fu_682_p4 == 7'd0) ? 1'b1 : 1'b0);

assign ireg_V_1_fu_567_p1 = d_assign_fu_387_p1;

assign ireg_V_fu_531_p1 = d_assign_3_fu_383_p1;

assign j_1_fu_1957_p2 = (ap_phi_mux_j5_i_i_phi_fu_322_p4 + 17'd1);

assign j_fu_2542_p2 = (ap_phi_mux_j_i_i_phi_fu_334_p4 + 17'd1);

assign man_V_1_fu_617_p2 = (54'd0 - p_Result_46_fu_613_p1);

assign man_V_2_fu_623_p3 = ((isneg_reg_2815[0:0] === 1'b1) ? man_V_1_fu_617_p2 : p_Result_46_fu_613_p1);

assign man_V_4_fu_835_p2 = (54'd0 - p_Result_47_fu_831_p1);

assign man_V_5_fu_841_p3 = ((isneg_1_reg_2837[0:0] === 1'b1) ? man_V_4_fu_835_p2 : p_Result_47_fu_831_p1);

assign notrhs_fu_2723_p2 = (($signed(r0_fu_2636_p1) < $signed(rows_reg_2859)) ? 1'b1 : 1'b0);

assign or_cond1069_not_i_i_fu_2728_p2 = (rev1_fu_2717_p2 & notrhs_fu_2723_p2);

assign or_cond1074_not_i_i_fu_2129_p2 = (or_cond2_i_i_fu_2123_p2 ^ 1'd1);

assign or_cond1_i_i_fu_2739_p2 = (tmp_104_i_i_fu_2734_p2 & or_cond1069_not_i_i_fu_2728_p2);

assign or_cond2_i_i_fu_2123_p2 = (tmp_103_fu_2115_p3 | rev_fu_2103_p2);

assign or_cond3_i_i_fu_2140_p2 = (tmp_112_i_i_fu_2135_p2 & or_cond1074_not_i_i_fu_2129_p2);

assign p_0156_i_i_fu_712_p3 = ((isneg_reg_2815[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign p_0165_i_i_fu_930_p3 = ((isneg_1_reg_2837[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign p_10_i_i_fu_2683_p3 = ((tmp_102_i_i_fu_2671_p2[0:0] === 1'b1) ? ret_V_19_fu_2649_p4 : ret_V_20_fu_2677_p2);

assign p_11_i_i_fu_2076_p3 = ((tmp_110_i_i_fu_2066_p2[0:0] === 1'b1) ? ret_V_23_reg_3125 : ret_V_24_fu_2071_p2);

assign p_13_i_i_fu_1334_p3 = ((tmp_72_fu_1302_p3[0:0] === 1'b1) ? p_4_i_i_fu_1326_p3 : ret_V_9_fu_1292_p4);

assign p_14_i_i_fu_1419_p3 = ((tmp_75_fu_1387_p3[0:0] === 1'b1) ? p_5_i_i_fu_1411_p3 : ret_V_11_fu_1377_p4);

assign p_15_i_i_fu_1509_p3 = ((tmp_78_fu_1477_p3[0:0] === 1'b1) ? p_6_i_i_fu_1501_p3 : ret_V_13_fu_1467_p4);

assign p_16_i_i_fu_1594_p3 = ((tmp_81_fu_1562_p3[0:0] === 1'b1) ? p_7_i_i_fu_1586_p3 : ret_V_15_fu_1552_p4);

assign p_17_i_i_fu_2628_p3 = ((tmp_93_fu_2596_p3[0:0] === 1'b1) ? p_8_i_i_fu_2620_p3 : ret_V_17_fu_2586_p4);

assign p_18_i_i_fu_2044_p3 = ((tmp_99_fu_2020_p3[0:0] === 1'b1) ? p_9_i_i_fu_2037_p3 : ret_V_21_reg_3113);

assign p_19_i_i_fu_2691_p3 = ((tmp_95_fu_2659_p3[0:0] === 1'b1) ? p_10_i_i_fu_2683_p3 : ret_V_19_fu_2649_p4);

assign p_1_i_i_fu_1156_p3 = ((tmp_60_fu_1124_p3[0:0] === 1'b1) ? p_i_i_fu_1148_p3 : ret_V_fu_1114_p4);

assign p_20_i_i_fu_2083_p3 = ((tmp_101_fu_2059_p3[0:0] === 1'b1) ? p_11_i_i_fu_2076_p3 : ret_V_23_reg_3125);

assign p_2_i_i_fu_1245_p3 = ((tmp_68_fu_1213_p3[0:0] === 1'b1) ? p_3_i_i_fu_1237_p3 : ret_V_7_fu_1203_p4);

assign p_3_i_i_fu_1237_p3 = ((tmp_76_i_i_fu_1225_p2[0:0] === 1'b1) ? ret_V_7_fu_1203_p4 : ret_V_8_fu_1231_p2);

assign p_4_i_i_fu_1326_p3 = ((tmp_77_i_i_fu_1314_p2[0:0] === 1'b1) ? ret_V_9_fu_1292_p4 : ret_V_10_fu_1320_p2);

assign p_5_i_i_fu_1411_p3 = ((tmp_78_i_i_fu_1399_p2[0:0] === 1'b1) ? ret_V_11_fu_1377_p4 : ret_V_12_fu_1405_p2);

assign p_6_i_i_fu_1501_p3 = ((tmp_79_i_i_fu_1489_p2[0:0] === 1'b1) ? ret_V_13_fu_1467_p4 : ret_V_14_fu_1495_p2);

assign p_7_i_i_fu_1586_p3 = ((tmp_80_i_i_fu_1574_p2[0:0] === 1'b1) ? ret_V_15_fu_1552_p4 : ret_V_16_fu_1580_p2);

assign p_8_i_i_fu_2620_p3 = ((tmp_100_i_i_fu_2608_p2[0:0] === 1'b1) ? ret_V_17_fu_2586_p4 : ret_V_18_fu_2614_p2);

assign p_9_i_i_fu_2037_p3 = ((tmp_105_i_i_fu_2027_p2[0:0] === 1'b1) ? ret_V_21_reg_3113 : ret_V_22_fu_2032_p2);

assign p_Result_41_fu_1183_p5 = {{p_Val2_29_fu_1168_p2[31:16]}, {16'd0}};

assign p_Result_42_fu_1272_p5 = {{p_Val2_31_fu_1257_p2[31:16]}, {16'd0}};

assign p_Result_43_fu_1357_p5 = {{p_Val2_33_fu_1342_p2[31:16]}, {16'd0}};

assign p_Result_44_fu_1447_p5 = {{p_Val2_35_fu_1431_p2[31:16]}, {16'd0}};

assign p_Result_45_fu_1532_p5 = {{p_Val2_37_fu_1517_p2[31:16]}, {16'd0}};

assign p_Result_46_fu_613_p1 = tmp_36_i_i_fu_606_p3;

assign p_Result_47_fu_831_p1 = tmp_37_i_i_fu_824_p3;

assign p_Result_s_fu_1094_p5 = {{p_Val2_27_fu_1079_p2[31:16]}, {16'd0}};

assign p_Val2_10_i_i_fu_2567_p0 = x_cast_i_i_fu_2553_p1;

assign p_Val2_10_i_i_fu_2567_p2 = ($signed(p_Val2_10_i_i_fu_2567_p0) * $signed(cos_t_V_reg_2877));

assign p_Val2_13_i_i_fu_1982_p0 = x_1_cast_i_i_fu_1968_p1;

assign p_Val2_13_i_i_fu_1982_p2 = ($signed(p_Val2_13_i_i_fu_1982_p0) * $signed(cos_t_V_reg_2877));

assign p_Val2_19_i_i_fu_1074_p2 = ($signed(i_op_assign_2_fu_1064_p2) * $signed(sin_t_V_reg_2887));

assign p_Val2_20_i_i_fu_1427_p2 = (p_Val2_i_i_reg_2903 - p_Val2_19_i_i_reg_2925);

assign p_Val2_26_i_i_fu_1930_p0 = y_cast_i_i_fu_1926_p1;

assign p_Val2_26_i_i_fu_1930_p2 = ($signed(p_Val2_26_i_i_fu_1930_p0) * $signed(cos_t_V_reg_2877));

assign p_Val2_27_fu_1079_p2 = (32'd32768 + p_Val2_i_i_reg_2903);

assign p_Val2_28_fu_1106_p3 = ((tmp_i_i3_fu_1088_p2[0:0] === 1'b1) ? p_Val2_27_fu_1079_p2 : p_Result_s_fu_1094_p5);

assign p_Val2_29_fu_1168_p2 = (32'd32768 + p_Val2_2_i_i_reg_2909);

assign p_Val2_2_i_i_fu_1049_p2 = ($signed(i_op_assign_fu_1039_p2) * $signed(sin_t_V_reg_2887));

assign p_Val2_30_fu_1195_p3 = ((tmp_i_i5_fu_1177_p2[0:0] === 1'b1) ? p_Val2_29_fu_1168_p2 : p_Result_41_fu_1183_p5);

assign p_Val2_30_i_i_fu_1972_p0 = x_1_cast_i_i_fu_1968_p1;

assign p_Val2_30_i_i_fu_1972_p2 = ($signed(p_Val2_30_i_i_fu_1972_p0) * $signed(sin_t_V_reg_2887));

assign p_Val2_31_fu_1257_p2 = (32'd32768 + p_Val2_3_i_i_reg_2915);

assign p_Val2_32_fu_1284_p3 = ((tmp_i_i9_fu_1266_p2[0:0] === 1'b1) ? p_Val2_31_fu_1257_p2 : p_Result_42_fu_1272_p5);

assign p_Val2_33_fu_1342_p2 = (32'd32768 + p_Val2_5_i_i_reg_2920);

assign p_Val2_34_fu_1369_p3 = ((tmp_i_i1_fu_1351_p2[0:0] === 1'b1) ? p_Val2_33_fu_1342_p2 : p_Result_43_fu_1357_p5);

assign p_Val2_34_i_i_fu_2351_p2 = ($signed(32'd65536) - $signed(p_Val2_44_reg_3141));

assign p_Val2_35_fu_1431_p2 = (32'd32768 + p_Val2_20_i_i_fu_1427_p2);

assign p_Val2_36_fu_1459_p3 = ((tmp_i_i2_fu_1441_p2[0:0] === 1'b1) ? p_Val2_35_fu_1431_p2 : p_Result_44_fu_1447_p5);

assign p_Val2_37_fu_1517_p2 = (p_Val2_2_i_i_reg_2909 + p_Val2_33_fu_1342_p2);

assign p_Val2_37_i_i_fu_2356_p2 = ($signed(32'd65536) - $signed(p_Val2_46_reg_3146));

assign p_Val2_38_fu_1544_p3 = ((tmp_i_i4_fu_1526_p2[0:0] === 1'b1) ? p_Val2_37_fu_1517_p2 : p_Result_45_fu_1532_p5);

assign p_Val2_39_fu_2562_p2 = (p_Val2_26_i_i_reg_3076 - p_Val2_9_i_i_fu_2557_p2);

assign p_Val2_3_fu_2572_p2 = (p_Val2_6_i_i_reg_3081 + p_Val2_10_i_i_fu_2567_p2);

assign p_Val2_3_i_i_fu_1059_p2 = ($signed(i_op_assign_1_fu_1054_p2) * $signed(sin_t_V_reg_2887));

assign p_Val2_42_fu_1977_p2 = (p_Val2_7_i_i_reg_3051 - p_Val2_30_i_i_fu_1972_p2);

assign p_Val2_44_fu_2168_p2 = (p_Val2_42_reg_3101 - tmp_114_i_i_fu_2160_p3);

assign p_Val2_46_fu_2181_p2 = (p_Val2_4_reg_3107 - tmp_116_i_i_fu_2173_p3);

assign p_Val2_47_fu_2369_p0 = OP2_V_cast_i_i_fu_2365_p1;

assign p_Val2_47_fu_2369_p1 = OP1_V_cast_i_i_fu_2361_p1;

assign p_Val2_47_fu_2369_p2 = ($signed(p_Val2_47_fu_2369_p0) * $signed(p_Val2_47_fu_2369_p1));

assign p_Val2_48_fu_2385_p0 = OP2_V_4_cast_i_i_reg_3151;

assign p_Val2_48_fu_2385_p1 = OP1_V_cast_i_i_fu_2361_p1;

assign p_Val2_48_fu_2385_p2 = ($signed(p_Val2_48_fu_2385_p0) * $signed(p_Val2_48_fu_2385_p1));

assign p_Val2_49_fu_2400_p0 = OP2_V_cast_i_i_fu_2365_p1;

assign p_Val2_49_fu_2400_p1 = OP1_V_5_cast_i_i_reg_3156;

assign p_Val2_49_fu_2400_p2 = ($signed(p_Val2_49_fu_2400_p0) * $signed(p_Val2_49_fu_2400_p1));

assign p_Val2_4_fu_1987_p2 = (p_Val2_8_i_i_reg_3056 + p_Val2_13_i_i_fu_1982_p2);

assign p_Val2_50_fu_2194_p0 = p_Val2_46_fu_2181_p2;

assign p_Val2_50_fu_2194_p1 = p_Val2_44_fu_2168_p2;

assign p_Val2_50_fu_2194_p2 = ($signed(p_Val2_50_fu_2194_p0) * $signed(p_Val2_50_fu_2194_p1));

assign p_Val2_5_i_i_fu_1069_p2 = ($signed(i_op_assign_2_fu_1064_p2) * $signed(cos_t_V_reg_2877));

assign p_Val2_68_0_1_i_i_fu_2434_p1 = p_Val2_68_0_1_i_i_fu_2434_p10;

assign p_Val2_68_0_1_i_i_fu_2434_p10 = src_val_load_2_reg_3211;

assign p_Val2_68_0_1_i_i_fu_2434_p2 = ($signed(tmp_120_i_i_reg_3196) * $signed({{1'b0}, {p_Val2_68_0_1_i_i_fu_2434_p1}}));

assign p_Val2_68_0_i_i_fu_2426_p1 = p_Val2_68_0_i_i_fu_2426_p10;

assign p_Val2_68_0_i_i_fu_2426_p10 = src_val_load_1_reg_3206;

assign p_Val2_68_0_i_i_fu_2426_p2 = ($signed(tmp_118_i_i_reg_3191) * $signed({{1'b0}, {p_Val2_68_0_i_i_fu_2426_p1}}));

assign p_Val2_68_1_1_i_i_fu_2452_p1 = p_Val2_68_1_1_i_i_fu_2452_p10;

assign p_Val2_68_1_1_i_i_fu_2452_p10 = src_val_q1;

assign p_Val2_68_1_1_i_i_fu_2452_p2 = ($signed(tmp_124_i_i_reg_3161) * $signed({{1'b0}, {p_Val2_68_1_1_i_i_fu_2452_p1}}));

assign p_Val2_68_1_i_i_fu_2443_p1 = p_Val2_68_1_i_i_fu_2443_p10;

assign p_Val2_68_1_i_i_fu_2443_p10 = src_val_q0;

assign p_Val2_68_1_i_i_fu_2443_p2 = ($signed(tmp_122_i_i_reg_3201) * $signed({{1'b0}, {p_Val2_68_1_i_i_fu_2443_p1}}));

assign p_Val2_69_1_1_i_i_fu_2467_p2 = (tmp32_reg_3236 + tmp31_fu_2463_p2);

assign p_Val2_6_i_i_fu_1935_p0 = y_cast_i_i_fu_1926_p1;

assign p_Val2_6_i_i_fu_1935_p2 = ($signed(p_Val2_6_i_i_fu_1935_p0) * $signed(sin_t_V_reg_2887));

assign p_Val2_7_i_i_fu_1888_p0 = y_1_cast_i_i_fu_1884_p1;

assign p_Val2_7_i_i_fu_1888_p2 = ($signed(p_Val2_7_i_i_fu_1888_p0) * $signed(cos_t_V_reg_2877));

assign p_Val2_8_i_i_fu_1893_p0 = y_1_cast_i_i_fu_1884_p1;

assign p_Val2_8_i_i_fu_1893_p2 = ($signed(p_Val2_8_i_i_fu_1893_p0) * $signed(sin_t_V_reg_2887));

assign p_Val2_9_i_i_fu_2557_p0 = x_cast_i_i_fu_2553_p1;

assign p_Val2_9_i_i_fu_2557_p2 = ($signed(p_Val2_9_i_i_fu_2557_p0) * $signed(sin_t_V_reg_2887));

assign p_Val2_i_i_fu_1044_p2 = ($signed(i_op_assign_fu_1039_p2) * $signed(cos_t_V_reg_2877));

assign p_cols_fu_1810_p2 = (17'd1 + tmp_90_cast_i_i_fu_1806_p1);

assign p_i_i_fu_1148_p3 = ((tmp_75_i_i_fu_1136_p2[0:0] === 1'b1) ? ret_V_fu_1114_p4 : ret_V_6_fu_1142_p2);

assign p_rows_fu_1794_p2 = (17'd1 + tmp_89_cast_i_i_fu_1790_p1);

assign r0_2_cast_i_i_fu_2055_p1 = p_18_i_i_fu_2044_p3;

assign r0_2_fu_2051_p1 = p_18_i_i_fu_2044_p3;

assign r0_fu_2636_p1 = p_17_i_i_fu_2628_p3;

assign r1_cast_i_i_fu_2295_p1 = r1_i_i_fu_2289_p2;

assign r1_i_i_fu_2289_p2 = ($signed(17'd1) + $signed(r0_2_cast_i_i_fu_2055_p1));

assign r_V_6_fu_2643_p2 = ($signed(33'd32768) + $signed(tmp_101_i_i_fu_2640_p1));

assign r_V_7_fu_2476_p2 = ($signed(33'd32768) + $signed(tmp_125_i_i_fu_2472_p1));

assign r_V_fu_2580_p2 = ($signed(33'd32768) + $signed(tmp_98_i_i_fu_2577_p1));

assign ret_V_10_fu_1320_p2 = (16'd1 + ret_V_9_fu_1292_p4);

assign ret_V_11_fu_1377_p4 = {{p_Val2_34_fu_1369_p3[31:16]}};

assign ret_V_12_fu_1405_p2 = (16'd1 + ret_V_11_fu_1377_p4);

assign ret_V_13_fu_1467_p4 = {{p_Val2_36_fu_1459_p3[31:16]}};

assign ret_V_14_fu_1495_p2 = (16'd1 + ret_V_13_fu_1467_p4);

assign ret_V_15_fu_1552_p4 = {{p_Val2_38_fu_1544_p3[31:16]}};

assign ret_V_16_fu_1580_p2 = (16'd1 + ret_V_15_fu_1552_p4);

assign ret_V_17_fu_2586_p4 = {{r_V_fu_2580_p2[32:16]}};

assign ret_V_18_fu_2614_p2 = (17'd1 + ret_V_17_fu_2586_p4);

assign ret_V_19_fu_2649_p4 = {{r_V_6_fu_2643_p2[32:16]}};

assign ret_V_20_fu_2677_p2 = (17'd1 + ret_V_19_fu_2649_p4);

assign ret_V_22_fu_2032_p2 = (16'd1 + ret_V_21_reg_3113);

assign ret_V_24_fu_2071_p2 = (16'd1 + ret_V_23_reg_3125);

assign ret_V_6_fu_1142_p2 = (16'd1 + ret_V_fu_1114_p4);

assign ret_V_7_fu_1203_p4 = {{p_Val2_30_fu_1195_p3[31:16]}};

assign ret_V_8_fu_1231_p2 = (16'd1 + ret_V_7_fu_1203_p4);

assign ret_V_9_fu_1292_p4 = {{p_Val2_32_fu_1284_p3[31:16]}};

assign ret_V_fu_1114_p4 = {{p_Val2_28_fu_1106_p3[31:16]}};

assign rev1_fu_2717_p2 = (tmp_97_fu_2709_p3 ^ 1'd1);

assign rev2_fu_2304_p2 = (slt1_fu_2299_p2 ^ 1'd1);

assign rev_fu_2103_p2 = (slt_fu_2098_p2 ^ 1'd1);

assign sel_tmp10_fu_801_p2 = (sel_tmp21_demorgan_fu_795_p2 ^ 1'd1);

assign sel_tmp11_fu_807_p2 = (sel_tmp10_fu_801_p2 & icmp_fu_692_p2);

assign sel_tmp12_fu_943_p2 = (tmp_61_i_i_reg_2853 ^ 1'd1);

assign sel_tmp13_fu_948_p2 = (tmp_66_i_i_fu_884_p2 & sel_tmp12_fu_943_p2);

assign sel_tmp14_fu_954_p3 = ((sel_tmp13_fu_948_p2[0:0] === 1'b1) ? tmp_54_fu_890_p1 : 32'd0);

assign sel_tmp15_fu_967_p2 = (sel_tmp30_demorgan_fu_962_p2 ^ 1'd1);

assign sel_tmp16_fu_973_p2 = (tmp_63_i_i_fu_854_p2 & sel_tmp15_fu_967_p2);

assign sel_tmp17_fu_979_p2 = (tmp_68_i_i_fu_894_p2 ^ 1'd1);

assign sel_tmp18_fu_985_p2 = (sel_tmp17_fu_979_p2 & sel_tmp16_fu_973_p2);

assign sel_tmp19_fu_991_p3 = ((sel_tmp18_fu_985_p2[0:0] === 1'b1) ? p_0165_i_i_fu_930_p3 : sel_tmp14_fu_954_p3);

assign sel_tmp1_fu_725_p2 = (tmp_45_i_i_reg_2831 ^ 1'd1);

assign sel_tmp20_fu_999_p2 = (tmp_68_i_i_fu_894_p2 & sel_tmp16_fu_973_p2);

assign sel_tmp21_demorgan_fu_795_p2 = (tmp_47_i_i_fu_636_p2 | sel_tmp6_demorgan_fu_744_p2);

assign sel_tmp21_fu_1005_p3 = ((sel_tmp20_fu_999_p2[0:0] === 1'b1) ? tmp_58_fu_926_p1 : sel_tmp19_fu_991_p3);

assign sel_tmp22_fu_1019_p2 = (sel_tmp45_demorgan_fu_1013_p2 ^ 1'd1);

assign sel_tmp23_fu_1025_p2 = (sel_tmp22_fu_1019_p2 & icmp1_fu_910_p2);

assign sel_tmp2_fu_730_p2 = (tmp_50_i_i_fu_666_p2 & sel_tmp1_fu_725_p2);

assign sel_tmp30_demorgan_fu_962_p2 = (tmp_66_i_i_fu_884_p2 | tmp_61_i_i_reg_2853);

assign sel_tmp3_fu_736_p3 = ((sel_tmp2_fu_730_p2[0:0] === 1'b1) ? tmp_44_fu_672_p1 : 32'd0);

assign sel_tmp45_demorgan_fu_1013_p2 = (tmp_63_i_i_fu_854_p2 | sel_tmp30_demorgan_fu_962_p2);

assign sel_tmp4_fu_781_p2 = (tmp_52_i_i_fu_676_p2 & sel_tmp7_fu_755_p2);

assign sel_tmp5_fu_787_p3 = ((sel_tmp4_fu_781_p2[0:0] === 1'b1) ? tmp_47_fu_708_p1 : sel_tmp_fu_773_p3);

assign sel_tmp6_demorgan_fu_744_p2 = (tmp_50_i_i_fu_666_p2 | tmp_45_i_i_reg_2831);

assign sel_tmp6_fu_749_p2 = (sel_tmp6_demorgan_fu_744_p2 ^ 1'd1);

assign sel_tmp7_fu_755_p2 = (tmp_47_i_i_fu_636_p2 & sel_tmp6_fu_749_p2);

assign sel_tmp8_fu_761_p2 = (tmp_52_i_i_fu_676_p2 ^ 1'd1);

assign sel_tmp9_fu_767_p2 = (sel_tmp8_fu_761_p2 & sel_tmp7_fu_755_p2);

assign sel_tmp_fu_773_p3 = ((sel_tmp9_fu_767_p2[0:0] === 1'b1) ? p_0156_i_i_fu_712_p3 : sel_tmp3_fu_736_p3);

assign sh_amt_1_cast_i_i_fu_880_p1 = sh_amt_1_fu_872_p3;

assign sh_amt_1_fu_872_p3 = ((tmp_63_i_i_fu_854_p2[0:0] === 1'b1) ? tmp_64_i_i_fu_860_p2 : tmp_65_i_i_fu_866_p2);

assign sh_amt_cast_i_i_fu_662_p1 = sh_amt_fu_654_p3;

assign sh_amt_fu_654_p3 = ((tmp_47_i_i_fu_636_p2[0:0] === 1'b1) ? tmp_48_i_i_fu_642_p2 : tmp_49_i_i_fu_648_p2);

assign sin_t_V_fu_1031_p3 = ((sel_tmp23_fu_1025_p2[0:0] === 1'b1) ? tmp_74_i_i_fu_937_p2 : sel_tmp21_fu_1005_p3);

assign slt1_fu_2299_p2 = (($signed(r1_cast_i_i_fu_2295_p1) < $signed(rows_reg_2859)) ? 1'b1 : 1'b0);

assign slt_fu_2098_p2 = (($signed(r0_2_fu_2051_p1) < $signed(rows_reg_2859)) ? 1'b1 : 1'b0);

assign start_out = real_start;

assign tmp31_fu_2463_p2 = (p_Val2_68_0_i_i_reg_3226 + p_Val2_68_0_1_i_i_reg_3231);

assign tmp32_fu_2457_p2 = (p_Val2_68_1_i_i_fu_2443_p2 + p_Val2_68_1_1_i_i_fu_2452_p2);

assign tmp_100_fu_2002_p1 = p_Val2_42_fu_1977_p2[15:0];

assign tmp_100_i_i_fu_2608_p2 = ((tmp_94_fu_2604_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_101_fu_2059_p3 = p_Val2_4_reg_3107[32'd31];

assign tmp_101_i_i_fu_2640_p1 = $signed(p_Val2_3_reg_3255);

assign tmp_102_fu_2016_p1 = p_Val2_4_fu_1987_p2[15:0];

assign tmp_102_i_i_fu_2671_p2 = ((tmp_96_fu_2667_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_103_fu_2115_p3 = tmp_39_fu_2109_p2[32'd15];

assign tmp_104_fu_2210_p1 = rows_reg_2859[9:0];

assign tmp_104_i_i_fu_2734_p2 = (($signed(c0_fu_2699_p1) < $signed(cols_reg_2869)) ? 1'b1 : 1'b0);

assign tmp_105_fu_2213_p1 = p_18_i_i_fu_2044_p3[9:0];

assign tmp_105_i_i_fu_2027_p2 = ((tmp_100_reg_3120 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_106_fu_2217_p3 = ((rev_fu_2103_p2[0:0] === 1'b1) ? tmp_104_fu_2210_p1 : tmp_105_fu_2213_p1);

assign tmp_106_i_i_cast_fu_2759_p1 = p_19_i_i_fu_2691_p3;

assign tmp_107_fu_2263_p1 = c1_0_1_i_i_fu_2248_p2;

assign tmp_108_fu_2267_p1 = i_op_assign_reg_2898[17:0];

assign tmp_108_i_i_cast_fu_2786_p1 = j_i_i_reg_330;

assign tmp_109_fu_2270_p3 = ((tmp_209_0_1_i_i_fu_2258_p2[0:0] === 1'b1) ? tmp_107_fu_2263_p1 : tmp_108_fu_2267_p1);

assign tmp_109_i_i_cast_fu_2745_p1 = j_i_i_reg_330;

assign tmp_10_fu_1852_p2 = (tmp_9_fu_1848_p1 + 17'd1);

assign tmp_110_fu_2310_p1 = r1_i_i_fu_2289_p2[9:0];

assign tmp_110_i_i_fu_2066_p2 = ((tmp_102_reg_3132 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_111_fu_2314_p3 = ((rev2_fu_2304_p2[0:0] === 1'b1) ? tmp_104_fu_2210_p1 : tmp_110_fu_2310_p1);

assign tmp_112_fu_2482_p3 = r_V_7_fu_2476_p2[32'd32];

assign tmp_112_i_i_fu_2135_p2 = (($signed(c0_2_fu_2090_p1) < $signed(cols_reg_2869)) ? 1'b1 : 1'b0);

assign tmp_113_fu_2490_p1 = r_V_7_fu_2476_p2[15:0];

assign tmp_114_i_i_fu_2160_p3 = {{p_18_i_i_fu_2044_p3}, {16'd0}};

assign tmp_116_i_i_fu_2173_p3 = {{p_20_i_i_fu_2083_p3}, {16'd0}};

assign tmp_125_i_i_fu_2472_p1 = $signed(p_Val2_69_1_1_i_i_fu_2467_p2);

assign tmp_126_i_i_cast_fu_2146_p1 = j5_i_i_reg_318;

assign tmp_127_i_i_fu_2494_p2 = ((tmp_113_fu_2490_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_129_i_i_cast_fu_2342_p1 = j5_i_i_reg_318;

assign tmp_16_fu_1858_p1 = grp_fu_525_p2;

assign tmp_17_fu_1862_p2 = (tmp_16_fu_1858_p1 + 17'd1);

assign tmp_209_0_1_i_i_fu_2258_p2 = (($signed(c1_0_1_cast_i_i_fu_2254_p1) < $signed(cols_reg_2869)) ? 1'b1 : 1'b0);

assign tmp_211_0_i_i_cast_fu_2233_p1 = p_20_i_i_fu_2083_p3;

assign tmp_24_fu_1828_p1 = grp_fu_455_p2;

assign tmp_25_fu_1832_p2 = (tmp_24_fu_1828_p1 + 17'd1);

assign tmp_32_fu_1838_p1 = grp_fu_525_p2;

assign tmp_33_fu_535_p1 = ireg_V_fu_531_p1[62:0];

assign tmp_34_fu_1842_p2 = (tmp_32_fu_1838_p1 + 17'd1);

assign tmp_35_fu_2703_p2 = (p_19_i_i_fu_2691_p3 | p_17_i_i_fu_2628_p3);

assign tmp_36_fu_2775_p2 = ($signed(tmp_49_cast_fu_2767_p3) + $signed(tmp_106_i_i_cast_fu_2759_p1));

assign tmp_36_i_i_fu_606_p3 = {{1'd1}, {tmp_40_reg_2826}};

assign tmp_37_fu_2790_p2 = (tmp_44_cast_reg_3086 + tmp_108_i_i_cast_fu_2786_p1);

assign tmp_37_i_i_fu_824_p3 = {{1'd1}, {tmp_53_reg_2848}};

assign tmp_38_fu_2749_p2 = (tmp_44_cast_reg_3086 + tmp_109_i_i_cast_fu_2745_p1);

assign tmp_39_fu_2109_p2 = (p_20_i_i_fu_2083_p3 | p_18_i_i_fu_2044_p3);

assign tmp_40_fu_557_p1 = ireg_V_fu_531_p1[51:0];

assign tmp_41_fu_2500_p4 = {{r_V_7_fu_2476_p2[23:16]}};

assign tmp_42_fu_2510_p2 = (8'd1 + tmp_41_fu_2500_p4);

assign tmp_43_fu_2516_p3 = ((tmp_127_i_i_fu_2494_p2[0:0] === 1'b1) ? tmp_41_fu_2500_p4 : tmp_42_fu_2510_p2);

assign tmp_44_cast_fu_1944_p3 = {{tmp_91_fu_1940_p1}, {8'd0}};

assign tmp_44_fu_672_p1 = man_V_2_fu_623_p3[31:0];

assign tmp_45_fu_2524_p3 = ((tmp_112_fu_2482_p3[0:0] === 1'b1) ? tmp_43_fu_2516_p3 : tmp_41_fu_2500_p4);

assign tmp_45_i_i_fu_561_p2 = ((tmp_33_fu_535_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_46_fu_682_p4 = {{sh_amt_fu_654_p3[11:5]}};

assign tmp_47_cast_fu_1902_p3 = {{tmp_92_fu_1898_p1}, {8'd0}};

assign tmp_47_fu_708_p1 = tmp_56_i_i_fu_702_p2[31:0];

assign tmp_47_i_i_fu_636_p2 = (($signed(F2_fu_630_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_48_fu_571_p1 = ireg_V_1_fu_567_p1[62:0];

assign tmp_48_i_i_fu_642_p2 = ($signed(12'd4080) + $signed(F2_fu_630_p2));

assign tmp_49_cast_fu_2767_p3 = {{tmp_98_fu_2763_p1}, {8'd0}};

assign tmp_49_fu_2237_p2 = ($signed(tmp_211_0_i_i_cast_fu_2233_p1) + $signed(tmp_55_cast_fu_2225_p3));

assign tmp_49_i_i_fu_648_p2 = (12'd16 - F2_fu_630_p2);

assign tmp_50_cast_fu_2781_p1 = $signed(tmp_36_fu_2775_p2);

assign tmp_50_fu_2278_p2 = (tmp_109_fu_2270_p3 + tmp_55_cast_fu_2225_p3);

assign tmp_50_i_i_fu_666_p2 = ((F2_fu_630_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_51_cast_fu_2795_p1 = tmp_37_reg_3269;

assign tmp_51_fu_2330_p2 = ($signed(tmp_211_0_i_i_cast_fu_2233_p1) + $signed(tmp_60_cast_fu_2322_p3));

assign tmp_52_cast_fu_2754_p1 = tmp_38_fu_2749_p2;

assign tmp_52_fu_2336_p2 = (tmp_109_fu_2270_p3 + tmp_60_cast_fu_2322_p3);

assign tmp_52_i_i_fu_676_p2 = ((sh_amt_fu_654_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_53_fu_593_p1 = ireg_V_1_fu_567_p1[51:0];

assign tmp_54_fu_890_p1 = man_V_5_fu_841_p3[31:0];

assign tmp_55_cast_fu_2225_p3 = {{tmp_106_fu_2217_p3}, {8'd0}};

assign tmp_55_fu_900_p4 = {{sh_amt_1_fu_872_p3[11:5]}};

assign tmp_55_i_i_fu_698_p1 = $unsigned(sh_amt_cast_i_i_fu_662_p1);

assign tmp_56_cast_fu_2243_p1 = $signed(tmp_49_fu_2237_p2);

assign tmp_56_fu_2346_p2 = (tmp_129_i_i_cast_fu_2342_p1 + tmp_47_cast_reg_3061);

assign tmp_56_i_i_fu_702_p2 = $signed(man_V_2_fu_623_p3) >>> tmp_55_i_i_fu_698_p1;

assign tmp_57_cast_fu_2284_p1 = $signed(tmp_50_fu_2278_p2);

assign tmp_57_fu_2150_p2 = (tmp_47_cast_reg_3061 + tmp_126_i_i_cast_fu_2146_p1);

assign tmp_58_fu_926_p1 = tmp_72_i_i_fu_920_p2[31:0];

assign tmp_58_i_i_fu_719_p2 = tmp_44_fu_672_p1 << sh_amt_cast_i_i_fu_662_p1;

assign tmp_59_fu_1084_p1 = p_Val2_27_fu_1079_p2[15:0];

assign tmp_59_i_i_fu_821_p1 = exp_tmp_V_1_reg_2843;

assign tmp_60_cast_fu_2322_p3 = {{tmp_111_fu_2314_p3}, {8'd0}};

assign tmp_60_fu_1124_p3 = p_Val2_28_fu_1106_p3[32'd31];

assign tmp_61_cast_fu_2415_p1 = $signed(tmp_51_reg_3176);

assign tmp_61_i_i_fu_597_p2 = ((tmp_48_fu_571_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_62_cast_fu_2419_p1 = $signed(tmp_52_reg_3181);

assign tmp_63_cast_fu_2533_p1 = tmp_56_reg_3186_pp0_iter1_reg;

assign tmp_63_i_i_fu_854_p2 = (($signed(F2_1_fu_848_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_64_cast_fu_2155_p1 = tmp_57_fu_2150_p2;

assign tmp_64_i_i_fu_860_p2 = ($signed(12'd4080) + $signed(F2_1_fu_848_p2));

assign tmp_65_fu_1132_p1 = p_Val2_28_fu_1106_p3[15:0];

assign tmp_65_i_i_fu_866_p2 = (12'd16 - F2_1_fu_848_p2);

assign tmp_66_fu_1164_p1 = p_1_i_i_fu_1156_p3[14:0];

assign tmp_66_i_i_fu_884_p2 = ((F2_1_fu_848_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_67_fu_1173_p1 = p_Val2_29_fu_1168_p2[15:0];

assign tmp_68_fu_1213_p3 = p_Val2_30_fu_1195_p3[32'd31];

assign tmp_68_i_i_fu_894_p2 = ((sh_amt_1_fu_872_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_69_fu_1221_p1 = p_Val2_30_fu_1195_p3[15:0];

assign tmp_70_fu_1253_p1 = p_2_i_i_fu_1245_p3[14:0];

assign tmp_71_fu_1262_p1 = p_Val2_31_fu_1257_p2[15:0];

assign tmp_71_i_i_fu_916_p1 = $unsigned(sh_amt_1_cast_i_i_fu_880_p1);

assign tmp_72_fu_1302_p3 = p_Val2_32_fu_1284_p3[32'd31];

assign tmp_72_i_i_fu_920_p2 = $signed(man_V_5_fu_841_p3) >>> tmp_71_i_i_fu_916_p1;

assign tmp_73_fu_1310_p1 = p_Val2_32_fu_1284_p3[15:0];

assign tmp_74_fu_1347_p1 = p_Val2_33_fu_1342_p2[15:0];

assign tmp_74_i_i_fu_937_p2 = tmp_54_fu_890_p1 << sh_amt_1_cast_i_i_fu_880_p1;

assign tmp_75_fu_1387_p3 = p_Val2_34_fu_1369_p3[32'd31];

assign tmp_75_i_i_fu_1136_p2 = ((tmp_65_fu_1132_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_76_fu_1395_p1 = p_Val2_34_fu_1369_p3[15:0];

assign tmp_76_i_i_fu_1225_p2 = ((tmp_69_fu_1221_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_77_fu_1437_p1 = p_Val2_35_fu_1431_p2[15:0];

assign tmp_77_i_i_fu_1314_p2 = ((tmp_73_fu_1310_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_78_fu_1477_p3 = p_Val2_36_fu_1459_p3[32'd31];

assign tmp_78_i_i_fu_1399_p2 = ((tmp_76_fu_1395_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_79_fu_1485_p1 = p_Val2_36_fu_1459_p3[15:0];

assign tmp_79_i_i_fu_1489_p2 = ((tmp_79_fu_1485_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_80_fu_1522_p1 = p_Val2_37_fu_1517_p2[15:0];

assign tmp_80_i_i_fu_1574_p2 = ((tmp_82_fu_1570_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_81_fu_1562_p3 = p_Val2_38_fu_1544_p3[32'd31];

assign tmp_82_fu_1570_p1 = p_Val2_38_fu_1544_p3[15:0];

assign tmp_83_fu_1602_p3 = p_1_i_i_fu_1156_p3[32'd15];

assign tmp_84_fu_1727_p1 = y_assign_2_fu_1721_p3[14:0];

assign tmp_85_fu_1618_p3 = p_2_i_i_fu_1245_p3[32'd15];

assign tmp_86_fu_1762_p1 = y_assign_3_fu_1756_p3[14:0];

assign tmp_89_cast_i_i_fu_1790_p1 = tmp_89_i_i_fu_1784_p2;

assign tmp_89_i_i_fu_1784_p2 = ($signed(tmp_i91_cast_i_i_fu_1744_p1) - $signed(x_min_fu_1662_p3));

assign tmp_90_cast_i_i_fu_1806_p1 = tmp_90_i_i_fu_1800_p2;

assign tmp_90_i_i_fu_1800_p2 = ($signed(tmp_i97_cast_i_i_fu_1779_p1) - $signed(y_min_fu_1702_p3));

assign tmp_91_fu_1940_p1 = i_i_i_reg_307[9:0];

assign tmp_91_i_i_fu_1816_p2 = ((method == 2'd0) ? 1'b1 : 1'b0);

assign tmp_92_fu_1898_p1 = i4_i_i_reg_296[9:0];

assign tmp_93_fu_2596_p3 = r_V_fu_2580_p2[32'd32];

assign tmp_93_i_i_fu_1822_p2 = ((method == 2'd1) ? 1'b1 : 1'b0);

assign tmp_94_fu_2604_p1 = r_V_fu_2580_p2[15:0];

assign tmp_95_fu_2659_p3 = r_V_6_fu_2643_p2[32'd32];

assign tmp_96_fu_2667_p1 = r_V_6_fu_2643_p2[15:0];

assign tmp_97_fu_2709_p3 = tmp_35_fu_2703_p2[32'd16];

assign tmp_98_fu_2763_p1 = p_17_i_i_fu_2628_p3[9:0];

assign tmp_98_i_i_fu_2577_p1 = $signed(p_Val2_39_reg_3250);

assign tmp_99_fu_2020_p3 = p_Val2_42_reg_3101[32'd31];

assign tmp_9_fu_1848_p1 = grp_fu_455_p2;

assign tmp_i76_i_i_fu_1646_p2 = (($signed(p_13_i_i_reg_2944) < $signed(p_15_i_i_reg_2962)) ? 1'b1 : 1'b0);

assign tmp_i78_i_i_fu_1656_p2 = (($signed(x_assign_1_fu_1639_p3) < $signed(y_assign_fu_1650_p3)) ? 1'b1 : 1'b0);

assign tmp_i79_cast_i_i_fu_1670_p1 = x_min_fu_1662_p3;

assign tmp_i80_i_i_fu_1674_p2 = (($signed(p_2_i_i_reg_2937) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign tmp_i82_i_i_fu_1686_p2 = (($signed(p_14_i_i_reg_2953) < $signed(p_16_i_i_reg_2971)) ? 1'b1 : 1'b0);

assign tmp_i84_i_i_fu_1696_p2 = (($signed(x_assign_2_fu_1679_p3) < $signed(y_assign_1_fu_1690_p3)) ? 1'b1 : 1'b0);

assign tmp_i85_cast_i_i_fu_1710_p1 = y_min_fu_1702_p3;

assign tmp_i87_cast_i_i_fu_1714_p1 = x_assign_3_reg_2980;

assign tmp_i88_i_i_fu_1717_p2 = (($signed(p_13_i_i_reg_2944) > $signed(p_15_i_i_reg_2962)) ? 1'b1 : 1'b0);

assign tmp_i90_i_i_fu_1731_p2 = (($signed(tmp_i87_cast_i_i_fu_1714_p1) > $signed(y_assign_2_fu_1721_p3)) ? 1'b1 : 1'b0);

assign tmp_i91_cast_i_i_fu_1744_p1 = x_max_fu_1737_p3;

assign tmp_i93_cast_i_i_fu_1749_p1 = x_assign_4_reg_2986;

assign tmp_i94_i_i_fu_1752_p2 = (($signed(p_14_i_i_reg_2953) > $signed(p_16_i_i_reg_2971)) ? 1'b1 : 1'b0);

assign tmp_i96_i_i_fu_1766_p2 = (($signed(tmp_i93_cast_i_i_fu_1749_p1) > $signed(y_assign_3_fu_1756_p3)) ? 1'b1 : 1'b0);

assign tmp_i97_cast_i_i_fu_1779_p1 = y_max_fu_1772_p3;

assign tmp_i_i1_fu_1351_p2 = ((tmp_74_fu_1347_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i2_fu_1441_p2 = ((tmp_77_fu_1437_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i3_fu_1088_p2 = ((tmp_59_fu_1084_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i4_fu_1526_p2 = ((tmp_80_fu_1522_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i5_fu_1177_p2 = ((tmp_67_fu_1173_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i9_fu_1266_p2 = ((tmp_71_fu_1262_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_i_i_132_fu_603_p1 = exp_tmp_V_reg_2821;

assign tmp_i_i_i_fu_1634_p2 = (($signed(p_1_i_i_reg_2930) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign x_1_cast_i_i_fu_1968_p1 = $signed(x_1_fu_1963_p2);

assign x_1_fu_1963_p2 = ($signed(tmp_i79_cast_i_i_reg_2992) + $signed(ap_phi_mux_j5_i_i_phi_fu_322_p4));

assign x_assign_1_fu_1639_p3 = ((tmp_i_i_i_fu_1634_p2[0:0] === 1'b1) ? 16'd0 : p_1_i_i_reg_2930);

assign x_assign_2_fu_1679_p3 = ((tmp_i80_i_i_fu_1674_p2[0:0] === 1'b1) ? 16'd0 : p_2_i_i_reg_2937);

assign x_assign_3_fu_1610_p3 = ((tmp_83_fu_1602_p3[0:0] === 1'b1) ? 15'd0 : tmp_66_fu_1164_p1);

assign x_assign_4_fu_1626_p3 = ((tmp_85_fu_1618_p3[0:0] === 1'b1) ? 15'd0 : tmp_70_fu_1253_p1);

assign x_cast_i_i_fu_2553_p1 = $signed(x_fu_2548_p2);

assign x_fu_2548_p2 = ($signed(tmp_i79_cast_i_i_reg_2992) + $signed(ap_phi_mux_j_i_i_phi_fu_334_p4));

assign x_max_fu_1737_p3 = ((tmp_i90_i_i_fu_1731_p2[0:0] === 1'b1) ? x_assign_3_reg_2980 : tmp_84_fu_1727_p1);

assign x_min_fu_1662_p3 = ((tmp_i78_i_i_fu_1656_p2[0:0] === 1'b1) ? x_assign_1_fu_1639_p3 : y_assign_fu_1650_p3);

assign y_1_cast_i_i_fu_1884_p1 = $signed(y_1_fu_1879_p2);

assign y_1_fu_1879_p2 = ($signed(tmp_i85_cast_i_i_reg_2998) + $signed(i4_i_i_reg_296));

assign y_assign_1_fu_1690_p3 = ((tmp_i82_i_i_fu_1686_p2[0:0] === 1'b1) ? p_14_i_i_reg_2953 : p_16_i_i_reg_2971);

assign y_assign_2_fu_1721_p3 = ((tmp_i88_i_i_fu_1717_p2[0:0] === 1'b1) ? p_13_i_i_reg_2944 : p_15_i_i_reg_2962);

assign y_assign_3_fu_1756_p3 = ((tmp_i94_i_i_fu_1752_p2[0:0] === 1'b1) ? p_14_i_i_reg_2953 : p_16_i_i_reg_2971);

assign y_assign_fu_1650_p3 = ((tmp_i76_i_i_fu_1646_p2[0:0] === 1'b1) ? p_13_i_i_reg_2944 : p_15_i_i_reg_2962);

assign y_cast_i_i_fu_1926_p1 = $signed(y_fu_1921_p2);

assign y_fu_1921_p2 = ($signed(tmp_i85_cast_i_i_reg_2998) + $signed(i_i_i_reg_307));

assign y_max_fu_1772_p3 = ((tmp_i96_i_i_fu_1766_p2[0:0] === 1'b1) ? x_assign_4_reg_2986 : tmp_86_fu_1762_p1);

assign y_min_fu_1702_p3 = ((tmp_i84_i_i_fu_1696_p2[0:0] === 1'b1) ? x_assign_2_fu_1679_p3 : y_assign_1_fu_1690_p3);

always @ (posedge ap_clk) begin
    tmp_47_cast_reg_3061[7:0] <= 8'b00000000;
    tmp_44_cast_reg_3086[7:0] <= 8'b00000000;
end

endmodule //Rotate
