Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.34 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.34 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: cpu8bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : cpu8bit.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : cpu8bit
Output Format                      : NGC
Target Device                      : xc2s50e-7-tq144

---- Source Options
Top Module Name                    : cpu8bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : cpu8bit.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu_utils.vhd in Library work.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu_iu.vhd in Library work.
Entity <cpu_iu> (Architecture <iu_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu_cu.vhd in Library work.
Entity <cpu_cu> (Architecture <cu_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu_du.vhd in Library work.
Entity <cpu_du> (Architecture <du_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu_oa.vhd in Library work.
Entity <cpu_oa> (Architecture <oa_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu_wd.vhd in Library work.
Entity <cpu_wd> (Architecture <wd_struct>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu.vhd in Library work.
Entity <cpu> (Architecture <cpu_arch>) compiled.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/inout4reg.vhd in Library work.
Architecture inout4reg_struct of Entity inout4reg is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/interrupt.vhd in Library work.
Architecture interrupt_struct of Entity interrupt is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/timer.vhd in Library work.
Architecture tmr_struct of Entity timer is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/tx_uart.vhd in Library work.
Architecture tx_uart_struct of Entity tx_uart is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/rx_uart.vhd in Library work.
Architecture rx_uart_struct of Entity rx_uart is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/ctrl8cpu.vhd in Library work.
Architecture ctrl8cpu_struct of Entity ctrl8cpu is up to date.
Compiling vhdl file C:/CpuGen/Applications/Cpu8Bit/Xilinx/cpu8bit.vhf in Library work.
Entity <cpu8bit> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu8bit> (Architecture <behavioral>).
WARNING:Xst:753 - C:/CpuGen/Applications/Cpu8Bit/Xilinx/cpu8bit.vhf line 171: Unconnected output port 'nadwe_out' of component 'cpu'.
WARNING:Xst:1542 - C:/CpuGen/Applications/Cpu8Bit/Xilinx/cpu8bit.vhf line 187: No default binding for component: <interrupt>. Generic <NI> is not on the component.
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu8Bit/Xilinx/cpu8bit.vhf line 205: Generating a Black Box for component <ram>.
WARNING:Xst:766 - C:/CpuGen/Applications/Cpu8Bit/Xilinx/cpu8bit.vhf line 210: Generating a Black Box for component <rom>.
Entity <cpu8bit> analyzed. Unit <cpu8bit> generated.

Analyzing Entity <cpu> (Architecture <cpu_arch>).
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <CPU_IU> (Architecture <iu_struct>).
INFO:Xst:1561 - C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu_iu.vhd line 92: Mux is complete : default of case is discarded
Entity <CPU_IU> analyzed. Unit <CPU_IU> generated.

Analyzing Entity <CPU_CU> (Architecture <cu_struct>).
Entity <CPU_CU> analyzed. Unit <CPU_CU> generated.

Analyzing Entity <CPU_DU> (Architecture <du_struct>).
Entity <CPU_DU> analyzed. Unit <CPU_DU> generated.

Analyzing Entity <CPU_OA> (Architecture <oa_struct>).
Entity <CPU_OA> analyzed. Unit <CPU_OA> generated.

Analyzing Entity <CPU_WD> (Architecture <wd_struct>).
Entity <CPU_WD> analyzed. Unit <CPU_WD> generated.

Analyzing Entity <inout4reg> (Architecture <inout4reg_struct>).
Entity <inout4reg> analyzed. Unit <inout4reg> generated.

Analyzing Entity <interrupt> (Architecture <interrupt_struct>).
Entity <interrupt> analyzed. Unit <interrupt> generated.

Analyzing Entity <timer> (Architecture <tmr_struct>).
Entity <timer> analyzed. Unit <timer> generated.

Analyzing Entity <tx_uart> (Architecture <tx_uart_struct>).
WARNING:Xst:790 - C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/tx_uart.vhd line 83: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1304 - Contents of register <tx_uart_shift<10>> in unit <tx_uart> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <tx_uart_shift<9>> in unit <tx_uart> never changes during circuit operation. The register is replaced by logic.
Entity <tx_uart> analyzed. Unit <tx_uart> generated.

Analyzing Entity <rx_uart> (Architecture <rx_uart_struct>).
WARNING:Xst:790 - C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/rx_uart.vhd line 113: Index value(s) does not match array range, simulation mismatch.
Entity <rx_uart> analyzed. Unit <rx_uart> generated.

Analyzing Entity <ctrl8cpu> (Architecture <ctrl8cpu_struct>).
Entity <ctrl8cpu> analyzed. Unit <ctrl8cpu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU_WD>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu_wd.vhd.
    Found 10-bit register for signal <daddr_c>.
    Found 1-bit register for signal <ndwe_c>.
    Found 10 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <CPU_WD> synthesized.


Synthesizing Unit <CPU_OA>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu_oa.vhd.
WARNING:Xst:646 - Signal <int_re_c> is assigned but never used.
    Found 2-bit comparator less for signal <$n0038> created at line 91.
    Found 2-bit comparator greater for signal <$n0039> created at line 125.
    Found 8-bit adder for signal <$n0046> created at line 131.
    Found 2-bit adder for signal <$n0055> created at line 92.
    Found 8-bit register for signal <iinc_c>.
    Found 8-bit register for signal <iinc_i>.
    Found 1-bit register for signal <iinc_we_c>.
    Found 8-bit register for signal <ireg_c>.
    Found 8-bit register for signal <ireg_i>.
    Found 1-bit register for signal <ireg_we_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <CPU_OA> synthesized.


Synthesizing Unit <CPU_DU>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu_du.vhd.
WARNING:Xst:646 - Signal <code_c> is assigned but never used.
    Found 2-bit comparator less for signal <$n0026> created at line 225.
    Found 1-bit xor2 for signal <$n0029> created at line 162.
    Found 1-bit xor2 for signal <$n0030> created at line 162.
    Found 1-bit xor2 for signal <$n0031> created at line 162.
    Found 1-bit xor2 for signal <$n0032> created at line 162.
    Found 1-bit xor2 for signal <$n0033> created at line 162.
    Found 1-bit xor2 for signal <$n0034> created at line 162.
    Found 1-bit xor2 for signal <$n0035> created at line 162.
    Found 1-bit xor2 for signal <$n0036> created at line 162.
    Found 9-bit subtractor for signal <$n0066> created at line 186.
    Found 2-bit adder for signal <$n0070> created at line 63.
    Found 2-bit comparator greater for signal <$n0071> created at line 87.
    Found 8-bit adder carry out for signal <$n0074> created at line 170.
    Found 9-bit register for signal <acc_c<0>>.
    Found 9-bit register for signal <acc_i<0>>.
    Found 2-bit register for signal <nreset_v>.
    Found 1-bit register for signal <skip_i>.
    Found 8 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   3 Adder/Subtracter(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <CPU_DU> synthesized.


Synthesizing Unit <CPU_CU>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu_cu.vhd.
WARNING:Xst:646 - Signal <idata_c> is assigned but never used.
WARNING:Xst:646 - Signal <daddr_c> is assigned but never used.
WARNING:Xst:646 - Signal <E_c> is assigned but never used.
WARNING:Xst:646 - Signal <C_dvalid> is assigned but never used.
    Using one-hot encoding for signal <S_c>.
    Using one-hot encoding for signal <E_x>.
    Found 2-bit comparator less for signal <$n0052> created at line 408.
    Found 2-bit comparator less for signal <$n0054> created at line 109.
    Found 2-bit comparator greater for signal <$n0066> created at line 321.
    Found 2-bit adder for signal <$n0091> created at line 110.
    Found 8-bit register for signal <data_is_c>.
    Found 1-bit register for signal <int_start_c>.
    Found 1-bit register for signal <int_stop_c>.
    Found 2-bit register for signal <nreset_v>.
    Found 3-bit register for signal <S_c>.
    Found 1-bit register for signal <skip_c>.
    Found 3-bit register for signal <TC_c>.
    Found 4-bit register for signal <TD_c>.
    Found 1-bit register for signal <valid_c>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   3 Comparator(s).
Unit <CPU_CU> synthesized.


Synthesizing Unit <CPU_IU>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu_iu.vhd.
WARNING:Xst:737 - Found 10-bit latch for signal <eaddr_x>.
    Found 2-bit comparator greater for signal <$n0022> created at line 64.
    Found 10-bit adder for signal <$n0024> created at line 77.
    Found 2-bit comparator less for signal <$n0026> created at line 47.
    Found 2-bit comparator lessequal for signal <$n0036> created at line 64.
    Found 2-bit adder for signal <$n0037> created at line 48.
    Found 2-bit register for signal <nreset_v>.
    Found 10-bit register for signal <pc>.
    Found 80-bit register for signal <stack_addrs_c>.
    Found 17 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  92 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   3 Comparator(s).
	inferred  80 Multiplexer(s).
Unit <CPU_IU> synthesized.


Synthesizing Unit <ctrl8cpu>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/ctrl8cpu.vhd.
WARNING:Xst:647 - Input <CPU_DATA_OUT> is never used.
WARNING:Xst:647 - Input <CPU_ADDR_OUT<9>> is never used.
WARNING:Xst:647 - Input <CPU_ADDR_OUT<7:5>> is never used.
WARNING:Xst:647 - Input <CPU_ADDR_OUT<1:0>> is never used.
WARNING:Xst:647 - Input <nRE_CPU> is never used.
    Using one-hot encoding for signal <mux_c>.
    Found 5-bit register for signal <mux_c>.
Unit <ctrl8cpu> synthesized.


Synthesizing Unit <rx_uart>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/rx_uart.vhd.
WARNING:Xst:1780 - Signal <clk_rx> is never used or assigned.
    Register <rx_uart_ovr_c> equivalent to <rx_uart_full_c> has been removed
    Found finite state machine <FSM_0> for signal <rx_s>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | $n0022 (negative)                              |
    | Reset              | nreset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit comparator less for signal <$n0025> created at line 114.
    Found 4-bit adder for signal <$n0058> created at line 115.
    Found 4-bit adder for signal <$n0059> created at line 103.
    Found 4-bit adder for signal <$n0060> created at line 140.
    Found 4-bit adder for signal <$n0061> created at line 124.
    Found 4-bit register for signal <rx_16_count>.
    Found 4-bit register for signal <rx_8_count>.
    Found 4-bit register for signal <rx_8z_count>.
    Found 4-bit register for signal <rx_bit_count>.
    Found 8-bit down counter for signal <rx_clk_count>.
    Found 8-bit register for signal <rx_clk_div>.
    Found 8-bit register for signal <rx_uart_fifo>.
    Found 1-bit register for signal <rx_uart_full_c>.
    Found 1-bit register for signal <rx_uart_full_d>.
    Found 1-bit register for signal <rx_uart_full_s>.
    Found 1-bit register for signal <rx_uart_ovr_d>.
    Found 1-bit register for signal <rx_uart_ovr_s>.
    Found 9-bit register for signal <rx_uart_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred   4 Adder/Subtracter(s).
	inferred   1 Comparator(s).
Unit <rx_uart> synthesized.


Synthesizing Unit <tx_uart>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/tx_uart.vhd.
    Found 1-bit register for signal <tx_uart>.
    Found 5-bit comparator less for signal <$n0020> created at line 85.
    Found 4-bit adder for signal <$n0040> created at line 86.
    Found 4-bit adder for signal <$n0041> created at line 93.
    Found 4-bit register for signal <tx_16_count>.
    Found 4-bit register for signal <tx_bit_count>.
    Found 8-bit down counter for signal <tx_clk_count>.
    Found 8-bit register for signal <tx_clk_div>.
    Found 1-bit register for signal <tx_s<0>>.
    Found 1-bit register for signal <tx_uart_busy>.
    Found 8-bit register for signal <tx_uart_fifo>.
    Found 9-bit register for signal <tx_uart_shift<8:0>>.
    Summary:
	inferred   1 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   1 Comparator(s).
Unit <tx_uart> synthesized.


Synthesizing Unit <timer>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/timer.vhd.
WARNING:Xst:1780 - Signal <tmr_status> is never used or assigned.
    Found 8-bit subtractor for signal <$n0016> created at line 86.
    Found 8-bit adder for signal <$n0017> created at line 82.
    Found 8-bit register for signal <tmr_count>.
    Found 1-bit register for signal <tmr_enable>.
    Found 8-bit register for signal <tmr_high>.
    Found 1-bit register for signal <tmr_int_x>.
    Found 8-bit register for signal <tmr_low>.
    Found 1-bit register for signal <tmr_reset>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
Unit <timer> synthesized.


Synthesizing Unit <interrupt>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/interrupt.vhd.
    Found 8-bit register for signal <int_clr_c>.
    Found 8-bit register for signal <int_mask_c>.
    Found 8-bit register for signal <int_masked>.
    Found 8-bit register for signal <int_masked_c>.
    Found 8-bit register for signal <int_pending_c>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <interrupt> synthesized.


Synthesizing Unit <inout4reg>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/../../Components/inout4reg.vhd.
    Found 8-bit register for signal <out_1reg>.
    Found 8-bit register for signal <out_0reg>.
    Found 8-bit register for signal <reg_data_out_c>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <inout4reg> synthesized.


Synthesizing Unit <cpu>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/../cpu.vhd.
Unit <cpu> synthesized.


Synthesizing Unit <cpu8bit>.
    Related source file is C:/CpuGen/Applications/Cpu8Bit/Xilinx/cpu8bit.vhf.
Unit <cpu8bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 83
  10-bit register                  : 10
  9-bit register                   : 2
  3-bit register                   : 2
  4-bit register                   : 7
  5-bit register                   : 1
  1-bit register                   : 37
  8-bit register                   : 20
  2-bit register                   : 4
# Latches                          : 1
  10-bit latch                     : 1
# Counters                         : 2
  8-bit down counter               : 2
# Multiplexers                     : 11
  2-to-1 multiplexer               : 11
# Adders/Subtractors               : 16
  8-bit adder                      : 2
  2-bit adder                      : 4
  8-bit adder carry out            : 1
  9-bit subtractor                 : 1
  10-bit adder                     : 1
  4-bit adder                      : 6
  8-bit subtractor                 : 1
# Comparators                      : 12
  2-bit comparator less            : 5
  2-bit comparator greater         : 4
  2-bit comparator lessequal       : 1
  5-bit comparator less            : 2
# Xors                             : 8
  1-bit xor2                       : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <rx_s> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Launcher: "ram.ngo" is up to date.
Launcher: "rom.ngo" is up to date.
Loading core <ram> for timing and area information for instance <XLXI_7>.
Loading core <rom> for timing and area information for instance <XLXI_8>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <S_c>.
WARNING:Xst:1291 - FF/Latch <0> is unconnected in block <mux_c>.
WARNING:Xst:1291 - FF/Latch <mux_c_0> is unconnected in block <ctrl8cpu>.
WARNING:Xst:1291 - FF/Latch <S_c_0> is unconnected in block <CPU_CU>.

Optimizing unit <cpu8bit> ...

Optimizing unit <inout4reg> ...

Optimizing unit <interrupt> ...

Optimizing unit <timer> ...

Optimizing unit <tx_uart> ...

Optimizing unit <rx_uart> ...

Optimizing unit <ctrl8cpu> ...

Optimizing unit <CPU_IU> ...

Optimizing unit <CPU_CU> ...

Optimizing unit <CPU_DU> ...

Optimizing unit <CPU_OA> ...
Loading device for application Xst from file '2s50e.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <XLXI_1_I5_daddr_c_9> is unconnected in block <cpu8bit>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu8bit, actual ratio is 80.
FlipFlop XLXI_1_I2_TC_c_0 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TC_c_1 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TC_c_2 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_2 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_0 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_1 has been replicated 1 time(s)
FlipFlop XLXI_1_I2_TD_c_3 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu8bit.ngr
Top Level Output File Name         : cpu8bit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 40

Macro Statistics :
# Registers                        : 87
#      1-bit register              : 43
#      10-bit register             : 10
#      2-bit register              : 4
#      3-bit register              : 1
#      4-bit register              : 7
#      8-bit register              : 20
#      9-bit register              : 2
# Counters                         : 2
#      8-bit down counter          : 2
# Multiplexers                     : 4
#      2-to-1 multiplexer          : 4
# Adders/Subtractors               : 12
#      10-bit adder                : 1
#      4-bit adder                 : 6
#      8-bit adder                 : 2
#      8-bit adder carry out       : 1
#      8-bit subtractor            : 1
#      9-bit subtractor            : 1
# Comparators                      : 12
#      2-bit comparator greater    : 4
#      2-bit comparator less       : 5
#      2-bit comparator lessequal  : 1
#      5-bit comparator less       : 2

Cell Usage :
# BELS                             : 1234
#      BUF                         : 4
#      GND                         : 3
#      INV                         : 1
#      LUT1                        : 54
#      LUT2                        : 77
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 152
#      LUT3_D                      : 14
#      LUT3_L                      : 13
#      LUT4                        : 583
#      LUT4_D                      : 45
#      LUT4_L                      : 46
#      MUXCY                       : 80
#      MUXF5                       : 76
#      VCC                         : 3
#      XORCY                       : 81
# FlipFlops/Latches                : 395
#      FDC                         : 124
#      FDCE                        : 107
#      FDCPE                       : 16
#      FDE                         : 108
#      FDP                         : 2
#      FDPE                        : 28
#      LDE                         : 10
# RAMS                             : 5
#      RAMB4_S2                    : 1
#      RAMB4_S4                    : 3
#      RAMB4_S8                    : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 38
#      IBUF                        : 21
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s50etq144-7 

 Number of Slices:                     552  out of    768    71%  
 Number of Slice Flip Flops:           395  out of   1536    25%  
 Number of 4 input LUTs:               986  out of   1536    64%  
 Number of bonded IOBs:                 38  out of    102    37%  
 Number of BRAMs:                        5  out of      8    62%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
UCLK                               | BUFGP                  | 390   |
NRESET                             | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 26.058ns (Maximum Frequency: 38.376MHz)
   Minimum input arrival time before clock: 26.470ns
   Maximum output required time after clock: 6.140ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'UCLK'
Delay:               26.058ns (Levels of Logic = 20)
  Source:            XLXI_1_I2_TD_c_2 (FF)
  Destination:       XLXI_1_I3_acc_i_0_7 (FF)
  Source Clock:      UCLK rising
  Destination Clock: UCLK rising

  Data Path: XLXI_1_I2_TD_c_2 to XLXI_1_I3_acc_i_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.886   2.565  XLXI_1_I2_TD_c_2 (XLXI_1_I2_TD_c_2)
     LUT3:I1->O            1   0.418   0.828  XLXI_1_I3__n007226_SW0 (N43136)
     LUT4:I3->O            1   0.418   0.828  XLXI_1_I3_skip_l37 (CHOICE3026)
     LUT4_D:I1->O          7   0.418   1.755  XLXI_1_I3_skip_l123 (XLXI_1_I3_skip_l)
     LUT4_L:I2->LO         1   0.418   0.100  XLXI_1_I2__n006236_SW1 (N43342)
     LUT4:I3->O            9   0.418   1.935  XLXI_1_I2__n006236 (XLXI_1_I2_C_raw)
     LUT4:I0->O            2   0.418   1.035  XLXI_1_I4_Ker218921_SW1 (N43443)
     LUT4_D:I3->O         11   0.418   2.115  XLXI_1_I4_Ker217601 (XLXI_1_I4_N21762)
     LUT4_D:I0->O         10   0.418   2.025  XLXI_1_I5_Mmux_daddr_out_Result<0>1 (CPU_ADDR_OUT<0>)
     LUT3:I0->O            1   0.418   0.828  XLXI_3_reg_data_out_x<3>_SW0 (N29274)
     LUT4_L:I3->LO         2   0.418   0.100  XLXI_3_reg_data_out_x<3> (REG_DATA_OUT<3>)
     LUT4:I2->O            3   0.418   1.188  XLXI_1_I3_Mmux_data_x_Result<3>59 (CHOICE2779)
     LUT4:I0->O            1   0.418   0.000  XLXI_1_I3_Msub__n0066_inst_lut2_411 (XLXI_1_I3_Msub__n0066_inst_lut2_41)
     MUXCY:S->O            1   0.461   0.000  XLXI_1_I3_Msub__n0066_inst_cy_50 (XLXI_1_I3_Msub__n0066_inst_cy_50)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1_I3_Msub__n0066_inst_cy_51 (XLXI_1_I3_Msub__n0066_inst_cy_51)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1_I3_Msub__n0066_inst_cy_52 (XLXI_1_I3_Msub__n0066_inst_cy_52)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1_I3_Msub__n0066_inst_cy_53 (XLXI_1_I3_Msub__n0066_inst_cy_53)
     XORCY:CI->O           1   0.579   0.828  XLXI_1_I3_Msub__n0066_inst_sum_53 (XLXI_1_I3__n0066<7>)
     LUT4:I0->O            1   0.418   0.828  XLXI_1_I3__n0115<7>19 (CHOICE2930)
     LUT4_L:I0->LO         1   0.418   0.100  XLXI_1_I3__n0115<7>39 (CHOICE2937)
     LUT4_D:I1->LO         1   0.418   0.000  XLXI_1_I3__n0115<7>139 (N45041)
     FDCE:D                    0.648          XLXI_1_I3_acc_i_0_7
    ----------------------------------------
    Total                     26.058ns (9.000ns logic, 17.058ns route)
                                       (34.5% logic, 65.5% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'NRESET'
Delay:               3.076ns (Levels of Logic = 1)
  Source:            XLXI_1_I1_eaddr_x_7 (LATCH)
  Destination:       XLXI_1_I1_eaddr_x_7 (LATCH)
  Source Clock:      NRESET falling
  Destination Clock: NRESET falling

  Data Path: XLXI_1_I1_eaddr_x_7 to XLXI_1_I1_eaddr_x_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.975   1.035  XLXI_1_I1_eaddr_x_7 (XLXI_1_I1_eaddr_x_7)
     LUT3:I2->O            1   0.418   0.000  XLXI_1_I1_Mmux__n0023_Result<7>1 (XLXI_1_I1__n0023<7>)
     LDE:D                     0.648          XLXI_1_I1_eaddr_x_7
    ----------------------------------------
    Total                      3.076ns (2.041ns logic, 1.035ns route)
                                       (66.3% logic, 33.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'UCLK'
Offset:              26.470ns (Levels of Logic = 21)
  Source:            NRESET (PAD)
  Destination:       XLXI_1_I3_acc_i_0_7 (FF)
  Destination Clock: UCLK rising

  Data Path: NRESET to XLXI_1_I3_acc_i_0_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O           77   0.609   3.983  NRESET_BUFGP (NRESET_BUFGP)
     LUT4_D:I0->LO         1   0.418   0.100  XLXI_1_I3__n00231 (N45045)
     LUT3:I0->O            1   0.418   0.828  XLXI_1_I3_skip_l121 (CHOICE3042)
     LUT4_D:I0->O          7   0.418   1.755  XLXI_1_I3_skip_l123 (XLXI_1_I3_skip_l)
     LUT4_L:I2->LO         1   0.418   0.100  XLXI_1_I2__n006236_SW1 (N43342)
     LUT4:I3->O            9   0.418   1.935  XLXI_1_I2__n006236 (XLXI_1_I2_C_raw)
     LUT4:I0->O            2   0.418   1.035  XLXI_1_I4_Ker218921_SW1 (N43443)
     LUT4_D:I3->O         11   0.418   2.115  XLXI_1_I4_Ker217601 (XLXI_1_I4_N21762)
     LUT4_D:I0->O         10   0.418   2.025  XLXI_1_I5_Mmux_daddr_out_Result<0>1 (CPU_ADDR_OUT<0>)
     LUT3:I0->O            1   0.418   0.828  XLXI_3_reg_data_out_x<3>_SW0 (N29274)
     LUT4_L:I3->LO         2   0.418   0.100  XLXI_3_reg_data_out_x<3> (REG_DATA_OUT<3>)
     LUT4:I2->O            3   0.418   1.188  XLXI_1_I3_Mmux_data_x_Result<3>59 (CHOICE2779)
     LUT4:I0->O            1   0.418   0.000  XLXI_1_I3_Msub__n0066_inst_lut2_411 (XLXI_1_I3_Msub__n0066_inst_lut2_41)
     MUXCY:S->O            1   0.461   0.000  XLXI_1_I3_Msub__n0066_inst_cy_50 (XLXI_1_I3_Msub__n0066_inst_cy_50)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1_I3_Msub__n0066_inst_cy_51 (XLXI_1_I3_Msub__n0066_inst_cy_51)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1_I3_Msub__n0066_inst_cy_52 (XLXI_1_I3_Msub__n0066_inst_cy_52)
     MUXCY:CI->O           1   0.052   0.000  XLXI_1_I3_Msub__n0066_inst_cy_53 (XLXI_1_I3_Msub__n0066_inst_cy_53)
     XORCY:CI->O           1   0.579   0.828  XLXI_1_I3_Msub__n0066_inst_sum_53 (XLXI_1_I3__n0066<7>)
     LUT4:I0->O            1   0.418   0.828  XLXI_1_I3__n0115<7>19 (CHOICE2930)
     LUT4_L:I0->LO         1   0.418   0.100  XLXI_1_I3__n0115<7>39 (CHOICE2937)
     LUT4_D:I1->LO         1   0.418   0.000  XLXI_1_I3__n0115<7>139 (N45041)
     FDCE:D                    0.648          XLXI_1_I3_acc_i_0_7
    ----------------------------------------
    Total                     26.470ns (8.723ns logic, 17.747ns route)
                                       (33.0% logic, 67.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'NRESET'
Offset:              18.517ns (Levels of Logic = 9)
  Source:            NRESET (PAD)
  Destination:       XLXI_1_I1_eaddr_x_7 (LATCH)
  Destination Clock: NRESET falling

  Data Path: NRESET to XLXI_1_I1_eaddr_x_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O           77   0.609   3.982  NRESET_BUFGP (NRESET_BUFGP)
     LUT4_D:I0->LO         1   0.418   0.100  XLXI_1_I3__n00231 (N45045)
     LUT3:I0->O            1   0.418   0.828  XLXI_1_I3_skip_l121 (CHOICE3042)
     LUT4_D:I0->LO         1   0.418   0.100  XLXI_1_I3_skip_l123 (N45101)
     LUT2:I0->O           13   0.418   2.295  XLXI_1_I3_skip1 (XLXI_1_skip)
     LUT4:I3->O            5   0.418   1.548  XLXI_1_I2_pc_mux_x<1>36 (CHOICE1137)
     LUT3:I2->O           35   0.418   3.037  XLXI_1_I2_pc_mux_x<1>38_1 (XLXI_1_I2_pc_mux_x<1>38_1)
     LUT4:I1->O           10   0.418   2.025  XLXI_1_I1__n00341 (XLXI_1_I1__n0034)
     LUT3:I0->O            1   0.418   0.000  XLXI_1_I1_Mmux__n0023_Result<9>1 (XLXI_1_I1__n0023<9>)
     LDE:D                     0.648          XLXI_1_I1_eaddr_x_9
    ----------------------------------------
    Total                     18.517ns (4.601ns logic, 13.916ns route)
                                       (24.8% logic, 75.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'UCLK'
Offset:              6.140ns (Levels of Logic = 1)
  Source:            XLXI_6_tx_uart (FF)
  Destination:       TXD (PAD)
  Source Clock:      UCLK rising

  Data Path: XLXI_6_tx_uart to TXD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.886   0.828  XLXI_6_tx_uart (XLXI_6_tx_uart)
     OBUF:I->O                 4.426          TXD_OBUF (TXD)
    ----------------------------------------
    Total                      6.140ns (5.312ns logic, 0.828ns route)
                                       (86.5% logic, 13.5% route)

=========================================================================
CPU : 19.00 / 19.55 s | Elapsed : 19.00 / 19.00 s
 
--> 

Total memory usage is 79392 kilobytes


