#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Connection Block cbx_3__5_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Wed Sep 25 15:37:39 2024
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/chanx_left_out[0] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/chanx_right_out[0] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/chanx_left_out[1] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/chanx_right_out[1] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/chanx_left_out[2] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/chanx_right_out[2] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/chanx_left_out[3] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/chanx_right_out[3] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/chanx_left_out[4] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/chanx_right_out[4] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/chanx_left_out[5] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/chanx_right_out[5] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/chanx_left_out[6] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/chanx_right_out[6] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/chanx_left_out[7] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/chanx_right_out[7] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/chanx_left_out[8] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/chanx_right_out[8] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/chanx_left_out[9] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/chanx_right_out[9] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/chanx_left_out[10] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/chanx_right_out[10] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/chanx_left_out[11] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/chanx_right_out[11] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/chanx_left_out[12] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/chanx_right_out[12] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/chanx_left_out[13] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/chanx_right_out[13] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/chanx_left_out[14] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/chanx_right_out[14] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/chanx_left_out[15] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/chanx_right_out[15] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/chanx_left_out[16] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/chanx_right_out[16] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/chanx_left_out[17] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/chanx_right_out[17] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/chanx_left_out[18] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/chanx_right_out[18] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/chanx_left_out[19] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/chanx_right_out[19] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/chanx_left_out[20] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/chanx_right_out[20] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[21] -to fpga_top/cbx_3__5_/chanx_left_out[21] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[21] -to fpga_top/cbx_3__5_/chanx_right_out[21] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/chanx_left_out[22] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/chanx_right_out[22] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[23] -to fpga_top/cbx_3__5_/chanx_left_out[23] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[23] -to fpga_top/cbx_3__5_/chanx_right_out[23] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[24] -to fpga_top/cbx_3__5_/chanx_left_out[24] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[24] -to fpga_top/cbx_3__5_/chanx_right_out[24] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[25] -to fpga_top/cbx_3__5_/chanx_left_out[25] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[25] -to fpga_top/cbx_3__5_/chanx_right_out[25] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[26] -to fpga_top/cbx_3__5_/chanx_left_out[26] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[26] -to fpga_top/cbx_3__5_/chanx_right_out[26] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[27] -to fpga_top/cbx_3__5_/chanx_left_out[27] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[27] -to fpga_top/cbx_3__5_/chanx_right_out[27] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[28] -to fpga_top/cbx_3__5_/chanx_left_out[28] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[28] -to fpga_top/cbx_3__5_/chanx_right_out[28] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[29] -to fpga_top/cbx_3__5_/chanx_left_out[29] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[29] -to fpga_top/cbx_3__5_/chanx_right_out[29] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[30] -to fpga_top/cbx_3__5_/chanx_left_out[30] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[30] -to fpga_top/cbx_3__5_/chanx_right_out[30] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[31] -to fpga_top/cbx_3__5_/chanx_left_out[31] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[31] -to fpga_top/cbx_3__5_/chanx_right_out[31] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[32] -to fpga_top/cbx_3__5_/chanx_left_out[32] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[32] -to fpga_top/cbx_3__5_/chanx_right_out[32] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[33] -to fpga_top/cbx_3__5_/chanx_left_out[33] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[33] -to fpga_top/cbx_3__5_/chanx_right_out[33] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[34] -to fpga_top/cbx_3__5_/chanx_left_out[34] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[34] -to fpga_top/cbx_3__5_/chanx_right_out[34] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[35] -to fpga_top/cbx_3__5_/chanx_left_out[35] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[35] -to fpga_top/cbx_3__5_/chanx_right_out[35] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[36] -to fpga_top/cbx_3__5_/chanx_left_out[36] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[36] -to fpga_top/cbx_3__5_/chanx_right_out[36] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[37] -to fpga_top/cbx_3__5_/chanx_left_out[37] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[37] -to fpga_top/cbx_3__5_/chanx_right_out[37] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[38] -to fpga_top/cbx_3__5_/chanx_left_out[38] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[38] -to fpga_top/cbx_3__5_/chanx_right_out[38] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[39] -to fpga_top/cbx_3__5_/chanx_left_out[39] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[39] -to fpga_top/cbx_3__5_/chanx_right_out[39] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[40] -to fpga_top/cbx_3__5_/chanx_left_out[40] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[40] -to fpga_top/cbx_3__5_/chanx_right_out[40] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[41] -to fpga_top/cbx_3__5_/chanx_left_out[41] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[41] -to fpga_top/cbx_3__5_/chanx_right_out[41] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[42] -to fpga_top/cbx_3__5_/chanx_left_out[42] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[42] -to fpga_top/cbx_3__5_/chanx_right_out[42] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[43] -to fpga_top/cbx_3__5_/chanx_left_out[43] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[43] -to fpga_top/cbx_3__5_/chanx_right_out[43] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[44] -to fpga_top/cbx_3__5_/chanx_left_out[44] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[44] -to fpga_top/cbx_3__5_/chanx_right_out[44] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[45] -to fpga_top/cbx_3__5_/chanx_left_out[45] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[45] -to fpga_top/cbx_3__5_/chanx_right_out[45] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[46] -to fpga_top/cbx_3__5_/chanx_left_out[46] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[46] -to fpga_top/cbx_3__5_/chanx_right_out[46] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[47] -to fpga_top/cbx_3__5_/chanx_left_out[47] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[47] -to fpga_top/cbx_3__5_/chanx_right_out[47] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[48] -to fpga_top/cbx_3__5_/chanx_left_out[48] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[48] -to fpga_top/cbx_3__5_/chanx_right_out[48] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[49] -to fpga_top/cbx_3__5_/chanx_left_out[49] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[49] -to fpga_top/cbx_3__5_/chanx_right_out[49] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[50] -to fpga_top/cbx_3__5_/chanx_left_out[50] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[50] -to fpga_top/cbx_3__5_/chanx_right_out[50] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[51] -to fpga_top/cbx_3__5_/chanx_left_out[51] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[51] -to fpga_top/cbx_3__5_/chanx_right_out[51] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[52] -to fpga_top/cbx_3__5_/chanx_left_out[52] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[52] -to fpga_top/cbx_3__5_/chanx_right_out[52] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[53] -to fpga_top/cbx_3__5_/chanx_left_out[53] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[53] -to fpga_top/cbx_3__5_/chanx_right_out[53] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[54] -to fpga_top/cbx_3__5_/chanx_left_out[54] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[54] -to fpga_top/cbx_3__5_/chanx_right_out[54] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[55] -to fpga_top/cbx_3__5_/chanx_left_out[55] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[55] -to fpga_top/cbx_3__5_/chanx_right_out[55] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[56] -to fpga_top/cbx_3__5_/chanx_left_out[56] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[56] -to fpga_top/cbx_3__5_/chanx_right_out[56] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[57] -to fpga_top/cbx_3__5_/chanx_left_out[57] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[57] -to fpga_top/cbx_3__5_/chanx_right_out[57] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[58] -to fpga_top/cbx_3__5_/chanx_left_out[58] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[58] -to fpga_top/cbx_3__5_/chanx_right_out[58] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[59] -to fpga_top/cbx_3__5_/chanx_left_out[59] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[59] -to fpga_top/cbx_3__5_/chanx_right_out[59] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[60] -to fpga_top/cbx_3__5_/chanx_left_out[60] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[60] -to fpga_top/cbx_3__5_/chanx_right_out[60] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[61] -to fpga_top/cbx_3__5_/chanx_left_out[61] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[61] -to fpga_top/cbx_3__5_/chanx_right_out[61] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[62] -to fpga_top/cbx_3__5_/chanx_left_out[62] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[62] -to fpga_top/cbx_3__5_/chanx_right_out[62] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[63] -to fpga_top/cbx_3__5_/chanx_left_out[63] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[63] -to fpga_top/cbx_3__5_/chanx_right_out[63] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[64] -to fpga_top/cbx_3__5_/chanx_left_out[64] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[64] -to fpga_top/cbx_3__5_/chanx_right_out[64] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[65] -to fpga_top/cbx_3__5_/chanx_left_out[65] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[65] -to fpga_top/cbx_3__5_/chanx_right_out[65] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[66] -to fpga_top/cbx_3__5_/chanx_left_out[66] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[66] -to fpga_top/cbx_3__5_/chanx_right_out[66] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[67] -to fpga_top/cbx_3__5_/chanx_left_out[67] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[67] -to fpga_top/cbx_3__5_/chanx_right_out[67] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[68] -to fpga_top/cbx_3__5_/chanx_left_out[68] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[68] -to fpga_top/cbx_3__5_/chanx_right_out[68] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[69] -to fpga_top/cbx_3__5_/chanx_left_out[69] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[69] -to fpga_top/cbx_3__5_/chanx_right_out[69] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[70] -to fpga_top/cbx_3__5_/chanx_left_out[70] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[70] -to fpga_top/cbx_3__5_/chanx_right_out[70] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[71] -to fpga_top/cbx_3__5_/chanx_left_out[71] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[71] -to fpga_top/cbx_3__5_/chanx_right_out[71] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[72] -to fpga_top/cbx_3__5_/chanx_left_out[72] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[72] -to fpga_top/cbx_3__5_/chanx_right_out[72] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[73] -to fpga_top/cbx_3__5_/chanx_left_out[73] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[73] -to fpga_top/cbx_3__5_/chanx_right_out[73] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[74] -to fpga_top/cbx_3__5_/chanx_left_out[74] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[74] -to fpga_top/cbx_3__5_/chanx_right_out[74] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[75] -to fpga_top/cbx_3__5_/chanx_left_out[75] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[75] -to fpga_top/cbx_3__5_/chanx_right_out[75] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[76] -to fpga_top/cbx_3__5_/chanx_left_out[76] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[76] -to fpga_top/cbx_3__5_/chanx_right_out[76] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[77] -to fpga_top/cbx_3__5_/chanx_left_out[77] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[77] -to fpga_top/cbx_3__5_/chanx_right_out[77] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[78] -to fpga_top/cbx_3__5_/chanx_left_out[78] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[78] -to fpga_top/cbx_3__5_/chanx_right_out[78] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[79] -to fpga_top/cbx_3__5_/chanx_left_out[79] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[79] -to fpga_top/cbx_3__5_/chanx_right_out[79] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[80] -to fpga_top/cbx_3__5_/chanx_left_out[80] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[80] -to fpga_top/cbx_3__5_/chanx_right_out[80] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[81] -to fpga_top/cbx_3__5_/chanx_left_out[81] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[81] -to fpga_top/cbx_3__5_/chanx_right_out[81] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[82] -to fpga_top/cbx_3__5_/chanx_left_out[82] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[82] -to fpga_top/cbx_3__5_/chanx_right_out[82] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[83] -to fpga_top/cbx_3__5_/chanx_left_out[83] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[83] -to fpga_top/cbx_3__5_/chanx_right_out[83] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[84] -to fpga_top/cbx_3__5_/chanx_left_out[84] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[84] -to fpga_top/cbx_3__5_/chanx_right_out[84] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[85] -to fpga_top/cbx_3__5_/chanx_left_out[85] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[85] -to fpga_top/cbx_3__5_/chanx_right_out[85] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[86] -to fpga_top/cbx_3__5_/chanx_left_out[86] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[86] -to fpga_top/cbx_3__5_/chanx_right_out[86] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[87] -to fpga_top/cbx_3__5_/chanx_left_out[87] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[87] -to fpga_top/cbx_3__5_/chanx_right_out[87] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[88] -to fpga_top/cbx_3__5_/chanx_left_out[88] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[88] -to fpga_top/cbx_3__5_/chanx_right_out[88] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[89] -to fpga_top/cbx_3__5_/chanx_left_out[89] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[89] -to fpga_top/cbx_3__5_/chanx_right_out[89] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[90] -to fpga_top/cbx_3__5_/chanx_left_out[90] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[90] -to fpga_top/cbx_3__5_/chanx_right_out[90] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[91] -to fpga_top/cbx_3__5_/chanx_left_out[91] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[91] -to fpga_top/cbx_3__5_/chanx_right_out[91] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[92] -to fpga_top/cbx_3__5_/chanx_left_out[92] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[92] -to fpga_top/cbx_3__5_/chanx_right_out[92] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[93] -to fpga_top/cbx_3__5_/chanx_left_out[93] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[93] -to fpga_top/cbx_3__5_/chanx_right_out[93] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[94] -to fpga_top/cbx_3__5_/chanx_left_out[94] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[94] -to fpga_top/cbx_3__5_/chanx_right_out[94] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[95] -to fpga_top/cbx_3__5_/chanx_left_out[95] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[95] -to fpga_top/cbx_3__5_/chanx_right_out[95] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[96] -to fpga_top/cbx_3__5_/chanx_left_out[96] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[96] -to fpga_top/cbx_3__5_/chanx_right_out[96] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[97] -to fpga_top/cbx_3__5_/chanx_left_out[97] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[97] -to fpga_top/cbx_3__5_/chanx_right_out[97] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[98] -to fpga_top/cbx_3__5_/chanx_left_out[98] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[98] -to fpga_top/cbx_3__5_/chanx_right_out[98] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[99] -to fpga_top/cbx_3__5_/chanx_left_out[99] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[99] -to fpga_top/cbx_3__5_/chanx_right_out[99] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[100] -to fpga_top/cbx_3__5_/chanx_left_out[100] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[100] -to fpga_top/cbx_3__5_/chanx_right_out[100] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[101] -to fpga_top/cbx_3__5_/chanx_left_out[101] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[101] -to fpga_top/cbx_3__5_/chanx_right_out[101] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[102] -to fpga_top/cbx_3__5_/chanx_left_out[102] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[102] -to fpga_top/cbx_3__5_/chanx_right_out[102] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[103] -to fpga_top/cbx_3__5_/chanx_left_out[103] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[103] -to fpga_top/cbx_3__5_/chanx_right_out[103] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[104] -to fpga_top/cbx_3__5_/chanx_left_out[104] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[104] -to fpga_top/cbx_3__5_/chanx_right_out[104] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[105] -to fpga_top/cbx_3__5_/chanx_left_out[105] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[105] -to fpga_top/cbx_3__5_/chanx_right_out[105] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[106] -to fpga_top/cbx_3__5_/chanx_left_out[106] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[106] -to fpga_top/cbx_3__5_/chanx_right_out[106] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[107] -to fpga_top/cbx_3__5_/chanx_left_out[107] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[107] -to fpga_top/cbx_3__5_/chanx_right_out[107] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[108] -to fpga_top/cbx_3__5_/chanx_left_out[108] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[108] -to fpga_top/cbx_3__5_/chanx_right_out[108] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[109] -to fpga_top/cbx_3__5_/chanx_left_out[109] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[109] -to fpga_top/cbx_3__5_/chanx_right_out[109] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[110] -to fpga_top/cbx_3__5_/chanx_left_out[110] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[110] -to fpga_top/cbx_3__5_/chanx_right_out[110] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[111] -to fpga_top/cbx_3__5_/chanx_left_out[111] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[111] -to fpga_top/cbx_3__5_/chanx_right_out[111] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[112] -to fpga_top/cbx_3__5_/chanx_left_out[112] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[112] -to fpga_top/cbx_3__5_/chanx_right_out[112] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[113] -to fpga_top/cbx_3__5_/chanx_left_out[113] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[113] -to fpga_top/cbx_3__5_/chanx_right_out[113] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[114] -to fpga_top/cbx_3__5_/chanx_left_out[114] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[114] -to fpga_top/cbx_3__5_/chanx_right_out[114] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[115] -to fpga_top/cbx_3__5_/chanx_left_out[115] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[115] -to fpga_top/cbx_3__5_/chanx_right_out[115] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[116] -to fpga_top/cbx_3__5_/chanx_left_out[116] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[116] -to fpga_top/cbx_3__5_/chanx_right_out[116] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[117] -to fpga_top/cbx_3__5_/chanx_left_out[117] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[117] -to fpga_top/cbx_3__5_/chanx_right_out[117] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[118] -to fpga_top/cbx_3__5_/chanx_left_out[118] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[118] -to fpga_top/cbx_3__5_/chanx_right_out[118] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[119] -to fpga_top/cbx_3__5_/chanx_left_out[119] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[119] -to fpga_top/cbx_3__5_/chanx_right_out[119] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[120] -to fpga_top/cbx_3__5_/chanx_left_out[120] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[120] -to fpga_top/cbx_3__5_/chanx_right_out[120] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[121] -to fpga_top/cbx_3__5_/chanx_left_out[121] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[121] -to fpga_top/cbx_3__5_/chanx_right_out[121] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[122] -to fpga_top/cbx_3__5_/chanx_left_out[122] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[122] -to fpga_top/cbx_3__5_/chanx_right_out[122] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[123] -to fpga_top/cbx_3__5_/chanx_left_out[123] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[123] -to fpga_top/cbx_3__5_/chanx_right_out[123] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[124] -to fpga_top/cbx_3__5_/chanx_left_out[124] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[124] -to fpga_top/cbx_3__5_/chanx_right_out[124] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[125] -to fpga_top/cbx_3__5_/chanx_left_out[125] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[125] -to fpga_top/cbx_3__5_/chanx_right_out[125] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[126] -to fpga_top/cbx_3__5_/chanx_left_out[126] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[126] -to fpga_top/cbx_3__5_/chanx_right_out[126] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[127] -to fpga_top/cbx_3__5_/chanx_left_out[127] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[127] -to fpga_top/cbx_3__5_/chanx_right_out[127] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[128] -to fpga_top/cbx_3__5_/chanx_left_out[128] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[128] -to fpga_top/cbx_3__5_/chanx_right_out[128] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[129] -to fpga_top/cbx_3__5_/chanx_left_out[129] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[129] -to fpga_top/cbx_3__5_/chanx_right_out[129] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[130] -to fpga_top/cbx_3__5_/chanx_left_out[130] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[130] -to fpga_top/cbx_3__5_/chanx_right_out[130] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[131] -to fpga_top/cbx_3__5_/chanx_left_out[131] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[131] -to fpga_top/cbx_3__5_/chanx_right_out[131] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[132] -to fpga_top/cbx_3__5_/chanx_left_out[132] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[132] -to fpga_top/cbx_3__5_/chanx_right_out[132] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[133] -to fpga_top/cbx_3__5_/chanx_left_out[133] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[133] -to fpga_top/cbx_3__5_/chanx_right_out[133] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[134] -to fpga_top/cbx_3__5_/chanx_left_out[134] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[134] -to fpga_top/cbx_3__5_/chanx_right_out[134] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[135] -to fpga_top/cbx_3__5_/chanx_left_out[135] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[135] -to fpga_top/cbx_3__5_/chanx_right_out[135] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[136] -to fpga_top/cbx_3__5_/chanx_left_out[136] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[136] -to fpga_top/cbx_3__5_/chanx_right_out[136] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[137] -to fpga_top/cbx_3__5_/chanx_left_out[137] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[137] -to fpga_top/cbx_3__5_/chanx_right_out[137] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[138] -to fpga_top/cbx_3__5_/chanx_left_out[138] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[138] -to fpga_top/cbx_3__5_/chanx_right_out[138] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[139] -to fpga_top/cbx_3__5_/chanx_left_out[139] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[139] -to fpga_top/cbx_3__5_/chanx_right_out[139] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[140] -to fpga_top/cbx_3__5_/chanx_left_out[140] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[140] -to fpga_top/cbx_3__5_/chanx_right_out[140] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[141] -to fpga_top/cbx_3__5_/chanx_left_out[141] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[141] -to fpga_top/cbx_3__5_/chanx_right_out[141] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[142] -to fpga_top/cbx_3__5_/chanx_left_out[142] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[142] -to fpga_top/cbx_3__5_/chanx_right_out[142] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[143] -to fpga_top/cbx_3__5_/chanx_left_out[143] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[143] -to fpga_top/cbx_3__5_/chanx_right_out[143] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[144] -to fpga_top/cbx_3__5_/chanx_left_out[144] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[144] -to fpga_top/cbx_3__5_/chanx_right_out[144] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[145] -to fpga_top/cbx_3__5_/chanx_left_out[145] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[145] -to fpga_top/cbx_3__5_/chanx_right_out[145] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[146] -to fpga_top/cbx_3__5_/chanx_left_out[146] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[146] -to fpga_top/cbx_3__5_/chanx_right_out[146] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[147] -to fpga_top/cbx_3__5_/chanx_left_out[147] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[147] -to fpga_top/cbx_3__5_/chanx_right_out[147] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[148] -to fpga_top/cbx_3__5_/chanx_left_out[148] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[148] -to fpga_top/cbx_3__5_/chanx_right_out[148] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[149] -to fpga_top/cbx_3__5_/chanx_left_out[149] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[149] -to fpga_top/cbx_3__5_/chanx_right_out[149] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[150] -to fpga_top/cbx_3__5_/chanx_left_out[150] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[150] -to fpga_top/cbx_3__5_/chanx_right_out[150] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[151] -to fpga_top/cbx_3__5_/chanx_left_out[151] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[151] -to fpga_top/cbx_3__5_/chanx_right_out[151] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[152] -to fpga_top/cbx_3__5_/chanx_left_out[152] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[152] -to fpga_top/cbx_3__5_/chanx_right_out[152] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[153] -to fpga_top/cbx_3__5_/chanx_left_out[153] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[153] -to fpga_top/cbx_3__5_/chanx_right_out[153] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[154] -to fpga_top/cbx_3__5_/chanx_left_out[154] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[154] -to fpga_top/cbx_3__5_/chanx_right_out[154] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[155] -to fpga_top/cbx_3__5_/chanx_left_out[155] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[155] -to fpga_top/cbx_3__5_/chanx_right_out[155] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[156] -to fpga_top/cbx_3__5_/chanx_left_out[156] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[156] -to fpga_top/cbx_3__5_/chanx_right_out[156] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[157] -to fpga_top/cbx_3__5_/chanx_left_out[157] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[157] -to fpga_top/cbx_3__5_/chanx_right_out[157] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[158] -to fpga_top/cbx_3__5_/chanx_left_out[158] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[158] -to fpga_top/cbx_3__5_/chanx_right_out[158] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[159] -to fpga_top/cbx_3__5_/chanx_left_out[159] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[159] -to fpga_top/cbx_3__5_/chanx_right_out[159] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[160] -to fpga_top/cbx_3__5_/chanx_left_out[160] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[160] -to fpga_top/cbx_3__5_/chanx_right_out[160] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[161] -to fpga_top/cbx_3__5_/chanx_left_out[161] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[161] -to fpga_top/cbx_3__5_/chanx_right_out[161] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[162] -to fpga_top/cbx_3__5_/chanx_left_out[162] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[162] -to fpga_top/cbx_3__5_/chanx_right_out[162] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[163] -to fpga_top/cbx_3__5_/chanx_left_out[163] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[163] -to fpga_top/cbx_3__5_/chanx_right_out[163] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[164] -to fpga_top/cbx_3__5_/chanx_left_out[164] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[164] -to fpga_top/cbx_3__5_/chanx_right_out[164] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[165] -to fpga_top/cbx_3__5_/chanx_left_out[165] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[165] -to fpga_top/cbx_3__5_/chanx_right_out[165] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[166] -to fpga_top/cbx_3__5_/chanx_left_out[166] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[166] -to fpga_top/cbx_3__5_/chanx_right_out[166] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[167] -to fpga_top/cbx_3__5_/chanx_left_out[167] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[167] -to fpga_top/cbx_3__5_/chanx_right_out[167] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[168] -to fpga_top/cbx_3__5_/chanx_left_out[168] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[168] -to fpga_top/cbx_3__5_/chanx_right_out[168] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[169] -to fpga_top/cbx_3__5_/chanx_left_out[169] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[169] -to fpga_top/cbx_3__5_/chanx_right_out[169] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[170] -to fpga_top/cbx_3__5_/chanx_left_out[170] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[170] -to fpga_top/cbx_3__5_/chanx_right_out[170] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[171] -to fpga_top/cbx_3__5_/chanx_left_out[171] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[171] -to fpga_top/cbx_3__5_/chanx_right_out[171] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[172] -to fpga_top/cbx_3__5_/chanx_left_out[172] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[172] -to fpga_top/cbx_3__5_/chanx_right_out[172] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[173] -to fpga_top/cbx_3__5_/chanx_left_out[173] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[173] -to fpga_top/cbx_3__5_/chanx_right_out[173] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[174] -to fpga_top/cbx_3__5_/chanx_left_out[174] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[174] -to fpga_top/cbx_3__5_/chanx_right_out[174] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[175] -to fpga_top/cbx_3__5_/chanx_left_out[175] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[175] -to fpga_top/cbx_3__5_/chanx_right_out[175] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[176] -to fpga_top/cbx_3__5_/chanx_left_out[176] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[176] -to fpga_top/cbx_3__5_/chanx_right_out[176] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[177] -to fpga_top/cbx_3__5_/chanx_left_out[177] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[177] -to fpga_top/cbx_3__5_/chanx_right_out[177] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[178] -to fpga_top/cbx_3__5_/chanx_left_out[178] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[178] -to fpga_top/cbx_3__5_/chanx_right_out[178] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[179] -to fpga_top/cbx_3__5_/chanx_left_out[179] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[179] -to fpga_top/cbx_3__5_/chanx_right_out[179] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[180] -to fpga_top/cbx_3__5_/chanx_left_out[180] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[180] -to fpga_top/cbx_3__5_/chanx_right_out[180] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[181] -to fpga_top/cbx_3__5_/chanx_left_out[181] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[181] -to fpga_top/cbx_3__5_/chanx_right_out[181] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[182] -to fpga_top/cbx_3__5_/chanx_left_out[182] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[182] -to fpga_top/cbx_3__5_/chanx_right_out[182] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[183] -to fpga_top/cbx_3__5_/chanx_left_out[183] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[183] -to fpga_top/cbx_3__5_/chanx_right_out[183] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[184] -to fpga_top/cbx_3__5_/chanx_left_out[184] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[184] -to fpga_top/cbx_3__5_/chanx_right_out[184] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[185] -to fpga_top/cbx_3__5_/chanx_left_out[185] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[185] -to fpga_top/cbx_3__5_/chanx_right_out[185] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[186] -to fpga_top/cbx_3__5_/chanx_left_out[186] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[186] -to fpga_top/cbx_3__5_/chanx_right_out[186] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[187] -to fpga_top/cbx_3__5_/chanx_left_out[187] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[187] -to fpga_top/cbx_3__5_/chanx_right_out[187] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[188] -to fpga_top/cbx_3__5_/chanx_left_out[188] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[188] -to fpga_top/cbx_3__5_/chanx_right_out[188] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[189] -to fpga_top/cbx_3__5_/chanx_left_out[189] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[189] -to fpga_top/cbx_3__5_/chanx_right_out[189] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[190] -to fpga_top/cbx_3__5_/chanx_left_out[190] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[190] -to fpga_top/cbx_3__5_/chanx_right_out[190] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[191] -to fpga_top/cbx_3__5_/chanx_left_out[191] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[191] -to fpga_top/cbx_3__5_/chanx_right_out[191] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[192] -to fpga_top/cbx_3__5_/chanx_left_out[192] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[192] -to fpga_top/cbx_3__5_/chanx_right_out[192] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[193] -to fpga_top/cbx_3__5_/chanx_left_out[193] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[193] -to fpga_top/cbx_3__5_/chanx_right_out[193] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[194] -to fpga_top/cbx_3__5_/chanx_left_out[194] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[194] -to fpga_top/cbx_3__5_/chanx_right_out[194] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[195] -to fpga_top/cbx_3__5_/chanx_left_out[195] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[195] -to fpga_top/cbx_3__5_/chanx_right_out[195] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[196] -to fpga_top/cbx_3__5_/chanx_left_out[196] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[196] -to fpga_top/cbx_3__5_/chanx_right_out[196] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[197] -to fpga_top/cbx_3__5_/chanx_left_out[197] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[197] -to fpga_top/cbx_3__5_/chanx_right_out[197] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[198] -to fpga_top/cbx_3__5_/chanx_left_out[198] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[198] -to fpga_top/cbx_3__5_/chanx_right_out[198] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[199] -to fpga_top/cbx_3__5_/chanx_left_out[199] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[199] -to fpga_top/cbx_3__5_/chanx_right_out[199] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[200] -to fpga_top/cbx_3__5_/chanx_left_out[200] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[200] -to fpga_top/cbx_3__5_/chanx_right_out[200] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[201] -to fpga_top/cbx_3__5_/chanx_left_out[201] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[201] -to fpga_top/cbx_3__5_/chanx_right_out[201] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[202] -to fpga_top/cbx_3__5_/chanx_left_out[202] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[202] -to fpga_top/cbx_3__5_/chanx_right_out[202] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[203] -to fpga_top/cbx_3__5_/chanx_left_out[203] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[203] -to fpga_top/cbx_3__5_/chanx_right_out[203] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[204] -to fpga_top/cbx_3__5_/chanx_left_out[204] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[204] -to fpga_top/cbx_3__5_/chanx_right_out[204] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[205] -to fpga_top/cbx_3__5_/chanx_left_out[205] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[205] -to fpga_top/cbx_3__5_/chanx_right_out[205] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[206] -to fpga_top/cbx_3__5_/chanx_left_out[206] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[206] -to fpga_top/cbx_3__5_/chanx_right_out[206] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[207] -to fpga_top/cbx_3__5_/chanx_left_out[207] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[207] -to fpga_top/cbx_3__5_/chanx_right_out[207] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[208] -to fpga_top/cbx_3__5_/chanx_left_out[208] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[208] -to fpga_top/cbx_3__5_/chanx_right_out[208] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[209] -to fpga_top/cbx_3__5_/chanx_left_out[209] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[209] -to fpga_top/cbx_3__5_/chanx_right_out[209] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[210] -to fpga_top/cbx_3__5_/chanx_left_out[210] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[210] -to fpga_top/cbx_3__5_/chanx_right_out[210] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[211] -to fpga_top/cbx_3__5_/chanx_left_out[211] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[211] -to fpga_top/cbx_3__5_/chanx_right_out[211] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[212] -to fpga_top/cbx_3__5_/chanx_left_out[212] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[212] -to fpga_top/cbx_3__5_/chanx_right_out[212] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[213] -to fpga_top/cbx_3__5_/chanx_left_out[213] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[213] -to fpga_top/cbx_3__5_/chanx_right_out[213] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[214] -to fpga_top/cbx_3__5_/chanx_left_out[214] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[214] -to fpga_top/cbx_3__5_/chanx_right_out[214] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[215] -to fpga_top/cbx_3__5_/chanx_left_out[215] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[215] -to fpga_top/cbx_3__5_/chanx_right_out[215] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[216] -to fpga_top/cbx_3__5_/chanx_left_out[216] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[216] -to fpga_top/cbx_3__5_/chanx_right_out[216] 2.272500113e-12
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_xpos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_my_ypos_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_2_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_3_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_5_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_6_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_7_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_9_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_10_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_11_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_13_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_14_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_15_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_17_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_18_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_19_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_21_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_22_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_23_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_25_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_26_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_27_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_29_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_30_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_31_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_33_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_idata_2_34_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[26] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[38] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[45] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[57] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[69] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[81] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[93] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[105] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[117] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[129] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[141] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[153] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[165] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[177] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[189] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[201] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[213] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[32] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[51] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[63] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[75] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[87] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[99] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[111] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[123] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[135] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[147] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[159] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[171] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[183] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[195] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[207] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivalid_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[21] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[33] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[46] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[58] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[70] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[82] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[94] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[106] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[118] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[130] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[142] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[154] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[166] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[178] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[190] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[202] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[214] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[27] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[39] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[52] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[64] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[76] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[88] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[100] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[112] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[124] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[136] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[148] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[160] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[172] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[184] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[196] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[208] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ivch_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[34] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[53] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[65] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[77] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[89] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[101] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[113] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[125] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[137] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[149] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[161] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[173] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[185] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[197] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[209] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[28] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[40] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[47] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[59] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[71] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[83] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[95] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[107] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[119] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[131] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[143] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[155] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[167] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[179] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[191] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[203] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[215] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[29] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[41] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[54] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[66] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[78] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[90] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[102] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[114] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[126] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[138] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[150] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[162] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[174] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[186] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[198] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[210] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[23] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[35] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[48] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[60] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[72] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[84] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[96] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[108] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[120] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[132] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[144] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[156] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[168] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[180] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[192] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[204] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[216] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_iack_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[30] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[42] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[49] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[61] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[73] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[85] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[97] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[109] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[121] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[133] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[145] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[157] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[169] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[181] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[193] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[205] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[24] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[36] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[55] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[67] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[79] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[91] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[103] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[115] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[127] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[139] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[151] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[163] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[175] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[187] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[199] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[211] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[25] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[37] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[50] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[62] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[74] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[86] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[98] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[110] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[122] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[134] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[146] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[158] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[170] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[182] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[194] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[206] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[31] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[43] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[44] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[56] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[68] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[80] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[92] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[104] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[116] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[128] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[140] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[152] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[164] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[176] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[188] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[200] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[212] -to fpga_top/cbx_3__5_/top_grid_bottom_width_0_height_0_subtile_0__pin_ilck_2_1_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[26] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[32] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[38] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[44] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[45] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[51] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[57] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[63] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[69] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[75] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[81] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[87] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[93] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[99] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[105] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[111] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[117] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[123] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[129] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[135] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[141] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[147] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[153] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[159] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[165] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[171] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[177] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[183] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[189] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[195] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[201] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[207] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[213] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[26] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[38] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[45] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[57] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[69] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[81] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[93] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[105] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[117] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[129] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[141] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[153] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[165] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[177] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[189] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[201] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[213] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[32] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[44] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[51] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[63] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[75] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[87] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[99] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[111] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[123] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[135] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[147] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[159] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[171] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[183] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[195] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[207] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[21] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[27] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[33] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[39] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[46] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[45] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[52] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[58] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[64] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[70] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[76] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[82] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[88] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[94] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[100] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[106] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[112] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[118] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[124] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[130] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[136] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[142] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[148] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[154] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[160] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[166] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[172] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[178] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[184] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[190] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[196] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[202] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[208] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[214] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[21] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[33] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[45] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[46] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[58] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[70] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[82] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[94] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[106] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[118] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[130] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[142] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[154] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[166] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[178] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[190] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[202] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[214] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[27] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[39] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[52] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[64] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[76] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[88] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[100] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[112] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[124] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[136] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[148] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[160] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[172] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[184] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[196] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[208] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[28] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[34] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[40] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[46] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[47] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[53] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[59] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[65] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[71] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[77] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[83] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[89] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[95] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[101] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[107] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[113] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[119] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[125] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[131] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[137] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[143] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[149] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[155] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[161] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[167] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[173] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[179] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[185] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[191] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[197] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[203] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[209] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[215] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[34] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[46] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[53] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[65] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[77] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[89] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[101] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[113] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[125] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[137] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[149] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[161] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[173] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[185] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[197] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[209] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[28] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[40] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[47] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[59] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[71] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[83] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[95] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[107] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[119] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[131] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[143] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[155] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[167] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[179] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[191] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[203] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[215] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[23] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[29] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[35] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[41] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[47] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[48] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[54] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[60] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[66] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[72] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[78] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[84] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[90] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[96] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[102] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[108] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[114] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[120] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[126] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[132] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[138] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[144] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[150] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[156] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[162] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[168] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[174] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[180] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[186] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[192] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[198] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[204] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[210] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[29] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[41] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[54] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[66] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[78] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[90] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[102] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[114] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[126] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[138] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[150] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[162] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[174] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[186] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[198] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[210] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[23] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[35] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[47] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[48] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[60] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[72] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[84] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[96] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[108] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[120] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[132] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[144] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[156] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[168] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[180] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[192] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[204] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[216] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[216] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[0] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[6] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[12] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[18] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[24] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[30] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[36] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[42] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[48] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[49] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[55] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[61] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[67] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[73] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[79] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[85] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[91] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[97] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[103] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[109] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[115] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[121] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[127] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[133] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[139] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[145] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[151] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[157] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[163] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[169] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[175] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[181] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[187] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[193] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[199] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[205] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[211] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[6] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[18] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[30] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[42] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[49] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[61] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[73] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[85] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[97] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[109] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[121] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[133] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[145] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[157] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[169] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[181] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[193] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[205] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[0] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[12] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[24] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[36] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[48] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[55] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[67] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[79] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[91] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[103] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[115] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[127] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[139] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[151] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[163] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[175] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[187] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[199] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[211] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[1] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[7] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[13] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[19] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[25] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[31] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[37] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[43] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[50] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[49] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[56] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[62] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[68] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[74] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[80] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[86] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[92] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[98] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[104] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[110] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[116] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[122] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[128] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[134] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[140] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[146] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[152] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[158] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[164] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[170] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[176] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[182] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[188] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[194] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[200] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[206] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[212] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[1] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[13] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[25] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[37] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[49] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[50] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[62] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[74] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[86] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[98] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[110] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[122] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[134] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[146] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[158] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[170] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[182] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[194] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[206] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[7] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[19] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[31] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[43] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[56] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[68] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[80] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[92] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[104] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[116] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[128] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[140] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[152] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[164] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[176] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[188] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[200] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[212] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[2] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[8] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[14] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[20] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[26] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[32] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[38] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[44] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[50] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[51] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[57] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[63] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[69] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[75] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[81] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[87] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[93] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[99] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[105] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[111] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[117] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[123] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[129] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[135] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[141] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[147] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[153] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[159] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[165] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[171] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[177] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[183] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[189] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[195] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[201] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[207] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[213] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[2] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[14] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[26] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[38] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[50] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[57] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[69] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[81] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[93] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[105] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[117] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[129] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[141] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[153] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[165] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[177] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[189] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[201] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[213] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[8] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[20] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[32] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[44] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[51] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[63] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[75] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[87] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[99] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[111] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[123] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[135] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[147] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[159] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[171] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[183] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[195] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[207] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[3] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[9] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[15] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[21] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[27] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[33] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[39] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[45] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[51] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[52] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[58] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[64] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[70] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[76] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[82] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[88] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[94] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[100] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[106] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[112] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[118] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[124] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[130] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[136] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[142] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[148] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[154] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[160] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[166] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[172] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[178] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[184] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[190] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[196] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[202] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[208] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[214] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[9] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[21] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[33] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[45] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[58] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[70] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[82] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[94] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[106] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[118] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[130] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[142] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[154] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[166] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[178] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[190] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[202] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[214] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[3] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[15] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[27] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[39] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[51] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[52] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[64] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[76] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[88] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[100] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[112] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[124] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[136] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[148] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[160] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[172] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[184] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[196] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[208] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[4] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[10] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[16] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[22] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[28] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[34] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[40] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[46] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[52] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[53] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[59] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[65] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[71] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[77] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[83] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[89] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[95] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[101] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[107] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[113] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[119] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[125] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[131] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[137] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[143] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[149] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[155] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[161] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[167] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[173] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[179] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[185] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[191] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[197] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[203] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[209] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[215] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[10] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[22] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[34] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[46] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[53] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[65] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[77] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[89] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[101] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[113] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[125] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[137] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[149] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[161] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[173] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[185] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[197] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[209] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[4] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[16] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[28] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[40] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[52] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[59] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[71] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[83] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[95] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[107] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[119] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[131] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[143] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[155] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[167] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[179] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[191] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[203] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[215] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[5] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[11] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[17] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[23] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[29] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[35] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[41] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[47] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[54] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[53] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[60] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[66] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[72] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[78] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[84] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[90] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[96] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[102] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[108] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[114] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[120] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[126] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[132] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[138] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[144] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[150] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[156] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[162] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[168] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[174] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[180] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[186] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[192] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[198] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[204] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[210] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[5] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[17] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[29] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[41] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[53] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[54] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[66] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[78] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[90] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[102] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[114] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[126] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[138] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[150] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[162] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[174] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[186] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[198] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[210] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[11] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[23] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[35] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[47] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[60] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[72] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[84] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[96] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[108] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[120] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[132] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[144] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[156] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[168] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[180] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[192] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[204] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_left_in[216] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
set_max_delay -from fpga_top/cbx_3__5_/chanx_right_in[216] -to fpga_top/cbx_3__5_/bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_[0] 7.247000222e-11
