module input_router #(
    parameter int DATA_WIDTH = 8,
    parameter int SPAD_DATA_WIDTH = 64,
    parameter int SPAD_N = SPAD_DATA_WIDTH / DATA_WIDTH,
    parameter int ADDR_WIDTH = 8,
    parameter int COUNT = 4,
    parameter int MISO_DEPTH = 16
)(
    input logic i_clk,
    input logic i_nrst,
    input logic i_en,
    input logic i_reg_clear,
    input logic i_fifo_pop_en,
    input logic i_fifo_ptr_reset,

    // Precision mode - 0: 8x8, 1: 4x4: 2: 2x2
    input logic [1:0] i_p_mode,

    // Convolution mode - 0: PWise, 1: DWise
    input logic i_conv_mode,

    // Array dimensions
    input logic [ADDR_WIDTH-1:0] i_i_size,
    input logic [ADDR_WIDTH-1:0] i_o_size,
    input logic [ADDR_WIDTH-1:0] i_i_c_size,

    // SPAD related signals
    input logic i_spad_write_en,
    input logic [SPAD_DATA_WIDTH-1:0] i_spad_data_in,
    input logic [ADDR_WIDTH-1:0] i_spad_write_addr,

    // Tile Reader related signals
    input logic [ADDR_WIDTH-1:0] i_start_addr,
    input logic [ADDR_WIDTH-1:0] i_addr_end,
    output logic o_read_done,

    // Output signals
    output logic [COUNT-1:0][DATA_WIDTH-1:0] o_data,
    output logic [COUNT-1:0] o_data_valid,

    // Status signals
    output logic o_ready,
    output logic o_context_done, // Done with current set of values
    output logic o_done, // Done with all output values
    output logic o_tile_done // Reset the write pointer in Weight FIFO
);
    // SPAD related signals
    // We will move this to top level module
    logic [SPAD_DATA_WIDTH-1:0] spad_data_out;
    logic spad_data_out_valid;
    logic [ADDR_WIDTH-1:0] spad_read_addr;
    logic spad_read_en;

    // Tile Reader related signals
    // Forward this to routers
    logic [ADDR_WIDTH-1:0] tr_addr;
    logic [SPAD_DATA_WIDTH-1:0] tr_data;
    logic tr_data_valid;

    // Controller to Router and Tile Reader
    logic route_en, reg_clear, tr_clear, cntr_clear;

    // Controller to Router Array
    logic fifo_pop_en, fifo_route_done, fifo_empty, fifo_full, fifo_clear, fifo_idle;
    logic [ADDR_WIDTH-1:0] dl_start_addr, dl_end_addr;
    logic [COUNT-1:0] dl_id;
    logic dl_addr_write_en;

    spad #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .DATA_WIDTH(SPAD_DATA_WIDTH)
    ) ir_spad (
        .i_clk(i_clk),
        .i_nrst(i_nrst),
        .i_write_en(i_spad_write_en),
        .i_read_en(spad_read_en),
        .i_data_in(i_spad_data_in),
        .i_write_addr(i_spad_write_addr),
        .i_read_addr(spad_read_addr),
        .o_data_out(spad_data_out),
        .o_data_out_valid(spad_data_out_valid)
    );

    tile_reader #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .DATA_WIDTH(SPAD_DATA_WIDTH)
    ) ir_tile_reader (
        .i_clk(i_clk),
        .i_nrst(i_nrst),
        .i_en(route_en),
        .i_reg_clear(reg_clear || tr_clear),
        .i_start_addr(i_start_addr),
        .i_addr_end(i_addr_end),
        .i_data_in(spad_data_out),
        .i_data_in_valid(spad_data_out_valid),
        .o_spad_read_en(spad_read_en),
        .o_spad_read_done(o_read_done), // We kind of assume that all the data is in the SPAD
        .o_spad_read_addr(spad_read_addr),
        .o_addr(tr_addr),
        .o_data(tr_data),
        .o_data_valid(tr_data_valid)
    );

    ir_controller #(
        .ROW(COUNT),
        .ADDR_WIDTH(ADDR_WIDTH)
    ) ir_controller (
        .i_clk(i_clk),
        .i_nrst(i_nrst),
        .i_en(i_en),
        .i_reg_clear(i_reg_clear),
        .i_pop_en(i_fifo_pop_en),
        .i_i_size(i_i_size),
        .i_o_size(i_o_size),
        .i_i_c_size(i_i_c_size),
        .i_start_addr(i_start_addr),
        .o_dl_start_addr(dl_start_addr),
        .o_dl_end_addr(dl_end_addr),
        .o_dl_id(dl_id),
        .o_dl_addr_write_en(dl_addr_write_en),
        .o_route_en(route_en),
        .o_pop_en(fifo_pop_en),
        .o_reg_clear(reg_clear),
        .o_fifo_clear(fifo_clear),
        .o_tr_clear(tr_clear),
        .o_cntr_clear(cntr_clear),
        .i_fifo_full(fifo_full),
        .i_fifo_route_done(fifo_route_done),
        .i_fifo_empty(fifo_empty),
        .i_fifo_idle(fifo_idle),
        .o_done(o_done),
        .o_context_done(o_context_done),
        .o_tile_done(o_tile_done),
        .o_ready(o_ready)
    );

    data_lane_array #(
        .COUNT(COUNT),
        .ADDR_WIDTH(ADDR_WIDTH),
        .DATA_WIDTH(DATA_WIDTH),
        .SPAD_DATA_WIDTH(SPAD_DATA_WIDTH),
        .SPAD_N(SPAD_N),
        .MISO_DEPTH(MISO_DEPTH)
    ) ir_dl_array (
        .i_clk(i_clk),
        .i_nrst(i_nrst),
        .i_reg_clear(reg_clear),
        .i_cntr_clear(cntr_clear),
        .i_fifo_clear(fifo_clear),
        .i_fifo_ptr_reset(i_fifo_ptr_reset),
        .i_id(dl_id),
        .i_start_addr(dl_start_addr),
        .i_end_addr(dl_end_addr),
        .i_addr_write_en(dl_addr_write_en),
        .i_ac_en(route_en),
        .i_data(tr_data),
        .i_addr(tr_addr),
        .i_data_valid(tr_data_valid),
        .i_miso_pop_en(fifo_pop_en),
        .i_p_mode(i_p_mode),
        .o_data(o_data),
        .o_data_valid(o_data_valid),
        .o_fifo_full(fifo_full),
        .o_fifo_empty(fifo_empty),
        .o_route_done(fifo_route_done),
        .o_idle(fifo_idle)
    );

endmodule