// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/30/2022 21:58:02"

// 
// Device: Altera EP2C5T144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RESDMAC (
	_INT,
	SIZ1,
	R_W,
	_AS,
	_DS,
	_DSACK,
	DATA,
	_STERM,
	SCLK,
	_CS,
	_RST,
	_BERR,
	ADDR,
	_BR,
	_BG,
	_BGACK,
	_DMAEN,
	_DREQ,
	_DACK,
	INTA,
	_IOR,
	_IOW,
	_CSS,
	PD_PORT,
	_LED_RD,
	_LED_WR,
	_LED_DMA,
	OWN_,
	DATA_OE_);
output 	_INT;
inout 	SIZ1;
inout 	R_W;
inout 	_AS;
inout 	_DS;
inout 	[1:0] _DSACK;
inout 	[31:0] DATA;
input 	_STERM;
input 	SCLK;
input 	_CS;
input 	_RST;
input 	_BERR;
input 	[6:2] ADDR;
output 	_BR;
input 	_BG;
inout 	_BGACK;
output 	_DMAEN;
input 	_DREQ;
output 	_DACK;
input 	INTA;
output 	_IOR;
output 	_IOW;
output 	_CSS;
inout 	[7:0] PD_PORT;
output 	_LED_RD;
output 	_LED_WR;
output 	_LED_DMA;
output 	OWN_;
output 	DATA_OE_;

// Design Ports Information
// _INT	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _BR	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SIZ1	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_W	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _AS	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _DS	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _DSACK[0]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _DSACK[1]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[0]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[1]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[2]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[3]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[4]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[5]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[6]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[7]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[8]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[9]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[10]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[11]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[12]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[13]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[14]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[15]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[16]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[17]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[18]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[19]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[20]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[21]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[22]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[23]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[24]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[25]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[26]	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[27]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[28]	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[29]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[30]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA[31]	=>  Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _BGACK	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[0]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[1]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[2]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[3]	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[4]	=>  Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[5]	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[6]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PD_PORT[7]	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _DMAEN	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _DACK	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _IOR	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _IOW	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _CSS	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _LED_RD	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _LED_WR	=>  Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _LED_DMA	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OWN_	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_OE_	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// _CS	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INTA	=>  Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _BERR	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _STERM	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SCLK	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _RST	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _BG	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// _DREQ	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RESDMAC_v.sdo");
// synopsys translate_on

wire \u_SCSI_SM|INCBO_o~regout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~0_combout ;
wire \u_registers|A1~regout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~0_combout ;
wire \u_registers|FLUSHFIFO~regout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E27~0_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~2_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~3_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~4_combout ;
wire \u_CPU_SM|u_cpudff2|p2c~1_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~5_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E26~1_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E32~0_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~6_combout ;
wire \u_CPU_SM|u_cpudff3|p3a~2_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~0_combout ;
wire \u_CPU_SM|u_cpudff3|p3c~1_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~1_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~2_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~11_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~0_combout ;
wire \u_CPU_SM|FLUSHFIFO~regout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~8_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~9_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~10_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~3_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~6_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~7_combout ;
wire \u_SCSI_SM|CCPUREQ~regout ;
wire \u_SCSI_SM|CDREQ_~regout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E1~1_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|DACK~6_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5_combout ;
wire \u_CPU_SM|STOPFLUSH~regout ;
wire \u_registers|CLR_FLUSHFIFO~0_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~2_combout ;
wire \u_registers|u_addr_decoder|WDREGREQ~combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E0~2_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~17_combout ;
wire \u_SCSI_SM|RDFIFO_d~regout ;
wire \u_SCSI_SM|RIFIFO_d~regout ;
wire \u_registers|u_addr_decoder|CONTR_WR~combout ;
wire \int_fifo|BUFFER[1][16]~regout ;
wire \int_fifo|BUFFER[2][16]~regout ;
wire \int_fifo|BUFFER[0][16]~regout ;
wire \int_fifo|Mux15~2_combout ;
wire \int_fifo|BUFFER[3][16]~regout ;
wire \int_fifo|Mux15~3_combout ;
wire \int_fifo|BUFFER[6][0]~regout ;
wire \int_fifo|BUFFER[2][0]~regout ;
wire \int_fifo|BUFFER[1][0]~regout ;
wire \int_fifo|BUFFER[0][0]~regout ;
wire \int_fifo|Mux31~2_combout ;
wire \int_fifo|BUFFER[3][0]~regout ;
wire \int_fifo|Mux31~3_combout ;
wire \int_fifo|BUFFER[5][24]~regout ;
wire \int_fifo|BUFFER[4][24]~regout ;
wire \int_fifo|Mux7~0_combout ;
wire \int_fifo|BUFFER[1][24]~regout ;
wire \int_fifo|BUFFER[2][24]~regout ;
wire \int_fifo|BUFFER[0][24]~regout ;
wire \int_fifo|Mux7~2_combout ;
wire \int_fifo|BUFFER[3][24]~regout ;
wire \int_fifo|Mux7~3_combout ;
wire \int_fifo|BUFFER[5][8]~regout ;
wire \int_fifo|BUFFER[2][8]~regout ;
wire \int_fifo|BUFFER[0][8]~regout ;
wire \int_fifo|Mux23~2_combout ;
wire \int_fifo|BUFFER[6][1]~regout ;
wire \int_fifo|BUFFER[5][1]~regout ;
wire \int_fifo|BUFFER[4][1]~regout ;
wire \int_fifo|Mux30~0_combout ;
wire \int_fifo|BUFFER[7][1]~regout ;
wire \int_fifo|Mux30~1_combout ;
wire \int_fifo|BUFFER[6][17]~regout ;
wire \int_fifo|BUFFER[5][17]~regout ;
wire \int_fifo|BUFFER[4][17]~regout ;
wire \int_fifo|Mux14~0_combout ;
wire \int_fifo|BUFFER[7][17]~regout ;
wire \int_fifo|Mux14~1_combout ;
wire \int_fifo|BUFFER[2][17]~regout ;
wire \int_fifo|BUFFER[0][17]~regout ;
wire \int_fifo|Mux14~2_combout ;
wire \int_fifo|BUFFER[6][25]~regout ;
wire \int_fifo|BUFFER[5][25]~regout ;
wire \int_fifo|BUFFER[4][25]~regout ;
wire \int_fifo|Mux6~0_combout ;
wire \int_fifo|BUFFER[7][25]~regout ;
wire \int_fifo|Mux6~1_combout ;
wire \int_fifo|BUFFER[2][25]~regout ;
wire \int_fifo|BUFFER[5][9]~regout ;
wire \int_fifo|BUFFER[1][9]~regout ;
wire \int_fifo|BUFFER[2][9]~regout ;
wire \int_fifo|BUFFER[0][9]~regout ;
wire \int_fifo|Mux22~2_combout ;
wire \int_fifo|BUFFER[3][9]~regout ;
wire \int_fifo|Mux22~3_combout ;
wire \int_fifo|BUFFER[5][18]~regout ;
wire \int_fifo|BUFFER[4][18]~regout ;
wire \int_fifo|Mux13~0_combout ;
wire \int_fifo|BUFFER[1][18]~regout ;
wire \int_fifo|BUFFER[2][18]~regout ;
wire \int_fifo|BUFFER[0][18]~regout ;
wire \int_fifo|Mux13~2_combout ;
wire \int_fifo|BUFFER[3][18]~regout ;
wire \int_fifo|Mux13~3_combout ;
wire \int_fifo|BUFFER[6][2]~regout ;
wire \int_fifo|BUFFER[5][2]~regout ;
wire \int_fifo|BUFFER[4][2]~regout ;
wire \int_fifo|Mux29~0_combout ;
wire \int_fifo|BUFFER[7][2]~regout ;
wire \int_fifo|Mux29~1_combout ;
wire \int_fifo|BUFFER[6][26]~regout ;
wire \int_fifo|BUFFER[1][26]~regout ;
wire \int_fifo|BUFFER[2][26]~regout ;
wire \int_fifo|BUFFER[0][26]~regout ;
wire \int_fifo|Mux5~2_combout ;
wire \int_fifo|BUFFER[3][26]~regout ;
wire \int_fifo|Mux5~3_combout ;
wire \int_fifo|BUFFER[5][10]~regout ;
wire \int_fifo|BUFFER[3][10]~regout ;
wire \int_fifo|BUFFER[5][3]~regout ;
wire \int_fifo|BUFFER[4][3]~regout ;
wire \int_fifo|Mux28~0_combout ;
wire \int_fifo|BUFFER[6][19]~regout ;
wire \int_fifo|BUFFER[5][19]~regout ;
wire \int_fifo|BUFFER[4][19]~regout ;
wire \int_fifo|Mux12~0_combout ;
wire \int_fifo|BUFFER[7][19]~regout ;
wire \int_fifo|Mux12~1_combout ;
wire \int_fifo|BUFFER[3][19]~regout ;
wire \int_fifo|BUFFER[6][27]~regout ;
wire \int_fifo|BUFFER[5][27]~regout ;
wire \int_fifo|BUFFER[4][27]~regout ;
wire \int_fifo|Mux4~0_combout ;
wire \int_fifo|BUFFER[7][27]~regout ;
wire \int_fifo|Mux4~1_combout ;
wire \int_fifo|BUFFER[2][27]~regout ;
wire \int_fifo|BUFFER[0][27]~regout ;
wire \int_fifo|Mux4~2_combout ;
wire \int_fifo|BUFFER[5][11]~regout ;
wire \int_fifo|BUFFER[1][11]~regout ;
wire \int_fifo|BUFFER[2][11]~regout ;
wire \int_fifo|BUFFER[0][11]~regout ;
wire \int_fifo|Mux20~2_combout ;
wire \int_fifo|BUFFER[3][11]~regout ;
wire \int_fifo|Mux20~3_combout ;
wire \int_fifo|BUFFER[6][20]~regout ;
wire \int_fifo|BUFFER[5][20]~regout ;
wire \int_fifo|BUFFER[4][20]~regout ;
wire \int_fifo|Mux11~0_combout ;
wire \int_fifo|BUFFER[7][20]~regout ;
wire \int_fifo|Mux11~1_combout ;
wire \int_fifo|BUFFER[3][20]~regout ;
wire \int_fifo|BUFFER[6][4]~regout ;
wire \int_fifo|BUFFER[5][4]~regout ;
wire \int_fifo|BUFFER[4][4]~regout ;
wire \int_fifo|Mux27~0_combout ;
wire \int_fifo|BUFFER[7][4]~regout ;
wire \int_fifo|Mux27~1_combout ;
wire \int_fifo|BUFFER[3][4]~regout ;
wire \int_fifo|BUFFER[6][28]~regout ;
wire \int_fifo|BUFFER[5][28]~regout ;
wire \int_fifo|BUFFER[4][28]~regout ;
wire \int_fifo|Mux3~0_combout ;
wire \int_fifo|BUFFER[7][28]~regout ;
wire \int_fifo|Mux3~1_combout ;
wire \int_fifo|BUFFER[2][28]~regout ;
wire \int_fifo|BUFFER[0][28]~regout ;
wire \int_fifo|Mux3~2_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~0_combout ;
wire \int_fifo|BUFFER[5][12]~regout ;
wire \int_fifo|BUFFER[3][12]~regout ;
wire \int_fifo|BUFFER[6][5]~regout ;
wire \int_fifo|BUFFER[2][5]~regout ;
wire \int_fifo|BUFFER[0][5]~regout ;
wire \int_fifo|Mux26~2_combout ;
wire \int_fifo|BUFFER[2][21]~regout ;
wire \int_fifo|BUFFER[0][21]~regout ;
wire \int_fifo|Mux10~2_combout ;
wire \int_fifo|BUFFER[6][29]~regout ;
wire \int_fifo|BUFFER[5][29]~regout ;
wire \int_fifo|BUFFER[4][29]~regout ;
wire \int_fifo|Mux2~0_combout ;
wire \int_fifo|BUFFER[7][29]~regout ;
wire \int_fifo|Mux2~1_combout ;
wire \int_fifo|BUFFER[2][29]~regout ;
wire \int_fifo|BUFFER[3][29]~regout ;
wire \int_fifo|BUFFER[4][13]~regout ;
wire \int_fifo|BUFFER[2][13]~regout ;
wire \int_fifo|BUFFER[0][13]~regout ;
wire \int_fifo|Mux18~2_combout ;
wire \int_fifo|BUFFER[5][22]~regout ;
wire \int_fifo|BUFFER[4][22]~regout ;
wire \int_fifo|Mux9~0_combout ;
wire \int_fifo|BUFFER[1][22]~regout ;
wire \int_fifo|BUFFER[2][22]~regout ;
wire \int_fifo|BUFFER[0][22]~regout ;
wire \int_fifo|Mux9~2_combout ;
wire \int_fifo|BUFFER[3][22]~regout ;
wire \int_fifo|Mux9~3_combout ;
wire \int_fifo|BUFFER[6][6]~regout ;
wire \int_fifo|BUFFER[5][6]~regout ;
wire \int_fifo|BUFFER[4][6]~regout ;
wire \int_fifo|Mux25~0_combout ;
wire \int_fifo|BUFFER[7][6]~regout ;
wire \int_fifo|Mux25~1_combout ;
wire \int_fifo|BUFFER[6][30]~regout ;
wire \int_fifo|BUFFER[5][30]~regout ;
wire \int_fifo|BUFFER[4][30]~regout ;
wire \int_fifo|Mux1~0_combout ;
wire \int_fifo|BUFFER[7][30]~regout ;
wire \int_fifo|Mux1~1_combout ;
wire \int_fifo|BUFFER[6][14]~regout ;
wire \int_fifo|BUFFER[5][14]~regout ;
wire \int_fifo|BUFFER[4][14]~regout ;
wire \int_fifo|Mux17~0_combout ;
wire \int_fifo|BUFFER[7][14]~regout ;
wire \int_fifo|Mux17~1_combout ;
wire \int_fifo|BUFFER[3][14]~regout ;
wire \int_fifo|BUFFER[5][7]~regout ;
wire \int_fifo|BUFFER[4][7]~regout ;
wire \int_fifo|Mux24~0_combout ;
wire \int_fifo|BUFFER[1][7]~regout ;
wire \int_fifo|BUFFER[2][7]~regout ;
wire \int_fifo|BUFFER[0][7]~regout ;
wire \int_fifo|Mux24~2_combout ;
wire \int_fifo|BUFFER[3][7]~regout ;
wire \int_fifo|Mux24~3_combout ;
wire \int_fifo|BUFFER[4][23]~regout ;
wire \int_fifo|BUFFER[7][23]~regout ;
wire \int_fifo|BUFFER[2][23]~regout ;
wire \int_fifo|BUFFER[0][23]~regout ;
wire \int_fifo|Mux8~2_combout ;
wire \int_fifo|BUFFER[7][31]~regout ;
wire \int_fifo|BUFFER[1][31]~regout ;
wire \int_fifo|BUFFER[2][31]~regout ;
wire \int_fifo|BUFFER[0][31]~regout ;
wire \int_fifo|Mux0~2_combout ;
wire \int_fifo|BUFFER[3][31]~regout ;
wire \int_fifo|Mux0~3_combout ;
wire \int_fifo|BUFFER[6][15]~regout ;
wire \int_fifo|BUFFER[5][15]~regout ;
wire \int_fifo|BUFFER[4][15]~regout ;
wire \int_fifo|Mux16~0_combout ;
wire \int_fifo|BUFFER[7][15]~regout ;
wire \int_fifo|Mux16~1_combout ;
wire \int_fifo|BUFFER[2][15]~regout ;
wire \int_fifo|BUFFER[0][15]~regout ;
wire \int_fifo|Mux16~2_combout ;
wire \u_registers|u_addr_decoder|ACR_WR~combout ;
wire \u_registers|u_addr_decoder|FLUSH_~0_combout ;
wire \u_registers|u_addr_decoder|FLUSH_~combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E0~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E0~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~combout ;
wire \int_fifo|u_byte_ptr|BO1_CLK~combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|INCBO~0_combout ;
wire \int_fifo|u_full_empty_ctr|COUNT[2]~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F~2_combout ;
wire \int_fifo|u_full_empty_ctr|COUNT[1]~3_combout ;
wire \int_fifo|u_full_empty_ctr|clk~combout ;
wire \u_registers|u_addr_decoder|SP_DMA~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E[3]~13_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1_combout ;
wire \u_datapath|ID[1]~36_combout ;
wire \u_datapath|ID[12]~51_combout ;
wire \u_datapath|ID[5]~52_combout ;
wire \u_datapath|ID[15]~63_combout ;
wire \u_registers|u_addr_decoder|ST_DMA~combout ;
wire \rtl~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|SET_DSACK~combout ;
wire \LHW~regout ;
wire \int_fifo|u_write_strobes|LMWS~0_combout ;
wire \int_fifo|u_write_strobes|UMWS~combout ;
wire \u_CPU_SM|INCNO~regout ;
wire \u_SCSI_SM|INCNO_o~regout ;
wire \INCNO~combout ;
wire \LLW~regout ;
wire \int_fifo|u_write_strobes|UUWS~combout ;
wire \int_fifo|u_write_strobes|LMWS~combout ;
wire \u_registers|u_registers_term|TERM_COUNTER[2]~0_combout ;
wire \u_registers|u_registers_term|TERM_COUNTER[1]~1_combout ;
wire \u_registers|u_registers_term|TERM_COUNTER[0]~2_combout ;
wire \u_CPU_SM|PLHW~regout ;
wire \u_CPU_SM|INCNI~regout ;
wire \u_SCSI_SM|INCNI_o~regout ;
wire \INCNI~combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|INCNO~0_combout ;
wire \u_CPU_SM|PLLW~regout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|INCNI~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~5_combout ;
wire \u_CPU_SM|u_cpudff3|p3a~9_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~5_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~14_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|DACK~7_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E[4]~15_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Z~2_combout ;
wire \int_fifo|u_write_strobes|LLWS~combout ;
wire \int_fifo|u_write_strobes|LMWS~clkctrl_outclk ;
wire \int_fifo|u_write_strobes|UUWS~clkctrl_outclk ;
wire \int_fifo|u_write_strobes|LLWS~clkctrl_outclk ;
wire \int_fifo|u_write_strobes|UMWS~clkctrl_outclk ;
wire \u_SCSI_SM|nLS2CPU~clkctrl_outclk ;
wire \u_CPU_SM|PDS~clkctrl_outclk ;
wire \u_CPU_SM|PAS~clkctrl_outclk ;
wire \u_SCSI_SM|CDREQ_~feeder_combout ;
wire \u_CPU_SM|INCNO~feeder_combout ;
wire \u_SCSI_SM|RDFIFO_d~feeder_combout ;
wire \int_fifo|BUFFER[5][24]~feeder_combout ;
wire \int_fifo|BUFFER[6][17]~feeder_combout ;
wire \int_fifo|BUFFER[5][17]~feeder_combout ;
wire \int_fifo|BUFFER[2][25]~feeder_combout ;
wire \int_fifo|BUFFER[5][18]~feeder_combout ;
wire \int_fifo|BUFFER[3][18]~feeder_combout ;
wire \int_fifo|BUFFER[3][26]~feeder_combout ;
wire \int_fifo|BUFFER[2][26]~feeder_combout ;
wire \int_fifo|BUFFER[6][19]~feeder_combout ;
wire \int_fifo|BUFFER[6][27]~feeder_combout ;
wire \int_fifo|BUFFER[5][27]~feeder_combout ;
wire \int_fifo|BUFFER[3][20]~feeder_combout ;
wire \int_fifo|BUFFER[2][28]~feeder_combout ;
wire \int_fifo|BUFFER[6][28]~feeder_combout ;
wire \int_fifo|BUFFER[2][29]~feeder_combout ;
wire \int_fifo|BUFFER[6][29]~feeder_combout ;
wire \int_fifo|BUFFER[2][22]~feeder_combout ;
wire \int_fifo|BUFFER[5][22]~feeder_combout ;
wire \int_fifo|BUFFER[4][30]~feeder_combout ;
wire \int_fifo|BUFFER[7][23]~feeder_combout ;
wire \int_fifo|BUFFER[4][23]~feeder_combout ;
wire \int_fifo|BUFFER[7][31]~feeder_combout ;
wire \u_SCSI_SM|RIFIFO_d~feeder_combout ;
wire \int_fifo|BUFFER[1][0]~feeder_combout ;
wire \int_fifo|BUFFER[2][8]~feeder_combout ;
wire \int_fifo|BUFFER[5][8]~feeder_combout ;
wire \int_fifo|BUFFER[3][9]~feeder_combout ;
wire \int_fifo|BUFFER[6][2]~feeder_combout ;
wire \int_fifo|BUFFER[3][11]~feeder_combout ;
wire \int_fifo|BUFFER[2][11]~feeder_combout ;
wire \int_fifo|BUFFER[5][11]~feeder_combout ;
wire \int_fifo|BUFFER[5][12]~feeder_combout ;
wire \int_fifo|BUFFER[0][15]~feeder_combout ;
wire \u_registers|FLUSHFIFO~feeder_combout ;
wire \R_W~0 ;
wire \_AS~0 ;
wire \_DSACK[0]~0 ;
wire \_DSACK[1]~1 ;
wire \DATA[0]~0 ;
wire \DATA[1]~1 ;
wire \DATA[2]~2 ;
wire \DATA[3]~3 ;
wire \DATA[4]~4 ;
wire \DATA[5]~5 ;
wire \DATA[6]~6 ;
wire \DATA[7]~7 ;
wire \DATA[8]~8 ;
wire \DATA[9]~9 ;
wire \DATA[10]~10 ;
wire \DATA[11]~11 ;
wire \DATA[12]~12 ;
wire \DATA[13]~13 ;
wire \DATA[14]~14 ;
wire \DATA[15]~15 ;
wire \DATA[16]~16 ;
wire \DATA[17]~17 ;
wire \DATA[18]~18 ;
wire \DATA[19]~19 ;
wire \DATA[20]~20 ;
wire \DATA[21]~21 ;
wire \DATA[22]~22 ;
wire \DATA[23]~23 ;
wire \DATA[24]~24 ;
wire \DATA[25]~25 ;
wire \DATA[26]~26 ;
wire \DATA[27]~27 ;
wire \DATA[28]~28 ;
wire \DATA[29]~29 ;
wire \DATA[30]~30 ;
wire \DATA[31]~31 ;
wire \_BGACK~0 ;
wire \PD_PORT[0]~0 ;
wire \PD_PORT[1]~1 ;
wire \PD_PORT[2]~2 ;
wire \PD_PORT[3]~3 ;
wire \PD_PORT[4]~4 ;
wire \PD_PORT[5]~5 ;
wire \PD_PORT[6]~6 ;
wire \PD_PORT[7]~7 ;
wire \INTA~combout ;
wire \_RST~combout ;
wire \u_registers|u_registers_istr|INT~combout ;
wire \SCLK~combout ;
wire \SCLK~clkctrl_outclk ;
wire \int_fifo|u_byte_ptr|BO0~0_combout ;
wire \int_fifo|u_byte_ptr|BO0~regout ;
wire \DSACK_LATCHED_[0]~1_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ;
wire \_STERM~combout ;
wire \u_CPU_SM|u_cpudff3|p3b~3_combout ;
wire \_BERR~combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E23_sd~1_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E31~0_combout ;
wire \DSACK_LATCHED_[1]~0_combout ;
wire \DSACK_CPU_SM~0_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~11_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E57_s~0_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~12_combout ;
wire \u_CPU_SM|u_cpudff3|p3c~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E8~2_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E8~3_combout ;
wire \u_registers|u_registers_cntr|CNTR_O[8]~feeder_combout ;
wire \u_registers|u_addr_decoder|ISTR_RD_~0_combout ;
wire \u_registers|u_registers_cntr|CLR_DMAENA~0_combout ;
wire \u_CPU_SM|DMAENA~regout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~5_combout ;
wire \aCYCLEDONE_~0_combout ;
wire \aCYCLEDONE_~1_combout ;
wire \u_CPU_SM|nCYCLEDONE~regout ;
wire \_BG~combout ;
wire \u_CPU_SM|BGRANT_~regout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~3_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~2_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~4_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~6_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~7_combout ;
wire \u_CPU_SM|u_cpudff5|cpudff5_d~13_combout ;
wire \u_SCSI_SM|CRESET_~regout ;
wire \u_CPU_SM|u_cpudff4|p4a~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E45~0_combout ;
wire \_CS~combout ;
wire \u_registers|u_addr_decoder|ST_DMA~0_combout ;
wire \u_registers|u_addr_decoder|h_0C~combout ;
wire \int_fifo|u_byte_ptr|MUXZ~0_combout ;
wire \int_fifo|u_byte_ptr|BO1~regout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E21~0_combout ;
wire \u_CPU_SM|u_cpudff3|p3a~7_combout ;
wire \u_CPU_SM|u_cpudff1|p1c~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E34~4_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E23_sd~3_combout ;
wire \u_CPU_SM|u_cpudff4|p4a~1_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nINCNI_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1_combout ;
wire \u_CPU_SM|u_cpudff1|p1b~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E32~1_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E6_d~0_combout ;
wire \u_CPU_SM|u_cpudff1|p1a~3_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout ;
wire \u_SCSI_SM|RDFIFO_o~feeder_combout ;
wire \u_SCSI_SM|RDRST_~0_combout ;
wire \u_SCSI_SM|RDFIFO_o~regout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0_combout ;
wire \u_CPU_SM|DECFIFO~regout ;
wire \int_fifo|u_full_empty_ctr|COUNT[1]~4_combout ;
wire \int_fifo|u_full_empty_ctr|COUNT[2]~2_combout ;
wire \int_fifo|u_full_empty_ctr|COUNT~5_combout ;
wire \int_fifo|u_full_empty_ctr|COUNT[0]~0_combout ;
wire \int_fifo|u_full_empty_ctr|COUNT~6_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOFULL~0_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOFULL~1_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOFULL~2_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOFULL~regout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E12~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E12~1_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~8_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E16~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E7~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E[4]~6_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~7_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~3_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~4_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~5_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~6_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~10_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~11_combout ;
wire \u_CPU_SM|u_cpudff2|p2a~2_combout ;
wire \u_CPU_SM|u_cpudff2|p2a~5_combout ;
wire \DSK1_IN_~0_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~0_combout ;
wire \_DREQ~combout ;
wire \DREQ_~combout ;
wire \u_CPU_SM|DREQ_~regout ;
wire \u_CPU_SM|u_cpudff2|p2a~3_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E2~0_combout ;
wire \u_CPU_SM|u_cpudff2|p2a~4_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E55~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E61~0_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~8_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E58~0_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~7_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~9_combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~10_combout ;
wire \u_CPU_SM|u_cpudff3|p3b~1_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E29_sd~0_combout ;
wire \u_CPU_SM|u_cpudff3|p3b~2_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~1_combout ;
wire \u_CPU_SM|u_cpudff3|p3a~5_combout ;
wire \u_CPU_SM|u_cpudff1|p1a~2_combout ;
wire \u_CPU_SM|u_cpudff3|p3a~6_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E35~combout ;
wire \LEFTOVERS~combout ;
wire \u_CPU_SM|u_cpudff2|cpudff2_d~1_combout ;
wire \u_CPU_SM|u_cpudff3|p3a~3_combout ;
wire \u_CPU_SM|u_cpudff3|p3a~8_combout ;
wire \u_CPU_SM|u_cpudff3|cpudff3_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~4_combout ;
wire \u_CPU_SM|u_cpudff4|cpudff4_d~9_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~5_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~8_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~9_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~11_combout ;
wire \u_CPU_SM|u_cpudff3|p3b~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F~3_combout ;
wire \u_SCSI_SM|RIFIFO_o~feeder_combout ;
wire \u_SCSI_SM|RIRST_~0_combout ;
wire \u_SCSI_SM|RIFIFO_o~regout ;
wire \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2_combout ;
wire \u_CPU_SM|INCFIFO~regout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ;
wire \int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E26~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6_combout ;
wire \u_CPU_SM|BREQ~regout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E53~4_combout ;
wire \u_CPU_SM|u_cpudff1|cpudff1_d~10_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~3_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E51_s_E54_sd~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5_combout ;
wire \u_CPU_SM|SIZE1~regout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~3_combout ;
wire \u_CPU_SM|BGACK~regout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout ;
wire \u_CPU_SM|u_cpudff2|p2c~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PAS_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PAS_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PAS_d~3_combout ;
wire \u_CPU_SM|PAS~regout ;
wire \AS_O_~feeder_combout ;
wire \AS_O_~regout ;
wire \u_CPU_SM|PDS~regout ;
wire \DS_O_~feeder_combout ;
wire \DS_O_~regout ;
wire \u_SCSI_SM|nLS2CPU~feeder_combout ;
wire \u_SCSI_SM|nLS2CPU~regout ;
wire \u_registers|u_registers_term|REG_DSK_~feeder_combout ;
wire \u_registers|u_registers_term|CYCLE_END~2_combout ;
wire \u_registers|u_registers_term|REG_DSK_~regout ;
wire \_DSACK~4_combout ;
wire \u_CPU_SM|u_cpudff3|p3a~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~5_combout ;
wire \u_CPU_SM|F2CPUL~regout ;
wire \u_registers|u_addr_decoder|ISTR_RD_~combout ;
wire \u_registers|u_addr_decoder|CONTR_RD_~0_combout ;
wire \u_datapath|u_datapath_output|DATA[5]~33_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~15_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~24_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E1~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~3_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~4_combout ;
wire \u_SCSI_SM|CDSACK_~0_combout ;
wire \u_SCSI_SM|CDSACK_~regout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~6_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~7_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~13_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E22~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~14_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E[27]~12_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~5_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~16_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~21_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~22_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~23_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E1~4_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~9_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~10_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~11_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|RE~2_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~8_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~12_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~18_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~19_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~20_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E24~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~1_combout ;
wire \u_SCSI_SM|S2CPU_o~regout ;
wire \int_fifo|u_next_out_cntr|COUNT[0]~2_combout ;
wire \int_fifo|u_next_out_cntr|COUNT[1]~0_combout ;
wire \int_fifo|u_next_out_cntr|COUNT[2]~1_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|S2F~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E[7]~7_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|S2F~1_combout ;
wire \u_SCSI_SM|S2F_o~regout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|WE~1_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E[18]~11_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|WE~2_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|CPU2S~combout ;
wire \u_SCSI_SM|CPU2S_o~regout ;
wire \u_datapath|ID[0]~33_combout ;
wire \u_datapath|ID[0]~64_combout ;
wire \int_fifo|u_next_in_cntr|COUNT[0]~2_combout ;
wire \int_fifo|u_next_in_cntr|COUNT[1]~0_combout ;
wire \int_fifo|u_next_in_cntr|COUNT[2]~1_combout ;
wire \int_fifo|Decoder0~3_combout ;
wire \int_fifo|BUFFER[7][0]~regout ;
wire \int_fifo|Decoder0~2_combout ;
wire \int_fifo|BUFFER[4][0]~regout ;
wire \int_fifo|Decoder0~1_combout ;
wire \int_fifo|BUFFER[5][0]~regout ;
wire \int_fifo|Mux31~0_combout ;
wire \int_fifo|Mux31~1_combout ;
wire \int_fifo|Mux31~4_combout ;
wire \u_datapath|u_datapath_output|DATA[0]~32_combout ;
wire \u_registers|u_registers_istr|FE~regout ;
wire \u_datapath|u_datapath_output|DATA[0]~34_combout ;
wire \u_datapath|u_datapath_output|DATA[15]~35_combout ;
wire \u_registers|u_registers_istr|FF~regout ;
wire \u_registers|u_addr_decoder|CONTR_RD_~1_combout ;
wire \u_datapath|u_datapath_output|DATA[1]~36_combout ;
wire \u_datapath|ID[1]~66_combout ;
wire \int_fifo|Decoder0~7_combout ;
wire \int_fifo|BUFFER[3][1]~regout ;
wire \int_fifo|Decoder0~4_combout ;
wire \int_fifo|BUFFER[1][1]~regout ;
wire \int_fifo|Decoder0~5_combout ;
wire \int_fifo|BUFFER[2][1]~regout ;
wire \int_fifo|Decoder0~6_combout ;
wire \int_fifo|BUFFER[0][1]~regout ;
wire \int_fifo|Mux30~2_combout ;
wire \int_fifo|Mux30~3_combout ;
wire \int_fifo|Mux30~4_combout ;
wire \u_datapath|u_datapath_output|DATA[1]~37_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E60~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~2_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~3_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~2_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E25_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~3_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~4_combout ;
wire \u_CPU_SM|DIEL~regout ;
wire \u_datapath|ID[2]~41_combout ;
wire \u_datapath|ID[2]~68_combout ;
wire \int_fifo|BUFFER[2][2]~feeder_combout ;
wire \int_fifo|BUFFER[2][2]~regout ;
wire \int_fifo|BUFFER[0][2]~regout ;
wire \int_fifo|Mux29~2_combout ;
wire \int_fifo|BUFFER[1][2]~regout ;
wire \int_fifo|BUFFER[3][2]~regout ;
wire \int_fifo|Mux29~3_combout ;
wire \int_fifo|Mux29~4_combout ;
wire \u_datapath|u_datapath_output|LD_LATCH[2]~feeder_combout ;
wire \u_registers|u_addr_decoder|h_0C~0_combout ;
wire \u_datapath|u_datapath_output|DATA[2]~38_combout ;
wire \u_datapath|u_datapath_output|DATA[2]~39_combout ;
wire \u_datapath|u_datapath_output|DATA[2]~40_combout ;
wire \u_datapath|ID[3]~44_combout ;
wire \u_datapath|ID[3]~70_combout ;
wire \int_fifo|BUFFER[2][3]~regout ;
wire \int_fifo|BUFFER[0][3]~regout ;
wire \int_fifo|Mux28~2_combout ;
wire \int_fifo|BUFFER[1][3]~regout ;
wire \int_fifo|BUFFER[3][3]~regout ;
wire \int_fifo|Mux28~3_combout ;
wire \int_fifo|BUFFER[7][3]~regout ;
wire \int_fifo|Decoder0~0_combout ;
wire \int_fifo|BUFFER[6][3]~regout ;
wire \int_fifo|Mux28~1_combout ;
wire \int_fifo|Mux28~4_combout ;
wire \u_datapath|u_datapath_output|LD_LATCH[3]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[3]~41_combout ;
wire \u_registers|u_addr_decoder|CLR_INT~0_combout ;
wire \u_registers|u_registers_istr|CLR_INT_~0_combout ;
wire \u_registers|u_registers_istr|INT_P~regout ;
wire \u_datapath|u_datapath_output|DATA[4]~42_combout ;
wire \u_datapath|ID[4]~49_combout ;
wire \u_datapath|ID[4]~72_combout ;
wire \int_fifo|BUFFER[2][4]~regout ;
wire \int_fifo|BUFFER[0][4]~regout ;
wire \int_fifo|Mux27~2_combout ;
wire \int_fifo|BUFFER[1][4]~regout ;
wire \int_fifo|Mux27~3_combout ;
wire \int_fifo|Mux27~4_combout ;
wire \u_datapath|u_datapath_output|DATA[4]~43_combout ;
wire \u_datapath|ID[5]~74_combout ;
wire \int_fifo|BUFFER[3][5]~regout ;
wire \int_fifo|BUFFER[1][5]~regout ;
wire \int_fifo|Mux26~3_combout ;
wire \int_fifo|BUFFER[7][5]~regout ;
wire \int_fifo|BUFFER[4][5]~regout ;
wire \int_fifo|BUFFER[5][5]~regout ;
wire \int_fifo|Mux26~0_combout ;
wire \int_fifo|Mux26~1_combout ;
wire \int_fifo|Mux26~4_combout ;
wire \u_datapath|u_datapath_output|DATA[5]~44_combout ;
wire \u_registers|u_registers_istr|INT_F~regout ;
wire \u_datapath|u_datapath_output|DATA[5]~45_combout ;
wire \u_datapath|ID[6]~57_combout ;
wire \u_datapath|ID[6]~76_combout ;
wire \int_fifo|BUFFER[0][6]~feeder_combout ;
wire \int_fifo|BUFFER[0][6]~regout ;
wire \int_fifo|BUFFER[2][6]~regout ;
wire \int_fifo|Mux25~2_combout ;
wire \int_fifo|BUFFER[1][6]~regout ;
wire \int_fifo|BUFFER[3][6]~regout ;
wire \int_fifo|Mux25~3_combout ;
wire \int_fifo|Mux25~4_combout ;
wire \u_datapath|u_datapath_output|DATA[6]~46_combout ;
wire \u_datapath|u_datapath_output|DATA[6]~47_combout ;
wire \u_datapath|ID[7]~60_combout ;
wire \u_datapath|ID[7]~78_combout ;
wire \int_fifo|BUFFER[6][7]~regout ;
wire \int_fifo|BUFFER[7][7]~regout ;
wire \int_fifo|Mux24~1_combout ;
wire \int_fifo|Mux24~4_combout ;
wire \u_datapath|u_datapath_output|DATA[7]~48_combout ;
wire \u_datapath|u_datapath_output|DATA[7]~49_combout ;
wire \u_datapath|u_datapath_output|DATA[8]~51_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_RX[0]~0_combout ;
wire \u_datapath|ID[8]~35_combout ;
wire \u_datapath|ID[8]~65_combout ;
wire \int_fifo|BUFFER[6][8]~regout ;
wire \int_fifo|BUFFER[7][8]~regout ;
wire \int_fifo|BUFFER[4][8]~regout ;
wire \int_fifo|Mux23~0_combout ;
wire \int_fifo|Mux23~1_combout ;
wire \int_fifo|BUFFER[3][8]~feeder_combout ;
wire \int_fifo|BUFFER[3][8]~regout ;
wire \int_fifo|BUFFER[1][8]~regout ;
wire \int_fifo|Mux23~3_combout ;
wire \int_fifo|Mux23~4_combout ;
wire \u_datapath|u_datapath_output|LD_LATCH[8]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[8]~50_combout ;
wire \u_datapath|u_datapath_output|DATA[8]~52_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_RX[1]~1_combout ;
wire \u_datapath|ID[9]~39_combout ;
wire \u_datapath|ID[9]~67_combout ;
wire \int_fifo|BUFFER[4][9]~regout ;
wire \int_fifo|Mux22~0_combout ;
wire \int_fifo|BUFFER[7][9]~regout ;
wire \int_fifo|BUFFER[6][9]~regout ;
wire \int_fifo|Mux22~1_combout ;
wire \int_fifo|Mux22~4_combout ;
wire \u_datapath|u_datapath_output|LD_LATCH[9]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[9]~53_combout ;
wire \u_datapath|ID[10]~43_combout ;
wire \u_datapath|ID[10]~69_combout ;
wire \int_fifo|BUFFER[6][10]~regout ;
wire \int_fifo|BUFFER[7][10]~regout ;
wire \int_fifo|BUFFER[4][10]~regout ;
wire \int_fifo|Mux21~0_combout ;
wire \int_fifo|Mux21~1_combout ;
wire \int_fifo|BUFFER[0][10]~regout ;
wire \int_fifo|BUFFER[2][10]~regout ;
wire \int_fifo|Mux21~2_combout ;
wire \int_fifo|BUFFER[1][10]~regout ;
wire \int_fifo|Mux21~3_combout ;
wire \int_fifo|Mux21~4_combout ;
wire \u_datapath|u_datapath_output|LD_LATCH[10]~feeder_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_RX[2]~2_combout ;
wire \u_datapath|u_datapath_output|DATA[10]~54_combout ;
wire \u_datapath|ID[11]~47_combout ;
wire \u_datapath|ID[11]~71_combout ;
wire \int_fifo|BUFFER[6][11]~regout ;
wire \int_fifo|BUFFER[7][11]~regout ;
wire \int_fifo|BUFFER[4][11]~regout ;
wire \int_fifo|Mux20~0_combout ;
wire \int_fifo|Mux20~1_combout ;
wire \int_fifo|Mux20~4_combout ;
wire \u_datapath|u_datapath_output|LD_LATCH[11]~feeder_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_RX[3]~3_combout ;
wire \u_datapath|u_datapath_output|DATA[11]~55_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_RX[4]~4_combout ;
wire \u_datapath|ID[12]~73_combout ;
wire \int_fifo|BUFFER[2][12]~feeder_combout ;
wire \int_fifo|BUFFER[2][12]~regout ;
wire \int_fifo|BUFFER[0][12]~regout ;
wire \int_fifo|Mux19~2_combout ;
wire \int_fifo|BUFFER[1][12]~regout ;
wire \int_fifo|Mux19~3_combout ;
wire \int_fifo|BUFFER[6][12]~regout ;
wire \int_fifo|BUFFER[7][12]~regout ;
wire \int_fifo|BUFFER[4][12]~regout ;
wire \int_fifo|Mux19~0_combout ;
wire \int_fifo|Mux19~1_combout ;
wire \int_fifo|Mux19~4_combout ;
wire \u_datapath|u_datapath_output|LD_LATCH[12]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[12]~56_combout ;
wire \u_datapath|ID[13]~55_combout ;
wire \u_datapath|ID[13]~75_combout ;
wire \int_fifo|BUFFER[3][13]~regout ;
wire \int_fifo|BUFFER[1][13]~regout ;
wire \int_fifo|Mux18~3_combout ;
wire \int_fifo|BUFFER[5][13]~regout ;
wire \int_fifo|Mux18~0_combout ;
wire \int_fifo|BUFFER[6][13]~regout ;
wire \int_fifo|BUFFER[7][13]~regout ;
wire \int_fifo|Mux18~1_combout ;
wire \int_fifo|Mux18~4_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_RX[5]~5_combout ;
wire \u_datapath|u_datapath_output|DATA[13]~57_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_RX[6]~6_combout ;
wire \u_datapath|ID[14]~59_combout ;
wire \u_datapath|ID[14]~77_combout ;
wire \int_fifo|BUFFER[0][14]~feeder_combout ;
wire \int_fifo|BUFFER[0][14]~regout ;
wire \int_fifo|BUFFER[2][14]~regout ;
wire \int_fifo|Mux17~2_combout ;
wire \int_fifo|BUFFER[1][14]~regout ;
wire \int_fifo|Mux17~3_combout ;
wire \int_fifo|Mux17~4_combout ;
wire \u_datapath|u_datapath_output|DATA[14]~58_combout ;
wire \u_datapath|u_datapath_scsi|SCSI_DATA_RX[7]~7_combout ;
wire \u_datapath|ID[15]~79_combout ;
wire \int_fifo|BUFFER[3][15]~regout ;
wire \int_fifo|BUFFER[1][15]~regout ;
wire \int_fifo|Mux16~3_combout ;
wire \int_fifo|Mux16~4_combout ;
wire \u_datapath|u_datapath_output|LD_LATCH[15]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[15]~59_combout ;
wire \u_CPU_SM|u_cpudff2|p2c~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_Z~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~1_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E39_s~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2_combout ;
wire \u_CPU_SM|F2CPUH~regout ;
wire \u_datapath|ID[16]~32_combout ;
wire \int_fifo|BUFFER[5][16]~feeder_combout ;
wire \int_fifo|BUFFER[5][16]~regout ;
wire \int_fifo|BUFFER[4][16]~regout ;
wire \int_fifo|Mux15~0_combout ;
wire \int_fifo|BUFFER[7][16]~regout ;
wire \int_fifo|BUFFER[6][16]~feeder_combout ;
wire \int_fifo|BUFFER[6][16]~regout ;
wire \int_fifo|Mux15~1_combout ;
wire \int_fifo|Mux15~4_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ;
wire \u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~1_combout ;
wire \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ;
wire \u_CPU_SM|BRIDGEOUT~regout ;
wire \u_datapath|u_datapath_output|DATA[16]~60_combout ;
wire \u_datapath|u_datapath_output|DATA[16]~61_combout ;
wire \u_datapath|ID[17]~37_combout ;
wire \int_fifo|BUFFER[1][17]~regout ;
wire \int_fifo|BUFFER[3][17]~feeder_combout ;
wire \int_fifo|BUFFER[3][17]~regout ;
wire \int_fifo|Mux14~3_combout ;
wire \int_fifo|Mux14~4_combout ;
wire \u_datapath|u_datapath_output|DATA[17]~62_combout ;
wire \u_datapath|u_datapath_output|DATA[17]~63_combout ;
wire \u_datapath|ID[18]~40_combout ;
wire \int_fifo|BUFFER[6][18]~feeder_combout ;
wire \int_fifo|BUFFER[6][18]~regout ;
wire \int_fifo|BUFFER[7][18]~regout ;
wire \int_fifo|Mux13~1_combout ;
wire \int_fifo|Mux13~4_combout ;
wire \u_datapath|u_datapath_output|DATA[18]~64_combout ;
wire \u_datapath|u_datapath_output|DATA[18]~65_combout ;
wire \u_datapath|ID[19]~45_combout ;
wire \int_fifo|BUFFER[2][19]~regout ;
wire \int_fifo|BUFFER[0][19]~regout ;
wire \int_fifo|Mux12~2_combout ;
wire \int_fifo|BUFFER[1][19]~regout ;
wire \int_fifo|Mux12~3_combout ;
wire \int_fifo|Mux12~4_combout ;
wire \u_datapath|u_datapath_output|DATA[19]~66_combout ;
wire \u_datapath|u_datapath_output|DATA[19]~67_combout ;
wire \u_datapath|ID[20]~48_combout ;
wire \int_fifo|BUFFER[2][20]~feeder_combout ;
wire \int_fifo|BUFFER[2][20]~regout ;
wire \int_fifo|BUFFER[0][20]~regout ;
wire \int_fifo|Mux11~2_combout ;
wire \int_fifo|BUFFER[1][20]~regout ;
wire \int_fifo|Mux11~3_combout ;
wire \int_fifo|Mux11~4_combout ;
wire \u_datapath|u_datapath_output|DATA[20]~68_combout ;
wire \u_datapath|u_datapath_output|DATA[20]~69_combout ;
wire \u_datapath|ID[21]~53_combout ;
wire \int_fifo|BUFFER[3][21]~regout ;
wire \int_fifo|BUFFER[1][21]~regout ;
wire \int_fifo|Mux10~3_combout ;
wire \int_fifo|BUFFER[5][21]~regout ;
wire \int_fifo|BUFFER[4][21]~regout ;
wire \int_fifo|Mux10~0_combout ;
wire \int_fifo|BUFFER[7][21]~regout ;
wire \int_fifo|BUFFER[6][21]~regout ;
wire \int_fifo|Mux10~1_combout ;
wire \int_fifo|Mux10~4_combout ;
wire \u_datapath|u_datapath_output|DATA[21]~70_combout ;
wire \u_datapath|u_datapath_output|DATA[21]~71_combout ;
wire \u_datapath|ID[22]~56_combout ;
wire \int_fifo|BUFFER[6][22]~feeder_combout ;
wire \int_fifo|BUFFER[6][22]~regout ;
wire \int_fifo|BUFFER[7][22]~regout ;
wire \int_fifo|Mux9~1_combout ;
wire \int_fifo|Mux9~4_combout ;
wire \u_datapath|u_datapath_output|DATA[22]~72_combout ;
wire \u_datapath|u_datapath_output|DATA[22]~73_combout ;
wire \u_datapath|ID[23]~61_combout ;
wire \int_fifo|BUFFER[3][23]~regout ;
wire \int_fifo|BUFFER[1][23]~regout ;
wire \int_fifo|Mux8~3_combout ;
wire \int_fifo|BUFFER[6][23]~regout ;
wire \int_fifo|BUFFER[5][23]~regout ;
wire \int_fifo|Mux8~0_combout ;
wire \int_fifo|Mux8~1_combout ;
wire \int_fifo|Mux8~4_combout ;
wire \u_datapath|u_datapath_output|DATA[23]~74_combout ;
wire \u_datapath|u_datapath_output|DATA[23]~75_combout ;
wire \u_datapath|ID[24]~34_combout ;
wire \int_fifo|BUFFER[6][24]~regout ;
wire \int_fifo|BUFFER[7][24]~regout ;
wire \int_fifo|Mux7~1_combout ;
wire \int_fifo|Mux7~4_combout ;
wire \u_datapath|u_datapath_output|DATA[24]~76_combout ;
wire \u_datapath|u_datapath_output|DATA[24]~77_combout ;
wire \u_datapath|u_datapath_output|DATA[25]~78_combout ;
wire \u_datapath|u_datapath_output|DATA[25]~80_combout ;
wire \u_datapath|ID[25]~38_combout ;
wire \int_fifo|BUFFER[3][25]~regout ;
wire \int_fifo|BUFFER[1][25]~regout ;
wire \int_fifo|BUFFER[0][25]~regout ;
wire \int_fifo|Mux6~2_combout ;
wire \int_fifo|Mux6~3_combout ;
wire \int_fifo|Mux6~4_combout ;
wire \u_datapath|u_datapath_output|DATA[25]~79_combout ;
wire \u_datapath|u_datapath_output|DATA[25]~81_combout ;
wire \u_datapath|u_datapath_output|DATA[26]~82_combout ;
wire \u_datapath|ID[26]~42_combout ;
wire \int_fifo|BUFFER[5][26]~regout ;
wire \int_fifo|BUFFER[4][26]~regout ;
wire \int_fifo|Mux5~0_combout ;
wire \int_fifo|BUFFER[7][26]~regout ;
wire \int_fifo|Mux5~1_combout ;
wire \int_fifo|Mux5~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH[10]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[26]~83_combout ;
wire \u_datapath|ID[27]~46_combout ;
wire \int_fifo|BUFFER[3][27]~regout ;
wire \int_fifo|BUFFER[1][27]~regout ;
wire \int_fifo|Mux4~3_combout ;
wire \int_fifo|Mux4~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH[11]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[27]~84_combout ;
wire \u_datapath|u_datapath_output|DATA[27]~85_combout ;
wire \u_datapath|u_datapath_output|DATA[28]~86_combout ;
wire \u_datapath|ID[28]~50_combout ;
wire \int_fifo|BUFFER[3][28]~regout ;
wire \int_fifo|BUFFER[1][28]~regout ;
wire \int_fifo|Mux3~3_combout ;
wire \int_fifo|Mux3~4_combout ;
wire \u_datapath|u_datapath_output|DATA[28]~87_combout ;
wire \u_datapath|u_datapath_output|DATA[29]~88_combout ;
wire \u_datapath|ID[29]~54_combout ;
wire \int_fifo|BUFFER[0][29]~regout ;
wire \int_fifo|Mux2~2_combout ;
wire \int_fifo|BUFFER[1][29]~regout ;
wire \int_fifo|Mux2~3_combout ;
wire \int_fifo|Mux2~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH[13]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[29]~89_combout ;
wire \u_datapath|ID[30]~58_combout ;
wire \int_fifo|BUFFER[0][30]~regout ;
wire \int_fifo|BUFFER[2][30]~regout ;
wire \int_fifo|Mux1~2_combout ;
wire \int_fifo|BUFFER[1][30]~regout ;
wire \int_fifo|BUFFER[3][30]~feeder_combout ;
wire \int_fifo|BUFFER[3][30]~regout ;
wire \int_fifo|Mux1~3_combout ;
wire \int_fifo|Mux1~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH[14]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[30]~90_combout ;
wire \u_datapath|u_datapath_output|DATA[30]~91_combout ;
wire \u_datapath|u_datapath_output|DATA[31]~92_combout ;
wire \u_datapath|ID[31]~62_combout ;
wire \int_fifo|BUFFER[4][31]~feeder_combout ;
wire \int_fifo|BUFFER[4][31]~regout ;
wire \int_fifo|BUFFER[5][31]~regout ;
wire \int_fifo|Mux0~0_combout ;
wire \int_fifo|BUFFER[6][31]~regout ;
wire \int_fifo|Mux0~1_combout ;
wire \int_fifo|Mux0~4_combout ;
wire \u_datapath|u_datapath_output|UD_LATCH[15]~feeder_combout ;
wire \u_datapath|u_datapath_output|DATA[31]~93_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~2_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~3_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|F2S~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E[13]~10_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|F2S~1_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|F2S~2_combout ;
wire \u_SCSI_SM|F2S_o~regout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~0_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~1_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~4_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~3_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~0_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~1_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~2_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~4_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~0_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~1_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~2_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~3_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~4_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~0_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~1_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~2_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~3_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~4_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~3_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~2_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~1_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~4_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~5_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~4_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~2_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~3_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~6_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~0_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~1_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~3_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~2_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~4_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~3_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~2_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~0_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~1_combout ;
wire \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~4_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|DACK~5_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E0~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E0~1_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|DACK~4_combout ;
wire \u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|WE~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|DACK~combout ;
wire \u_SCSI_SM|DACK_o~regout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|RE~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|RE~1_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|RE~3_combout ;
wire \u_SCSI_SM|RE_o~regout ;
wire \_IOR~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|WE~combout ;
wire \u_SCSI_SM|WE_o~regout ;
wire \_IOW~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~0_combout ;
wire \u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~1_combout ;
wire \u_SCSI_SM|SCSI_CS_o~regout ;
wire \u_registers|u_addr_decoder|ADDR_VALID~0_combout ;
wire \_LED_RD~0_combout ;
wire \_LED_WR~0_combout ;
wire \DATA_OE_~2_combout ;
wire [2:0] \int_fifo|u_next_out_cntr|COUNT ;
wire [1:0] DSACK_LATCHED_;
wire [8:0] \u_registers|u_registers_cntr|CNTR_O ;
wire [2:0] \u_registers|u_registers_term|TERM_COUNTER ;
wire [4:0] \u_CPU_SM|STATE ;
wire [4:0] \u_SCSI_SM|STATE ;
wire [2:0] \int_fifo|u_full_empty_ctr|COUNT ;
wire [2:0] \int_fifo|u_next_in_cntr|COUNT ;
wire [15:0] \u_datapath|u_datapath_input|UD_LATCH ;
wire [15:0] \u_datapath|u_datapath_output|UD_LATCH ;
wire [15:0] \u_datapath|u_datapath_output|LD_LATCH ;
wire [7:0] \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED ;
wire [6:2] \ADDR~combout ;


// Location: LCFF_X26_Y7_N31
cycloneii_lcell_ff \u_SCSI_SM|INCBO_o (
	.clk(\SCLK~combout ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|INCBO~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\u_SCSI_SM|STATE [4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|INCBO_o~regout ));

// Location: LCCOMB_X25_Y12_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~0_combout  = (!\u_CPU_SM|STATE [2] & (\u_CPU_SM|STATE [1] & !\u_CPU_SM|STATE [0]))

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~0 .lut_mask = 16'h0030;
defparam \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N7
cycloneii_lcell_ff \u_registers|A1 (
	.clk(\u_registers|u_addr_decoder|ACR_WR~combout ),
	.datain(gnd),
	.sdata(\DATA[25]~25 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|A1~regout ));

// Location: LCCOMB_X25_Y10_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~0_combout  = (\u_CPU_SM|STATE [0] & \u_CPU_SM|STATE [4])

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [0]),
	.datac(vcc),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~0 .lut_mask = 16'hCC00;
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N17
cycloneii_lcell_ff \u_registers|FLUSHFIFO (
	.clk(\u_registers|u_addr_decoder|FLUSH_~combout ),
	.datain(\u_registers|FLUSHFIFO~feeder_combout ),
	.sdata(gnd),
	.aclr(\u_registers|CLR_FLUSHFIFO~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|FLUSHFIFO~regout ));

// Location: LCCOMB_X25_Y7_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E27~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E27~0_combout  = (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (\u_CPU_SM|STATE [1] & (!\u_CPU_SM|STATE [2] & !\u_CPU_SM|STATE [3])))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E27~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E27~0 .lut_mask = 16'h0004;
defparam \u_CPU_SM|u_CPU_SM_inputs|E27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~2_combout  = ((!\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout  & ((!\u_CPU_SM|STATE [4]) # (!\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout )))) # (!\u_CPU_SM|u_cpudff2|p2c~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout ),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|u_cpudff2|p2c~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~2 .lut_mask = 16'h15FF;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~3_combout  = (\u_CPU_SM|STATE [1]) # (((!\u_CPU_SM|BGRANT_~regout  & !\u_CPU_SM|nCYCLEDONE~regout )) # (!\u_CPU_SM|u_CPU_SM_inputs|E16~0_combout ))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|BGRANT_~regout ),
	.datac(\u_CPU_SM|nCYCLEDONE~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E16~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~3 .lut_mask = 16'hABFF;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~4 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~4_combout  = (\u_CPU_SM|u_cpudff2|cpudff2_d~3_combout  & (\u_CPU_SM|u_cpudff2|cpudff2_d~2_combout  & (\u_CPU_SM|u_cpudff2|cpudff2_d~1_combout  & !\u_CPU_SM|u_cpudff1|p1b~0_combout )))

	.dataa(\u_CPU_SM|u_cpudff2|cpudff2_d~3_combout ),
	.datab(\u_CPU_SM|u_cpudff2|cpudff2_d~2_combout ),
	.datac(\u_CPU_SM|u_cpudff2|cpudff2_d~1_combout ),
	.datad(\u_CPU_SM|u_cpudff1|p1b~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~4 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|p2c~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|p2c~1_combout  = (!\u_CPU_SM|STATE [0] & (\u_CPU_SM|STATE [3] & \u_CPU_SM|STATE [4]))

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [0]),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|p2c~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|p2c~1 .lut_mask = 16'h3000;
defparam \u_CPU_SM|u_cpudff2|p2c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~5 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~5_combout  = ((!\u_CPU_SM|u_CPU_SM_inputs|E51_s_E54_sd~0_combout  & ((!\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ) # (!\u_CPU_SM|u_cpudff2|p2c~1_combout )))) # (!\u_CPU_SM|u_cpudff2|p2c~0_combout )

	.dataa(\u_CPU_SM|u_cpudff2|p2c~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E51_s_E54_sd~0_combout ),
	.datac(\u_CPU_SM|u_cpudff2|p2c~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~5 .lut_mask = 16'h1F3F;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E26~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E26~1_combout  = (\u_CPU_SM|STATE [3]) # (((\u_CPU_SM|STATE [4]) # (!\u_CPU_SM|u_cpudff1|p1c~0_combout )) # (!\u_CPU_SM|u_CPU_SM_inputs|E26~0_combout ))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E26~0_combout ),
	.datac(\u_CPU_SM|u_cpudff1|p1c~0_combout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E26~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E26~1 .lut_mask = 16'hFFBF;
defparam \u_CPU_SM|u_CPU_SM_inputs|E26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E32~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E32~0_combout  = (!\u_CPU_SM|STATE [1] & (\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & (\u_CPU_SM|STATE [2] & !\u_CPU_SM|STATE [0])))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E32~0 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_CPU_SM_inputs|E32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~6 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~6_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E26~1_combout  & (\u_CPU_SM|u_cpudff2|cpudff2_d~5_combout  & ((!\u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout ) # (!\u_CPU_SM|u_CPU_SM_inputs|E32~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E26~1_combout ),
	.datab(\u_CPU_SM|u_cpudff2|cpudff2_d~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E32~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~6 .lut_mask = 16'h0888;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3a~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3a~2_combout  = (\u_CPU_SM|STATE [1] & (((\u_registers|A1~regout  & \u_CPU_SM|u_CPU_SM_inputs|E12~0_combout )) # (!\u_CPU_SM|STATE [0])))

	.dataa(\u_registers|A1~regout ),
	.datab(\u_CPU_SM|STATE [0]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E12~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3a~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3a~2 .lut_mask = 16'hB030;
defparam \u_CPU_SM|u_cpudff3|p3a~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~0_combout  = ((\u_CPU_SM|STATE [4]) # ((!\u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~0_combout  & !\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout ))) # (!\_STERM~combout )

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~0 .lut_mask = 16'hFF1F;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3c~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3c~1_combout  = (!\u_CPU_SM|u_cpudff3|p3c~0_combout  & (\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout  & (\u_CPU_SM|u_cpudff2|p2c~0_combout  & \u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|u_cpudff3|p3c~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ),
	.datac(\u_CPU_SM|u_cpudff2|p2c~0_combout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3c~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3c~1 .lut_mask = 16'h4000;
defparam \u_CPU_SM|u_cpudff3|p3c~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~1_combout  = (\u_CPU_SM|u_cpudff3|cpudff3_d~0_combout  & (!\u_CPU_SM|u_cpudff3|p3c~1_combout  & ((!\_STERM~combout ) # (!\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ))))

	.dataa(\u_CPU_SM|u_cpudff3|cpudff3_d~0_combout ),
	.datab(\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_cpudff3|p3c~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~1 .lut_mask = 16'h002A;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~2_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout  & ((\u_CPU_SM|STATE [1]) # ((\u_CPU_SM|STATE [2]) # (!\u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout ),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout ),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~2 .lut_mask = 16'h5545;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~11 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~11_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout  & (\DSK1_IN_~0_combout  & ((!\u_CPU_SM|STATE [0]) # (!\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout )))) # (!\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout  & (((!\u_CPU_SM|STATE 
// [0])) # (!\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ),
	.datac(\DSK1_IN_~0_combout ),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~11 .lut_mask = 16'h31F5;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~0_combout  = (((\DSACK_CPU_SM~0_combout  & !\u_CPU_SM|u_cpudff1|cpudff1_d~2_combout )) # (!\u_CPU_SM|u_cpudff2|cpudff2_d~11_combout )) # (!\_STERM~combout )

	.dataa(\DSACK_CPU_SM~0_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|u_cpudff1|cpudff1_d~2_combout ),
	.datad(\u_CPU_SM|u_cpudff2|cpudff2_d~11_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~0 .lut_mask = 16'h3BFF;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y9_N5
cycloneii_lcell_ff \u_CPU_SM|FLUSHFIFO (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_registers|FLUSHFIFO~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|FLUSHFIFO~regout ));

// Location: LCCOMB_X25_Y9_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~1_combout  = (\u_CPU_SM|FLUSHFIFO~regout  & (\u_registers|u_registers_cntr|CNTR_O [1] & \u_CPU_SM|DMAENA~regout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|FLUSHFIFO~regout ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_CPU_SM|DMAENA~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~1 .lut_mask = 16'hC000;
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2_combout  = (\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~1_combout  & ((\u_CPU_SM|u_CPU_SM_inputs|E2~0_combout  & ((\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ))) # (!\u_CPU_SM|u_CPU_SM_inputs|E2~0_combout  & 
// (\LEFTOVERS~combout ))))

	.dataa(\LEFTOVERS~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~1_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E2~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2 .lut_mask = 16'hC088;
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~8 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~8_combout  = (\u_CPU_SM|STATE [0] & ((!\u_CPU_SM|STATE [1]))) # (!\u_CPU_SM|STATE [0] & ((\u_CPU_SM|STATE [2]) # (\u_CPU_SM|STATE [1])))

	.dataa(\u_CPU_SM|STATE [0]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~8 .lut_mask = 16'h5E5E;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~9 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~9_combout  = (\u_CPU_SM|STATE [1] & (!\u_CPU_SM|u_CPU_SM_inputs|E6_d~0_combout  & (\u_CPU_SM|STATE [2]))) # (!\u_CPU_SM|STATE [1] & (((!\u_CPU_SM|u_CPU_SM_inputs|E6_d~0_combout  & \u_CPU_SM|STATE [2])) # (!\DSK1_IN_~0_combout 
// )))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E6_d~0_combout ),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\DSK1_IN_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~9 .lut_mask = 16'h3075;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~10 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~10_combout  = (\u_CPU_SM|u_cpudff5|cpudff5_d~14_combout ) # ((\u_CPU_SM|u_cpudff3|p3b~0_combout  & (\u_CPU_SM|u_cpudff5|cpudff5_d~9_combout  & \u_CPU_SM|u_cpudff4|p4a~0_combout )))

	.dataa(\u_CPU_SM|u_cpudff3|p3b~0_combout ),
	.datab(\u_CPU_SM|u_cpudff5|cpudff5_d~14_combout ),
	.datac(\u_CPU_SM|u_cpudff5|cpudff5_d~9_combout ),
	.datad(\u_CPU_SM|u_cpudff4|p4a~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~10 .lut_mask = 16'hECCC;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E26~1_combout  & (((\u_CPU_SM|STATE [4]) # (\LEFTOVERS~combout )) # (!\u_CPU_SM|u_CPU_SM_inputs|E27~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E27~0_combout ),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E26~1_combout ),
	.datad(\LEFTOVERS~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0 .lut_mask = 16'hF0D0;
defparam \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1_combout  = (\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0_combout  & ((!\u_CPU_SM|u_CPU_SM_inputs|E8~3_combout ) # (!\LEFTOVERS~combout )))

	.dataa(\LEFTOVERS~combout ),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E8~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1 .lut_mask = 16'h5F00;
defparam \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1_combout  = (\u_CPU_SM|u_cpudff2|cpudff2_d~10_combout  & ((\u_CPU_SM|u_cpudff4|cpudff4_d~0_combout ) # ((\u_CPU_SM|u_cpudff4|cpudff4_d~2_combout ) # (\u_CPU_SM|u_cpudff4|cpudff4_d~10_combout ))))

	.dataa(\u_CPU_SM|u_cpudff4|cpudff4_d~0_combout ),
	.datab(\u_CPU_SM|u_cpudff2|cpudff2_d~10_combout ),
	.datac(\u_CPU_SM|u_cpudff4|cpudff4_d~2_combout ),
	.datad(\u_CPU_SM|u_cpudff4|cpudff4_d~10_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1 .lut_mask = 16'hCCC8;
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2_combout  = (\u_CPU_SM|u_cpudff3|cpudff3_d~2_combout  & (((\u_CPU_SM|u_cpudff5|cpudff5_d~13_combout  & \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1_combout )))) # (!\u_CPU_SM|u_cpudff3|cpudff3_d~2_combout  & 
// (!\u_CPU_SM|u_cpudff4|cpudff4_d~4_combout  & (!\u_CPU_SM|u_cpudff5|cpudff5_d~13_combout  & !\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1_combout )))

	.dataa(\u_CPU_SM|u_cpudff3|cpudff3_d~2_combout ),
	.datab(\u_CPU_SM|u_cpudff4|cpudff4_d~4_combout ),
	.datac(\u_CPU_SM|u_cpudff5|cpudff5_d~13_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2 .lut_mask = 16'hA001;
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~3_combout  = (\DSACK_CPU_SM~0_combout  & (((\u_CPU_SM|u_cpudff2|p2c~1_combout  & !\u_CPU_SM|u_cpudff1|p1c~0_combout )) # (!\u_CPU_SM|u_cpudff1|cpudff1_d~2_combout )))

	.dataa(\u_CPU_SM|u_cpudff2|p2c~1_combout ),
	.datab(\u_CPU_SM|u_cpudff1|p1c~0_combout ),
	.datac(\u_CPU_SM|u_cpudff1|cpudff1_d~2_combout ),
	.datad(\DSACK_CPU_SM~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~3 .lut_mask = 16'h2F00;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~6 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~6_combout  = (\u_CPU_SM|STATE [0] & (((!\u_CPU_SM|STATE [2] & \u_CPU_SM|STATE [3])) # (!\u_CPU_SM|STATE [1])))

	.dataa(\u_CPU_SM|STATE [0]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~6 .lut_mask = 16'h2A0A;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~7 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~7_combout  = (!\u_CPU_SM|STATE [4] & ((\u_CPU_SM|u_cpudff1|cpudff1_d~6_combout ) # ((!\LEFTOVERS~combout  & \u_CPU_SM|u_CPU_SM_inputs|E27~0_combout ))))

	.dataa(\LEFTOVERS~combout ),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|u_cpudff1|cpudff1_d~6_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E27~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~7 .lut_mask = 16'h3130;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y7_N7
cycloneii_lcell_ff \u_SCSI_SM|CCPUREQ (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_registers|u_addr_decoder|WDREGREQ~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_SCSI_SM|CRESET_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CCPUREQ~regout ));

// Location: LCFF_X24_Y7_N29
cycloneii_lcell_ff \u_SCSI_SM|CDREQ_ (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_SCSI_SM|CDREQ_~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_SCSI_SM|CRESET_~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CDREQ_~regout ));

// Location: LCCOMB_X26_Y7_N20
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E1~1 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E1~1_combout  = (!\u_SCSI_SM|RIFIFO_o~regout  & (!\u_SCSI_SM|STATE [0] & (!\u_SCSI_SM|CDREQ_~regout  & !\u_SCSI_SM|STATE [2])))

	.dataa(\u_SCSI_SM|RIFIFO_o~regout ),
	.datab(\u_SCSI_SM|STATE [0]),
	.datac(\u_SCSI_SM|CDREQ_~regout ),
	.datad(\u_SCSI_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E1~1 .lut_mask = 16'h0001;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|DACK~6 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|DACK~6_combout  = (\u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout  & ((\u_SCSI_SM|STATE [2]) # ((!\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & \u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout )))) # 
// (!\u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout  & (!\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & (\u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout )))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout ),
	.datad(\u_SCSI_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|DACK~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|DACK~6 .lut_mask = 16'hBA30;
defparam \u_SCSI_SM|u_scsi_sm_outputs|DACK~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout  = (\u_CPU_SM|STATE [1] & (!\u_CPU_SM|STATE [3] & ((\u_registers|A1~regout ) # (!\u_CPU_SM|u_cpudff4|cpudff4_d~4_combout )))) # (!\u_CPU_SM|STATE [1] & (((\u_CPU_SM|STATE [3]))))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|u_cpudff4|cpudff4_d~4_combout ),
	.datac(\u_registers|A1~regout ),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4 .lut_mask = 16'h55A2;
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5_combout  = (\u_CPU_SM|STATE [2] & ((\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout  & \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~0_combout ),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5 .lut_mask = 16'hEC00;
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N1
cycloneii_lcell_ff \u_CPU_SM|STOPFLUSH (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STOPFLUSH~regout ));

// Location: LCCOMB_X22_Y9_N0
cycloneii_lcell_comb \u_registers|CLR_FLUSHFIFO~0 (
// Equation(s):
// \u_registers|CLR_FLUSHFIFO~0_combout  = (\u_CPU_SM|STOPFLUSH~regout ) # (!\_RST~combout )

	.dataa(vcc),
	.datab(\u_CPU_SM|STOPFLUSH~regout ),
	.datac(\_RST~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_registers|CLR_FLUSHFIFO~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|CLR_FLUSHFIFO~0 .lut_mask = 16'hCFCF;
defparam \u_registers|CLR_FLUSHFIFO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout  = (\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (!\int_fifo|u_full_empty_ctr|COUNT [0] & (!\int_fifo|u_full_empty_ctr|COUNT [1] & \u_CPU_SM|DECFIFO~regout ))) # 
// (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (\int_fifo|u_full_empty_ctr|COUNT [0] & (\int_fifo|u_full_empty_ctr|COUNT [1])))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datab(\int_fifo|u_full_empty_ctr|COUNT [0]),
	.datac(\int_fifo|u_full_empty_ctr|COUNT [1]),
	.datad(\u_CPU_SM|DECFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 .lut_mask = 16'h4240;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N2
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~2 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~2_combout  = (\u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout  & ((\u_SCSI_SM|u_scsi_sm_inputs|E[13]~10_combout ) # ((!\u_SCSI_SM|STATE [2] & \u_SCSI_SM|u_scsi_sm_inputs|E0~0_combout )))) # 
// (!\u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout  & (((!\u_SCSI_SM|STATE [2] & \u_SCSI_SM|u_scsi_sm_inputs|E0~0_combout ))))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout ),
	.datab(\u_SCSI_SM|u_scsi_sm_inputs|E[13]~10_combout ),
	.datac(\u_SCSI_SM|STATE [2]),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E0~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~2 .lut_mask = 16'h8F88;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneii_lcell_comb \u_registers|u_addr_decoder|WDREGREQ (
// Equation(s):
// \u_registers|u_addr_decoder|WDREGREQ~combout  = (!\_AS~0  & (!\_CS~combout  & \ADDR~combout [6]))

	.dataa(\_AS~0 ),
	.datab(vcc),
	.datac(\_CS~combout ),
	.datad(\ADDR~combout [6]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|WDREGREQ~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|WDREGREQ .lut_mask = 16'h0500;
defparam \u_registers|u_addr_decoder|WDREGREQ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E0~2 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E0~2_combout  = (!\u_SCSI_SM|CCPUREQ~regout  & (\u_SCSI_SM|u_scsi_sm_inputs|E0~1_combout  & (\u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout  & !\u_registers|u_registers_cntr|CNTR_O [1])))

	.dataa(\u_SCSI_SM|CCPUREQ~regout ),
	.datab(\u_SCSI_SM|u_scsi_sm_inputs|E0~1_combout ),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E0~2 .lut_mask = 16'h0040;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~17 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~17_combout  = (\u_SCSI_SM|u_scsi_sm_outputs|WE~1_combout ) # ((\u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout  & (\u_SCSI_SM|STATE [4] & \u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout )))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout ),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|u_scsi_sm_outputs|WE~1_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~17 .lut_mask = 16'hF8F0;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N9
cycloneii_lcell_ff \u_SCSI_SM|RDFIFO_d (
	.clk(\SCLK~combout ),
	.datain(\u_SCSI_SM|RDFIFO_d~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RDFIFO_d~regout ));

// Location: LCFF_X27_Y6_N25
cycloneii_lcell_ff \u_SCSI_SM|RIFIFO_d (
	.clk(\SCLK~combout ),
	.datain(\u_SCSI_SM|RIFIFO_d~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RIFIFO_d~regout ));

// Location: LCCOMB_X21_Y10_N24
cycloneii_lcell_comb \u_registers|u_addr_decoder|CONTR_WR (
// Equation(s):
// \u_registers|u_addr_decoder|CONTR_WR~combout  = LCELL((!\R_W~0  & \u_registers|u_addr_decoder|CONTR_RD_~0_combout ))

	.dataa(vcc),
	.datab(\R_W~0 ),
	.datac(vcc),
	.datad(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|CONTR_WR~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|CONTR_WR .lut_mask = 16'h3300;
defparam \u_registers|u_addr_decoder|CONTR_WR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N9
cycloneii_lcell_ff \int_fifo|BUFFER[1][16] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[16]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][16]~regout ));

// Location: LCFF_X18_Y8_N21
cycloneii_lcell_ff \int_fifo|BUFFER[2][16] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[16]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][16]~regout ));

// Location: LCFF_X18_Y8_N31
cycloneii_lcell_ff \int_fifo|BUFFER[0][16] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[16]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][16]~regout ));

// Location: LCCOMB_X18_Y8_N30
cycloneii_lcell_comb \int_fifo|Mux15~2 (
// Equation(s):
// \int_fifo|Mux15~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][16]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][16]~regout )))))

	.dataa(\int_fifo|BUFFER[2][16]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[0][16]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux15~2 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N27
cycloneii_lcell_ff \int_fifo|BUFFER[3][16] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[16]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][16]~regout ));

// Location: LCCOMB_X17_Y8_N8
cycloneii_lcell_comb \int_fifo|Mux15~3 (
// Equation(s):
// \int_fifo|Mux15~3_combout  = (\int_fifo|Mux15~2_combout  & ((\int_fifo|BUFFER[3][16]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux15~2_combout  & (((\int_fifo|BUFFER[1][16]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|BUFFER[3][16]~regout ),
	.datab(\int_fifo|Mux15~2_combout ),
	.datac(\int_fifo|BUFFER[1][16]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux15~3 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N13
cycloneii_lcell_ff \int_fifo|BUFFER[6][0] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[0]~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][0]~regout ));

// Location: LCFF_X18_Y6_N13
cycloneii_lcell_ff \int_fifo|BUFFER[2][0] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[0]~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][0]~regout ));

// Location: LCFF_X19_Y6_N25
cycloneii_lcell_ff \int_fifo|BUFFER[1][0] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][0]~regout ));

// Location: LCFF_X18_Y6_N7
cycloneii_lcell_ff \int_fifo|BUFFER[0][0] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[0]~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][0]~regout ));

// Location: LCCOMB_X18_Y6_N6
cycloneii_lcell_comb \int_fifo|Mux31~2 (
// Equation(s):
// \int_fifo|Mux31~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[1][0]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[0][0]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[1][0]~regout ),
	.datac(\int_fifo|BUFFER[0][0]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux31~2 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N27
cycloneii_lcell_ff \int_fifo|BUFFER[3][0] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[0]~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][0]~regout ));

// Location: LCCOMB_X18_Y6_N12
cycloneii_lcell_comb \int_fifo|Mux31~3 (
// Equation(s):
// \int_fifo|Mux31~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux31~2_combout  & (\int_fifo|BUFFER[3][0]~regout )) # (!\int_fifo|Mux31~2_combout  & ((\int_fifo|BUFFER[2][0]~regout ))))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux31~2_combout ))))

	.dataa(\int_fifo|BUFFER[3][0]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[2][0]~regout ),
	.datad(\int_fifo|Mux31~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux31~3 .lut_mask = 16'hBBC0;
defparam \int_fifo|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N17
cycloneii_lcell_ff \int_fifo|BUFFER[5][24] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[5][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][24]~regout ));

// Location: LCFF_X15_Y4_N7
cycloneii_lcell_ff \int_fifo|BUFFER[4][24] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[24]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][24]~regout ));

// Location: LCCOMB_X15_Y4_N6
cycloneii_lcell_comb \int_fifo|Mux7~0 (
// Equation(s):
// \int_fifo|Mux7~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][24]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][24]~regout )))))

	.dataa(\int_fifo|BUFFER[5][24]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][24]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux7~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N13
cycloneii_lcell_ff \int_fifo|BUFFER[1][24] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[24]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][24]~regout ));

// Location: LCFF_X17_Y7_N29
cycloneii_lcell_ff \int_fifo|BUFFER[2][24] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[24]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][24]~regout ));

// Location: LCFF_X17_Y7_N7
cycloneii_lcell_ff \int_fifo|BUFFER[0][24] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[24]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][24]~regout ));

// Location: LCCOMB_X17_Y7_N6
cycloneii_lcell_comb \int_fifo|Mux7~2 (
// Equation(s):
// \int_fifo|Mux7~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][24]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|BUFFER[0][24]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[2][24]~regout ),
	.datac(\int_fifo|BUFFER[0][24]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux7~2 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N31
cycloneii_lcell_ff \int_fifo|BUFFER[3][24] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[24]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][24]~regout ));

// Location: LCCOMB_X15_Y7_N12
cycloneii_lcell_comb \int_fifo|Mux7~3 (
// Equation(s):
// \int_fifo|Mux7~3_combout  = (\int_fifo|Mux7~2_combout  & ((\int_fifo|BUFFER[3][24]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux7~2_combout  & (((\int_fifo|BUFFER[1][24]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux7~2_combout ),
	.datab(\int_fifo|BUFFER[3][24]~regout ),
	.datac(\int_fifo|BUFFER[1][24]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux7~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N1
cycloneii_lcell_ff \int_fifo|BUFFER[5][8] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[5][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][8]~regout ));

// Location: LCFF_X21_Y5_N1
cycloneii_lcell_ff \int_fifo|BUFFER[2][8] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[2][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][8]~regout ));

// Location: LCFF_X21_Y5_N7
cycloneii_lcell_ff \int_fifo|BUFFER[0][8] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[8]~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][8]~regout ));

// Location: LCCOMB_X21_Y5_N6
cycloneii_lcell_comb \int_fifo|Mux23~2 (
// Equation(s):
// \int_fifo|Mux23~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][8]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|BUFFER[0][8]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[2][8]~regout ),
	.datac(\int_fifo|BUFFER[0][8]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux23~2 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N5
cycloneii_lcell_ff \int_fifo|BUFFER[6][1] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[1]~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][1]~regout ));

// Location: LCFF_X20_Y6_N9
cycloneii_lcell_ff \int_fifo|BUFFER[5][1] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[1]~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][1]~regout ));

// Location: LCFF_X20_Y6_N11
cycloneii_lcell_ff \int_fifo|BUFFER[4][1] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[1]~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][1]~regout ));

// Location: LCCOMB_X20_Y6_N10
cycloneii_lcell_comb \int_fifo|Mux30~0 (
// Equation(s):
// \int_fifo|Mux30~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][1]~regout ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][1]~regout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][1]~regout ),
	.datad(\int_fifo|BUFFER[5][1]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux30~0 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N23
cycloneii_lcell_ff \int_fifo|BUFFER[7][1] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[1]~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][1]~regout ));

// Location: LCCOMB_X21_Y6_N22
cycloneii_lcell_comb \int_fifo|Mux30~1 (
// Equation(s):
// \int_fifo|Mux30~1_combout  = (\int_fifo|Mux30~0_combout  & (((\int_fifo|BUFFER[7][1]~regout )) # (!\int_fifo|u_next_out_cntr|COUNT [1]))) # (!\int_fifo|Mux30~0_combout  & (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[6][1]~regout ))))

	.dataa(\int_fifo|Mux30~0_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][1]~regout ),
	.datad(\int_fifo|BUFFER[6][1]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux30~1 .lut_mask = 16'hE6A2;
defparam \int_fifo|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N5
cycloneii_lcell_ff \int_fifo|BUFFER[6][17] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[6][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][17]~regout ));

// Location: LCFF_X19_Y9_N19
cycloneii_lcell_ff \int_fifo|BUFFER[5][17] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[5][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][17]~regout ));

// Location: LCFF_X18_Y9_N29
cycloneii_lcell_ff \int_fifo|BUFFER[4][17] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[17]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][17]~regout ));

// Location: LCCOMB_X18_Y9_N28
cycloneii_lcell_comb \int_fifo|Mux14~0 (
// Equation(s):
// \int_fifo|Mux14~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][17]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][17]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[5][17]~regout ),
	.datac(\int_fifo|BUFFER[4][17]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux14~0 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N23
cycloneii_lcell_ff \int_fifo|BUFFER[7][17] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[17]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][17]~regout ));

// Location: LCCOMB_X18_Y9_N22
cycloneii_lcell_comb \int_fifo|Mux14~1 (
// Equation(s):
// \int_fifo|Mux14~1_combout  = (\int_fifo|Mux14~0_combout  & (((\int_fifo|BUFFER[7][17]~regout ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux14~0_combout  & (\int_fifo|BUFFER[6][17]~regout  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[6][17]~regout ),
	.datab(\int_fifo|Mux14~0_combout ),
	.datac(\int_fifo|BUFFER[7][17]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux14~1 .lut_mask = 16'hE2CC;
defparam \int_fifo|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N23
cycloneii_lcell_ff \int_fifo|BUFFER[2][17] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[17]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][17]~regout ));

// Location: LCFF_X18_Y8_N5
cycloneii_lcell_ff \int_fifo|BUFFER[0][17] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[17]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][17]~regout ));

// Location: LCCOMB_X18_Y8_N4
cycloneii_lcell_comb \int_fifo|Mux14~2 (
// Equation(s):
// \int_fifo|Mux14~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][17]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][17]~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][17]~regout ),
	.datac(\int_fifo|BUFFER[0][17]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux14~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N9
cycloneii_lcell_ff \int_fifo|BUFFER[6][25] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[25]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][25]~regout ));

// Location: LCFF_X15_Y4_N5
cycloneii_lcell_ff \int_fifo|BUFFER[5][25] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[25]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][25]~regout ));

// Location: LCFF_X15_Y4_N11
cycloneii_lcell_ff \int_fifo|BUFFER[4][25] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[25]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][25]~regout ));

// Location: LCCOMB_X15_Y4_N10
cycloneii_lcell_comb \int_fifo|Mux6~0 (
// Equation(s):
// \int_fifo|Mux6~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][25]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][25]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[5][25]~regout ),
	.datac(\int_fifo|BUFFER[4][25]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux6~0 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N15
cycloneii_lcell_ff \int_fifo|BUFFER[7][25] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[25]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][25]~regout ));

// Location: LCCOMB_X17_Y4_N14
cycloneii_lcell_comb \int_fifo|Mux6~1 (
// Equation(s):
// \int_fifo|Mux6~1_combout  = (\int_fifo|Mux6~0_combout  & (((\int_fifo|BUFFER[7][25]~regout ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux6~0_combout  & (\int_fifo|BUFFER[6][25]~regout  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|Mux6~0_combout ),
	.datab(\int_fifo|BUFFER[6][25]~regout ),
	.datac(\int_fifo|BUFFER[7][25]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux6~1 .lut_mask = 16'hE4AA;
defparam \int_fifo|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N13
cycloneii_lcell_ff \int_fifo|BUFFER[2][25] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[2][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][25]~regout ));

// Location: LCFF_X17_Y5_N21
cycloneii_lcell_ff \int_fifo|BUFFER[5][9] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[9]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][9]~regout ));

// Location: LCFF_X20_Y5_N1
cycloneii_lcell_ff \int_fifo|BUFFER[1][9] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[9]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][9]~regout ));

// Location: LCFF_X21_Y5_N17
cycloneii_lcell_ff \int_fifo|BUFFER[2][9] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[9]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][9]~regout ));

// Location: LCFF_X21_Y5_N15
cycloneii_lcell_ff \int_fifo|BUFFER[0][9] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[9]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][9]~regout ));

// Location: LCCOMB_X21_Y5_N14
cycloneii_lcell_comb \int_fifo|Mux22~2 (
// Equation(s):
// \int_fifo|Mux22~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][9]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|BUFFER[0][9]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[2][9]~regout ),
	.datac(\int_fifo|BUFFER[0][9]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux22~2 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N7
cycloneii_lcell_ff \int_fifo|BUFFER[3][9] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[3][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][9]~regout ));

// Location: LCCOMB_X20_Y5_N0
cycloneii_lcell_comb \int_fifo|Mux22~3 (
// Equation(s):
// \int_fifo|Mux22~3_combout  = (\int_fifo|Mux22~2_combout  & ((\int_fifo|BUFFER[3][9]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux22~2_combout  & (((\int_fifo|BUFFER[1][9]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|BUFFER[3][9]~regout ),
	.datab(\int_fifo|Mux22~2_combout ),
	.datac(\int_fifo|BUFFER[1][9]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux22~3 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N15
cycloneii_lcell_ff \int_fifo|BUFFER[5][18] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[5][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][18]~regout ));

// Location: LCFF_X18_Y9_N17
cycloneii_lcell_ff \int_fifo|BUFFER[4][18] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[18]~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][18]~regout ));

// Location: LCCOMB_X18_Y9_N16
cycloneii_lcell_comb \int_fifo|Mux13~0 (
// Equation(s):
// \int_fifo|Mux13~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][18]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][18]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[5][18]~regout ),
	.datac(\int_fifo|BUFFER[4][18]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux13~0 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N13
cycloneii_lcell_ff \int_fifo|BUFFER[1][18] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[18]~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][18]~regout ));

// Location: LCFF_X18_Y8_N25
cycloneii_lcell_ff \int_fifo|BUFFER[2][18] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[18]~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][18]~regout ));

// Location: LCFF_X18_Y8_N7
cycloneii_lcell_ff \int_fifo|BUFFER[0][18] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[18]~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][18]~regout ));

// Location: LCCOMB_X18_Y8_N6
cycloneii_lcell_comb \int_fifo|Mux13~2 (
// Equation(s):
// \int_fifo|Mux13~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][18]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][18]~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][18]~regout ),
	.datac(\int_fifo|BUFFER[0][18]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux13~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N31
cycloneii_lcell_ff \int_fifo|BUFFER[3][18] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[3][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][18]~regout ));

// Location: LCCOMB_X17_Y8_N12
cycloneii_lcell_comb \int_fifo|Mux13~3 (
// Equation(s):
// \int_fifo|Mux13~3_combout  = (\int_fifo|Mux13~2_combout  & (((\int_fifo|BUFFER[3][18]~regout )) # (!\int_fifo|u_next_out_cntr|COUNT [0]))) # (!\int_fifo|Mux13~2_combout  & (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[1][18]~regout )))

	.dataa(\int_fifo|Mux13~2_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[1][18]~regout ),
	.datad(\int_fifo|BUFFER[3][18]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux13~3 .lut_mask = 16'hEA62;
defparam \int_fifo|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N29
cycloneii_lcell_ff \int_fifo|BUFFER[6][2] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[6][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][2]~regout ));

// Location: LCFF_X20_Y6_N17
cycloneii_lcell_ff \int_fifo|BUFFER[5][2] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[2]~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][2]~regout ));

// Location: LCFF_X20_Y6_N3
cycloneii_lcell_ff \int_fifo|BUFFER[4][2] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[2]~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][2]~regout ));

// Location: LCCOMB_X20_Y6_N2
cycloneii_lcell_comb \int_fifo|Mux29~0 (
// Equation(s):
// \int_fifo|Mux29~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][2]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][2]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[5][2]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][2]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux29~0 .lut_mask = 16'hCCB8;
defparam \int_fifo|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N31
cycloneii_lcell_ff \int_fifo|BUFFER[7][2] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[2]~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][2]~regout ));

// Location: LCCOMB_X21_Y6_N30
cycloneii_lcell_comb \int_fifo|Mux29~1 (
// Equation(s):
// \int_fifo|Mux29~1_combout  = (\int_fifo|Mux29~0_combout  & (((\int_fifo|BUFFER[7][2]~regout )) # (!\int_fifo|u_next_out_cntr|COUNT [1]))) # (!\int_fifo|Mux29~0_combout  & (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[6][2]~regout ))))

	.dataa(\int_fifo|Mux29~0_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][2]~regout ),
	.datad(\int_fifo|BUFFER[6][2]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux29~1 .lut_mask = 16'hE6A2;
defparam \int_fifo|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N25
cycloneii_lcell_ff \int_fifo|BUFFER[6][26] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[26]~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][26]~regout ));

// Location: LCFF_X18_Y7_N7
cycloneii_lcell_ff \int_fifo|BUFFER[1][26] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[26]~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][26]~regout ));

// Location: LCFF_X17_Y7_N17
cycloneii_lcell_ff \int_fifo|BUFFER[2][26] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[2][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][26]~regout ));

// Location: LCFF_X17_Y7_N15
cycloneii_lcell_ff \int_fifo|BUFFER[0][26] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[26]~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][26]~regout ));

// Location: LCCOMB_X17_Y7_N14
cycloneii_lcell_comb \int_fifo|Mux5~2 (
// Equation(s):
// \int_fifo|Mux5~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][26]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][26]~regout )))))

	.dataa(\int_fifo|BUFFER[2][26]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[0][26]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux5~2 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N27
cycloneii_lcell_ff \int_fifo|BUFFER[3][26] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[3][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][26]~regout ));

// Location: LCCOMB_X18_Y7_N6
cycloneii_lcell_comb \int_fifo|Mux5~3 (
// Equation(s):
// \int_fifo|Mux5~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux5~2_combout  & (\int_fifo|BUFFER[3][26]~regout )) # (!\int_fifo|Mux5~2_combout  & ((\int_fifo|BUFFER[1][26]~regout ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux5~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][26]~regout ),
	.datac(\int_fifo|BUFFER[1][26]~regout ),
	.datad(\int_fifo|Mux5~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux5~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N9
cycloneii_lcell_ff \int_fifo|BUFFER[5][10] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[10]~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][10]~regout ));

// Location: LCFF_X19_Y5_N1
cycloneii_lcell_ff \int_fifo|BUFFER[3][10] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[10]~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][10]~regout ));

// Location: LCFF_X20_Y6_N25
cycloneii_lcell_ff \int_fifo|BUFFER[5][3] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[3]~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][3]~regout ));

// Location: LCFF_X20_Y6_N31
cycloneii_lcell_ff \int_fifo|BUFFER[4][3] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[3]~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][3]~regout ));

// Location: LCCOMB_X20_Y6_N30
cycloneii_lcell_comb \int_fifo|Mux28~0 (
// Equation(s):
// \int_fifo|Mux28~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][3]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][3]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[5][3]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][3]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux28~0 .lut_mask = 16'hCCB8;
defparam \int_fifo|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N13
cycloneii_lcell_ff \int_fifo|BUFFER[6][19] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[6][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][19]~regout ));

// Location: LCFF_X17_Y9_N29
cycloneii_lcell_ff \int_fifo|BUFFER[5][19] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[19]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][19]~regout ));

// Location: LCFF_X18_Y9_N13
cycloneii_lcell_ff \int_fifo|BUFFER[4][19] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[19]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][19]~regout ));

// Location: LCCOMB_X18_Y9_N12
cycloneii_lcell_comb \int_fifo|Mux12~0 (
// Equation(s):
// \int_fifo|Mux12~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][19]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][19]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[5][19]~regout ),
	.datac(\int_fifo|BUFFER[4][19]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux12~0 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N3
cycloneii_lcell_ff \int_fifo|BUFFER[7][19] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[19]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][19]~regout ));

// Location: LCCOMB_X18_Y9_N2
cycloneii_lcell_comb \int_fifo|Mux12~1 (
// Equation(s):
// \int_fifo|Mux12~1_combout  = (\int_fifo|Mux12~0_combout  & (((\int_fifo|BUFFER[7][19]~regout ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux12~0_combout  & (\int_fifo|BUFFER[6][19]~regout  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|Mux12~0_combout ),
	.datab(\int_fifo|BUFFER[6][19]~regout ),
	.datac(\int_fifo|BUFFER[7][19]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux12~1 .lut_mask = 16'hE4AA;
defparam \int_fifo|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N11
cycloneii_lcell_ff \int_fifo|BUFFER[3][19] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[19]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][19]~regout ));

// Location: LCFF_X17_Y4_N17
cycloneii_lcell_ff \int_fifo|BUFFER[6][27] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[6][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][27]~regout ));

// Location: LCFF_X15_Y4_N29
cycloneii_lcell_ff \int_fifo|BUFFER[5][27] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[5][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][27]~regout ));

// Location: LCFF_X15_Y4_N3
cycloneii_lcell_ff \int_fifo|BUFFER[4][27] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[27]~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][27]~regout ));

// Location: LCCOMB_X15_Y4_N2
cycloneii_lcell_comb \int_fifo|Mux4~0 (
// Equation(s):
// \int_fifo|Mux4~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][27]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][27]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[5][27]~regout ),
	.datac(\int_fifo|BUFFER[4][27]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux4~0 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N19
cycloneii_lcell_ff \int_fifo|BUFFER[7][27] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[27]~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][27]~regout ));

// Location: LCCOMB_X17_Y4_N18
cycloneii_lcell_comb \int_fifo|Mux4~1 (
// Equation(s):
// \int_fifo|Mux4~1_combout  = (\int_fifo|Mux4~0_combout  & (((\int_fifo|BUFFER[7][27]~regout ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux4~0_combout  & (\int_fifo|BUFFER[6][27]~regout  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[6][27]~regout ),
	.datab(\int_fifo|Mux4~0_combout ),
	.datac(\int_fifo|BUFFER[7][27]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux4~1 .lut_mask = 16'hE2CC;
defparam \int_fifo|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N9
cycloneii_lcell_ff \int_fifo|BUFFER[2][27] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[27]~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][27]~regout ));

// Location: LCFF_X17_Y7_N19
cycloneii_lcell_ff \int_fifo|BUFFER[0][27] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[27]~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][27]~regout ));

// Location: LCCOMB_X17_Y7_N18
cycloneii_lcell_comb \int_fifo|Mux4~2 (
// Equation(s):
// \int_fifo|Mux4~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][27]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|BUFFER[0][27]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[2][27]~regout ),
	.datac(\int_fifo|BUFFER[0][27]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux4~2 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N25
cycloneii_lcell_ff \int_fifo|BUFFER[5][11] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[5][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][11]~regout ));

// Location: LCFF_X20_Y5_N31
cycloneii_lcell_ff \int_fifo|BUFFER[1][11] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[11]~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][11]~regout ));

// Location: LCFF_X21_Y5_N5
cycloneii_lcell_ff \int_fifo|BUFFER[2][11] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[2][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][11]~regout ));

// Location: LCFF_X21_Y5_N3
cycloneii_lcell_ff \int_fifo|BUFFER[0][11] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[11]~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][11]~regout ));

// Location: LCCOMB_X21_Y5_N2
cycloneii_lcell_comb \int_fifo|Mux20~2 (
// Equation(s):
// \int_fifo|Mux20~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][11]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|BUFFER[0][11]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[2][11]~regout ),
	.datac(\int_fifo|BUFFER[0][11]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux20~2 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N9
cycloneii_lcell_ff \int_fifo|BUFFER[3][11] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[3][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][11]~regout ));

// Location: LCCOMB_X20_Y5_N30
cycloneii_lcell_comb \int_fifo|Mux20~3 (
// Equation(s):
// \int_fifo|Mux20~3_combout  = (\int_fifo|Mux20~2_combout  & ((\int_fifo|BUFFER[3][11]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux20~2_combout  & (((\int_fifo|BUFFER[1][11]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux20~2_combout ),
	.datab(\int_fifo|BUFFER[3][11]~regout ),
	.datac(\int_fifo|BUFFER[1][11]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux20~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N11
cycloneii_lcell_ff \int_fifo|BUFFER[6][20] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[20]~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][20]~regout ));

// Location: LCFF_X17_Y9_N27
cycloneii_lcell_ff \int_fifo|BUFFER[5][20] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[20]~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][20]~regout ));

// Location: LCFF_X18_Y9_N25
cycloneii_lcell_ff \int_fifo|BUFFER[4][20] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[20]~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][20]~regout ));

// Location: LCCOMB_X18_Y9_N24
cycloneii_lcell_comb \int_fifo|Mux11~0 (
// Equation(s):
// \int_fifo|Mux11~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][20]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][20]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[5][20]~regout ),
	.datac(\int_fifo|BUFFER[4][20]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux11~0 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N27
cycloneii_lcell_ff \int_fifo|BUFFER[7][20] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[20]~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][20]~regout ));

// Location: LCCOMB_X18_Y9_N26
cycloneii_lcell_comb \int_fifo|Mux11~1 (
// Equation(s):
// \int_fifo|Mux11~1_combout  = (\int_fifo|Mux11~0_combout  & (((\int_fifo|BUFFER[7][20]~regout ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux11~0_combout  & (\int_fifo|BUFFER[6][20]~regout  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|Mux11~0_combout ),
	.datab(\int_fifo|BUFFER[6][20]~regout ),
	.datac(\int_fifo|BUFFER[7][20]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux11~1 .lut_mask = 16'hE4AA;
defparam \int_fifo|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N7
cycloneii_lcell_ff \int_fifo|BUFFER[3][20] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[3][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][20]~regout ));

// Location: LCFF_X21_Y6_N9
cycloneii_lcell_ff \int_fifo|BUFFER[6][4] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[4]~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][4]~regout ));

// Location: LCFF_X20_Y6_N5
cycloneii_lcell_ff \int_fifo|BUFFER[5][4] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(\u_datapath|ID[4]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][4]~regout ));

// Location: LCFF_X20_Y6_N27
cycloneii_lcell_ff \int_fifo|BUFFER[4][4] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[4]~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][4]~regout ));

// Location: LCCOMB_X20_Y6_N26
cycloneii_lcell_comb \int_fifo|Mux27~0 (
// Equation(s):
// \int_fifo|Mux27~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][4]~regout ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][4]~regout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][4]~regout ),
	.datad(\int_fifo|BUFFER[5][4]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux27~0 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N27
cycloneii_lcell_ff \int_fifo|BUFFER[7][4] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[4]~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][4]~regout ));

// Location: LCCOMB_X21_Y6_N26
cycloneii_lcell_comb \int_fifo|Mux27~1 (
// Equation(s):
// \int_fifo|Mux27~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux27~0_combout  & ((\int_fifo|BUFFER[7][4]~regout ))) # (!\int_fifo|Mux27~0_combout  & (\int_fifo|BUFFER[6][4]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux27~0_combout ))))

	.dataa(\int_fifo|BUFFER[6][4]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][4]~regout ),
	.datad(\int_fifo|Mux27~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux27~1 .lut_mask = 16'hF388;
defparam \int_fifo|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y6_N11
cycloneii_lcell_ff \int_fifo|BUFFER[3][4] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[4]~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][4]~regout ));

// Location: LCFF_X17_Y4_N5
cycloneii_lcell_ff \int_fifo|BUFFER[6][28] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[6][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][28]~regout ));

// Location: LCFF_X15_Y4_N21
cycloneii_lcell_ff \int_fifo|BUFFER[5][28] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[28]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][28]~regout ));

// Location: LCFF_X15_Y4_N31
cycloneii_lcell_ff \int_fifo|BUFFER[4][28] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[28]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][28]~regout ));

// Location: LCCOMB_X15_Y4_N30
cycloneii_lcell_comb \int_fifo|Mux3~0 (
// Equation(s):
// \int_fifo|Mux3~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][28]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][28]~regout )))))

	.dataa(\int_fifo|BUFFER[5][28]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][28]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux3~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N23
cycloneii_lcell_ff \int_fifo|BUFFER[7][28] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[28]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][28]~regout ));

// Location: LCCOMB_X17_Y4_N22
cycloneii_lcell_comb \int_fifo|Mux3~1 (
// Equation(s):
// \int_fifo|Mux3~1_combout  = (\int_fifo|Mux3~0_combout  & (((\int_fifo|BUFFER[7][28]~regout ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux3~0_combout  & (\int_fifo|BUFFER[6][28]~regout  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|Mux3~0_combout ),
	.datab(\int_fifo|BUFFER[6][28]~regout ),
	.datac(\int_fifo|BUFFER[7][28]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux3~1 .lut_mask = 16'hE4AA;
defparam \int_fifo|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N1
cycloneii_lcell_ff \int_fifo|BUFFER[2][28] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[2][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][28]~regout ));

// Location: LCFF_X17_Y7_N11
cycloneii_lcell_ff \int_fifo|BUFFER[0][28] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[28]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][28]~regout ));

// Location: LCCOMB_X17_Y7_N10
cycloneii_lcell_comb \int_fifo|Mux3~2 (
// Equation(s):
// \int_fifo|Mux3~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][28]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|BUFFER[0][28]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[2][28]~regout ),
	.datac(\int_fifo|BUFFER[0][28]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux3~2 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~0_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & ((\int_fifo|Mux27~4_combout ) # ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout )))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & (((\int_fifo|Mux3~4_combout  & !\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ))))

	.dataa(\int_fifo|Mux27~4_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.datac(\int_fifo|Mux3~4_combout ),
	.datad(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~0 .lut_mask = 16'hCCB8;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N13
cycloneii_lcell_ff \int_fifo|BUFFER[5][12] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[5][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][12]~regout ));

// Location: LCFF_X20_Y5_N21
cycloneii_lcell_ff \int_fifo|BUFFER[3][12] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[12]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][12]~regout ));

// Location: LCFF_X21_Y6_N17
cycloneii_lcell_ff \int_fifo|BUFFER[6][5] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[5]~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][5]~regout ));

// Location: LCFF_X18_Y6_N9
cycloneii_lcell_ff \int_fifo|BUFFER[2][5] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[5]~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][5]~regout ));

// Location: LCFF_X18_Y6_N3
cycloneii_lcell_ff \int_fifo|BUFFER[0][5] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[5]~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][5]~regout ));

// Location: LCCOMB_X18_Y6_N2
cycloneii_lcell_comb \int_fifo|Mux26~2 (
// Equation(s):
// \int_fifo|Mux26~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][5]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][5]~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][5]~regout ),
	.datac(\int_fifo|BUFFER[0][5]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux26~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N17
cycloneii_lcell_ff \int_fifo|BUFFER[2][21] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[21]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][21]~regout ));

// Location: LCFF_X18_Y8_N13
cycloneii_lcell_ff \int_fifo|BUFFER[0][21] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[21]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][21]~regout ));

// Location: LCCOMB_X18_Y8_N12
cycloneii_lcell_comb \int_fifo|Mux10~2 (
// Equation(s):
// \int_fifo|Mux10~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][21]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][21]~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][21]~regout ),
	.datac(\int_fifo|BUFFER[0][21]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux10~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N21
cycloneii_lcell_ff \int_fifo|BUFFER[6][29] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[6][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][29]~regout ));

// Location: LCFF_X15_Y4_N13
cycloneii_lcell_ff \int_fifo|BUFFER[5][29] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[29]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][29]~regout ));

// Location: LCFF_X15_Y4_N15
cycloneii_lcell_ff \int_fifo|BUFFER[4][29] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[29]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][29]~regout ));

// Location: LCCOMB_X15_Y4_N14
cycloneii_lcell_comb \int_fifo|Mux2~0 (
// Equation(s):
// \int_fifo|Mux2~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][29]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][29]~regout )))))

	.dataa(\int_fifo|BUFFER[5][29]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][29]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux2~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N27
cycloneii_lcell_ff \int_fifo|BUFFER[7][29] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[29]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][29]~regout ));

// Location: LCCOMB_X17_Y4_N26
cycloneii_lcell_comb \int_fifo|Mux2~1 (
// Equation(s):
// \int_fifo|Mux2~1_combout  = (\int_fifo|Mux2~0_combout  & (((\int_fifo|BUFFER[7][29]~regout ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux2~0_combout  & (\int_fifo|BUFFER[6][29]~regout  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[6][29]~regout ),
	.datab(\int_fifo|Mux2~0_combout ),
	.datac(\int_fifo|BUFFER[7][29]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux2~1 .lut_mask = 16'hE2CC;
defparam \int_fifo|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N21
cycloneii_lcell_ff \int_fifo|BUFFER[2][29] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[2][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][29]~regout ));

// Location: LCFF_X15_Y7_N7
cycloneii_lcell_ff \int_fifo|BUFFER[3][29] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[29]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][29]~regout ));

// Location: LCFF_X17_Y5_N23
cycloneii_lcell_ff \int_fifo|BUFFER[4][13] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[13]~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][13]~regout ));

// Location: LCFF_X21_Y5_N9
cycloneii_lcell_ff \int_fifo|BUFFER[2][13] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[13]~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][13]~regout ));

// Location: LCFF_X21_Y5_N27
cycloneii_lcell_ff \int_fifo|BUFFER[0][13] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[13]~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][13]~regout ));

// Location: LCCOMB_X21_Y5_N26
cycloneii_lcell_comb \int_fifo|Mux18~2 (
// Equation(s):
// \int_fifo|Mux18~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][13]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|BUFFER[0][13]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[2][13]~regout ),
	.datac(\int_fifo|BUFFER[0][13]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux18~2 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N19
cycloneii_lcell_ff \int_fifo|BUFFER[5][22] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[5][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][22]~regout ));

// Location: LCFF_X18_Y9_N21
cycloneii_lcell_ff \int_fifo|BUFFER[4][22] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[22]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][22]~regout ));

// Location: LCCOMB_X18_Y9_N20
cycloneii_lcell_comb \int_fifo|Mux9~0 (
// Equation(s):
// \int_fifo|Mux9~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][22]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][22]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[5][22]~regout ),
	.datac(\int_fifo|BUFFER[4][22]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux9~0 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N13
cycloneii_lcell_ff \int_fifo|BUFFER[1][22] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[22]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][22]~regout ));

// Location: LCFF_X18_Y8_N27
cycloneii_lcell_ff \int_fifo|BUFFER[2][22] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[2][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][22]~regout ));

// Location: LCFF_X18_Y8_N9
cycloneii_lcell_ff \int_fifo|BUFFER[0][22] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[22]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][22]~regout ));

// Location: LCCOMB_X18_Y8_N8
cycloneii_lcell_comb \int_fifo|Mux9~2 (
// Equation(s):
// \int_fifo|Mux9~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][22]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][22]~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][22]~regout ),
	.datac(\int_fifo|BUFFER[0][22]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux9~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N19
cycloneii_lcell_ff \int_fifo|BUFFER[3][22] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[22]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][22]~regout ));

// Location: LCCOMB_X19_Y8_N12
cycloneii_lcell_comb \int_fifo|Mux9~3 (
// Equation(s):
// \int_fifo|Mux9~3_combout  = (\int_fifo|Mux9~2_combout  & ((\int_fifo|BUFFER[3][22]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux9~2_combout  & (((\int_fifo|BUFFER[1][22]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux9~2_combout ),
	.datab(\int_fifo|BUFFER[3][22]~regout ),
	.datac(\int_fifo|BUFFER[1][22]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux9~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N25
cycloneii_lcell_ff \int_fifo|BUFFER[6][6] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[6]~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][6]~regout ));

// Location: LCFF_X20_Y6_N13
cycloneii_lcell_ff \int_fifo|BUFFER[5][6] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[6]~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][6]~regout ));

// Location: LCFF_X20_Y6_N15
cycloneii_lcell_ff \int_fifo|BUFFER[4][6] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[6]~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][6]~regout ));

// Location: LCCOMB_X20_Y6_N14
cycloneii_lcell_comb \int_fifo|Mux25~0 (
// Equation(s):
// \int_fifo|Mux25~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][6]~regout ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][6]~regout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][6]~regout ),
	.datad(\int_fifo|BUFFER[5][6]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux25~0 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N15
cycloneii_lcell_ff \int_fifo|BUFFER[7][6] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[6]~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][6]~regout ));

// Location: LCCOMB_X21_Y6_N14
cycloneii_lcell_comb \int_fifo|Mux25~1 (
// Equation(s):
// \int_fifo|Mux25~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux25~0_combout  & ((\int_fifo|BUFFER[7][6]~regout ))) # (!\int_fifo|Mux25~0_combout  & (\int_fifo|BUFFER[6][6]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux25~0_combout ))))

	.dataa(\int_fifo|BUFFER[6][6]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][6]~regout ),
	.datad(\int_fifo|Mux25~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux25~1 .lut_mask = 16'hF388;
defparam \int_fifo|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N13
cycloneii_lcell_ff \int_fifo|BUFFER[6][30] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[30]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][30]~regout ));

// Location: LCFF_X15_Y4_N9
cycloneii_lcell_ff \int_fifo|BUFFER[5][30] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[30]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][30]~regout ));

// Location: LCFF_X15_Y4_N27
cycloneii_lcell_ff \int_fifo|BUFFER[4][30] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[4][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][30]~regout ));

// Location: LCCOMB_X15_Y4_N8
cycloneii_lcell_comb \int_fifo|Mux1~0 (
// Equation(s):
// \int_fifo|Mux1~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[5][30]~regout ) # (\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][30]~regout  & 
// ((!\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[4][30]~regout ),
	.datac(\int_fifo|BUFFER[5][30]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux1~0 .lut_mask = 16'hAAE4;
defparam \int_fifo|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N7
cycloneii_lcell_ff \int_fifo|BUFFER[7][30] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[30]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][30]~regout ));

// Location: LCCOMB_X17_Y4_N12
cycloneii_lcell_comb \int_fifo|Mux1~1 (
// Equation(s):
// \int_fifo|Mux1~1_combout  = (\int_fifo|Mux1~0_combout  & ((\int_fifo|BUFFER[7][30]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux1~0_combout  & (((\int_fifo|BUFFER[6][30]~regout  & \int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[7][30]~regout ),
	.datab(\int_fifo|Mux1~0_combout ),
	.datac(\int_fifo|BUFFER[6][30]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux1~1 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N15
cycloneii_lcell_ff \int_fifo|BUFFER[6][14] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[14]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][14]~regout ));

// Location: LCFF_X17_Y5_N29
cycloneii_lcell_ff \int_fifo|BUFFER[5][14] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[14]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][14]~regout ));

// Location: LCFF_X17_Y5_N7
cycloneii_lcell_ff \int_fifo|BUFFER[4][14] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[14]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][14]~regout ));

// Location: LCCOMB_X17_Y5_N28
cycloneii_lcell_comb \int_fifo|Mux17~0 (
// Equation(s):
// \int_fifo|Mux17~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][14]~regout ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][14]~regout ))))

	.dataa(\int_fifo|BUFFER[4][14]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[5][14]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux17~0 .lut_mask = 16'hFC22;
defparam \int_fifo|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N29
cycloneii_lcell_ff \int_fifo|BUFFER[7][14] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[14]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][14]~regout ));

// Location: LCCOMB_X18_Y5_N14
cycloneii_lcell_comb \int_fifo|Mux17~1 (
// Equation(s):
// \int_fifo|Mux17~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux17~0_combout  & (\int_fifo|BUFFER[7][14]~regout )) # (!\int_fifo|Mux17~0_combout  & ((\int_fifo|BUFFER[6][14]~regout ))))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux17~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[7][14]~regout ),
	.datac(\int_fifo|BUFFER[6][14]~regout ),
	.datad(\int_fifo|Mux17~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux17~1 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N13
cycloneii_lcell_ff \int_fifo|BUFFER[3][14] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\u_datapath|ID[14]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][14]~regout ));

// Location: LCFF_X20_Y6_N21
cycloneii_lcell_ff \int_fifo|BUFFER[5][7] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[7]~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][7]~regout ));

// Location: LCFF_X20_Y6_N7
cycloneii_lcell_ff \int_fifo|BUFFER[4][7] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[7]~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][7]~regout ));

// Location: LCCOMB_X20_Y6_N20
cycloneii_lcell_comb \int_fifo|Mux24~0 (
// Equation(s):
// \int_fifo|Mux24~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][7]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][7]~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[5][7]~regout ),
	.datad(\int_fifo|BUFFER[4][7]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux24~0 .lut_mask = 16'hD9C8;
defparam \int_fifo|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N31
cycloneii_lcell_ff \int_fifo|BUFFER[1][7] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[7]~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][7]~regout ));

// Location: LCFF_X18_Y6_N25
cycloneii_lcell_ff \int_fifo|BUFFER[2][7] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[7]~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][7]~regout ));

// Location: LCFF_X18_Y6_N19
cycloneii_lcell_ff \int_fifo|BUFFER[0][7] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[7]~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][7]~regout ));

// Location: LCCOMB_X18_Y6_N24
cycloneii_lcell_comb \int_fifo|Mux24~2 (
// Equation(s):
// \int_fifo|Mux24~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][7]~regout ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[0][7]~regout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[0][7]~regout ),
	.datac(\int_fifo|BUFFER[2][7]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux24~2 .lut_mask = 16'hFA44;
defparam \int_fifo|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N1
cycloneii_lcell_ff \int_fifo|BUFFER[3][7] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[7]~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][7]~regout ));

// Location: LCCOMB_X19_Y6_N30
cycloneii_lcell_comb \int_fifo|Mux24~3 (
// Equation(s):
// \int_fifo|Mux24~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux24~2_combout  & (\int_fifo|BUFFER[3][7]~regout )) # (!\int_fifo|Mux24~2_combout  & ((\int_fifo|BUFFER[1][7]~regout ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux24~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][7]~regout ),
	.datac(\int_fifo|BUFFER[1][7]~regout ),
	.datad(\int_fifo|Mux24~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux24~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N9
cycloneii_lcell_ff \int_fifo|BUFFER[4][23] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[4][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][23]~regout ));

// Location: LCFF_X18_Y9_N15
cycloneii_lcell_ff \int_fifo|BUFFER[7][23] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[7][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][23]~regout ));

// Location: LCFF_X18_Y8_N11
cycloneii_lcell_ff \int_fifo|BUFFER[2][23] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[23]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][23]~regout ));

// Location: LCFF_X18_Y8_N3
cycloneii_lcell_ff \int_fifo|BUFFER[0][23] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[23]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][23]~regout ));

// Location: LCCOMB_X18_Y8_N10
cycloneii_lcell_comb \int_fifo|Mux8~2 (
// Equation(s):
// \int_fifo|Mux8~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][23]~regout ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[0][23]~regout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[0][23]~regout ),
	.datac(\int_fifo|BUFFER[2][23]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux8~2 .lut_mask = 16'hFA44;
defparam \int_fifo|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N11
cycloneii_lcell_ff \int_fifo|BUFFER[7][31] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[7][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][31]~regout ));

// Location: LCFF_X18_Y7_N15
cycloneii_lcell_ff \int_fifo|BUFFER[1][31] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[31]~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][31]~regout ));

// Location: LCFF_X17_Y7_N5
cycloneii_lcell_ff \int_fifo|BUFFER[2][31] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[31]~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][31]~regout ));

// Location: LCFF_X17_Y7_N27
cycloneii_lcell_ff \int_fifo|BUFFER[0][31] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[31]~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][31]~regout ));

// Location: LCCOMB_X17_Y7_N4
cycloneii_lcell_comb \int_fifo|Mux0~2 (
// Equation(s):
// \int_fifo|Mux0~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|BUFFER[2][31]~regout ) # (\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[0][31]~regout  & 
// ((!\int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[0][31]~regout ),
	.datac(\int_fifo|BUFFER[2][31]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux0~2 .lut_mask = 16'hAAE4;
defparam \int_fifo|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N21
cycloneii_lcell_ff \int_fifo|BUFFER[3][31] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[31]~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][31]~regout ));

// Location: LCCOMB_X18_Y7_N14
cycloneii_lcell_comb \int_fifo|Mux0~3 (
// Equation(s):
// \int_fifo|Mux0~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux0~2_combout  & ((\int_fifo|BUFFER[3][31]~regout ))) # (!\int_fifo|Mux0~2_combout  & (\int_fifo|BUFFER[1][31]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux0~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux0~2_combout ),
	.datac(\int_fifo|BUFFER[1][31]~regout ),
	.datad(\int_fifo|BUFFER[3][31]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux0~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N21
cycloneii_lcell_ff \int_fifo|BUFFER[6][15] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[15]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][15]~regout ));

// Location: LCFF_X17_Y5_N5
cycloneii_lcell_ff \int_fifo|BUFFER[5][15] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[15]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][15]~regout ));

// Location: LCFF_X17_Y5_N11
cycloneii_lcell_ff \int_fifo|BUFFER[4][15] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[15]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][15]~regout ));

// Location: LCCOMB_X17_Y5_N4
cycloneii_lcell_comb \int_fifo|Mux16~0 (
// Equation(s):
// \int_fifo|Mux16~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][15]~regout ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][15]~regout ))))

	.dataa(\int_fifo|BUFFER[4][15]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[5][15]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux16~0 .lut_mask = 16'hFC22;
defparam \int_fifo|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N3
cycloneii_lcell_ff \int_fifo|BUFFER[7][15] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[15]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][15]~regout ));

// Location: LCCOMB_X18_Y5_N20
cycloneii_lcell_comb \int_fifo|Mux16~1 (
// Equation(s):
// \int_fifo|Mux16~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux16~0_combout  & ((\int_fifo|BUFFER[7][15]~regout ))) # (!\int_fifo|Mux16~0_combout  & (\int_fifo|BUFFER[6][15]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (\int_fifo|Mux16~0_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|Mux16~0_combout ),
	.datac(\int_fifo|BUFFER[6][15]~regout ),
	.datad(\int_fifo|BUFFER[7][15]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux16~1 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N21
cycloneii_lcell_ff \int_fifo|BUFFER[2][15] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[15]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][15]~regout ));

// Location: LCFF_X21_Y5_N11
cycloneii_lcell_ff \int_fifo|BUFFER[0][15] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[0][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][15]~regout ));

// Location: LCCOMB_X21_Y5_N20
cycloneii_lcell_comb \int_fifo|Mux16~2 (
// Equation(s):
// \int_fifo|Mux16~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0]) # ((\int_fifo|BUFFER[2][15]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// ((\int_fifo|BUFFER[0][15]~regout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[2][15]~regout ),
	.datad(\int_fifo|BUFFER[0][15]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux16~2 .lut_mask = 16'hB9A8;
defparam \int_fifo|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneii_lcell_comb \u_registers|u_addr_decoder|ACR_WR (
// Equation(s):
// \u_registers|u_addr_decoder|ACR_WR~combout  = LCELL((\u_registers|u_addr_decoder|h_0C~combout  & !\R_W~0 ))

	.dataa(vcc),
	.datab(\u_registers|u_addr_decoder|h_0C~combout ),
	.datac(vcc),
	.datad(\R_W~0 ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ACR_WR~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ACR_WR .lut_mask = 16'h00CC;
defparam \u_registers|u_addr_decoder|ACR_WR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneii_lcell_comb \u_registers|u_addr_decoder|FLUSH_~0 (
// Equation(s):
// \u_registers|u_addr_decoder|FLUSH_~0_combout  = (\ADDR~combout [2] & \u_registers|u_registers_cntr|CNTR_O [1])

	.dataa(vcc),
	.datab(\ADDR~combout [2]),
	.datac(vcc),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|FLUSH_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|FLUSH_~0 .lut_mask = 16'hCC00;
defparam \u_registers|u_addr_decoder|FLUSH_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneii_lcell_comb \u_registers|u_addr_decoder|FLUSH_ (
// Equation(s):
// \u_registers|u_addr_decoder|FLUSH_~combout  = LCELL((\ADDR~combout [4] & (\u_registers|u_addr_decoder|ST_DMA~0_combout  & (!\ADDR~combout [3] & \u_registers|u_addr_decoder|FLUSH_~0_combout ))))

	.dataa(\ADDR~combout [4]),
	.datab(\u_registers|u_addr_decoder|ST_DMA~0_combout ),
	.datac(\ADDR~combout [3]),
	.datad(\u_registers|u_addr_decoder|FLUSH_~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|FLUSH_~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|FLUSH_ .lut_mask = 16'h0800;
defparam \u_registers|u_addr_decoder|FLUSH_ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E0~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E0~0_combout  = (\LEFTOVERS~combout ) # ((\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ) # ((\int_fifo|u_full_empty_ctr|FIFOFULL~regout ) # (!\u_CPU_SM|FLUSHFIFO~regout )))

	.dataa(\LEFTOVERS~combout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datac(\u_CPU_SM|FLUSHFIFO~regout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E0~0 .lut_mask = 16'hFFEF;
defparam \u_CPU_SM|u_CPU_SM_inputs|E0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E0~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E0~1_combout  = (((\u_CPU_SM|u_CPU_SM_inputs|E0~0_combout ) # (!\u_CPU_SM|STATE [1])) # (!\u_CPU_SM|u_CPU_SM_inputs|E16~0_combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E16~0_combout ),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E0~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E0~1 .lut_mask = 16'hFF7F;
defparam \u_CPU_SM|u_CPU_SM_inputs|E0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~combout  = (((\u_CPU_SM|u_CPU_SM_inputs|E27~0_combout  & !\u_CPU_SM|u_CPU_SM_inputs|E21~0_combout )) # (!\u_CPU_SM|u_CPU_SM_inputs|E0~1_combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E27~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E21~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E0~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d .lut_mask = 16'h2FFF;
defparam \u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cycloneii_lcell_comb \int_fifo|u_byte_ptr|BO1_CLK (
// Equation(s):
// \int_fifo|u_byte_ptr|BO1_CLK~combout  = LCELL((\u_registers|u_addr_decoder|ACR_WR~combout ) # (\u_SCSI_SM|INCBO_o~regout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_registers|u_addr_decoder|ACR_WR~combout ),
	.datad(\u_SCSI_SM|INCBO_o~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|BO1_CLK~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|BO1_CLK .lut_mask = 16'hFFF0;
defparam \int_fifo|u_byte_ptr|BO1_CLK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|INCBO~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|INCBO~0_combout  = (!\u_SCSI_SM|STATE [1] & ((\u_SCSI_SM|STATE [3] & ((\u_SCSI_SM|STATE [2]))) # (!\u_SCSI_SM|STATE [3] & (\u_SCSI_SM|STATE [0]))))

	.dataa(\u_SCSI_SM|STATE [3]),
	.datab(\u_SCSI_SM|STATE [0]),
	.datac(\u_SCSI_SM|STATE [2]),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|INCBO~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|INCBO~0 .lut_mask = 16'h00E4;
defparam \u_SCSI_SM|u_scsi_sm_outputs|INCBO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|COUNT[2]~1 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|COUNT[2]~1_combout  = (\int_fifo|u_full_empty_ctr|COUNT [0] & ((\int_fifo|u_full_empty_ctr|COUNT [1]))) # (!\int_fifo|u_full_empty_ctr|COUNT [0] & (\u_CPU_SM|DECFIFO~regout  & !\int_fifo|u_full_empty_ctr|COUNT [1]))

	.dataa(\u_CPU_SM|DECFIFO~regout ),
	.datab(\int_fifo|u_full_empty_ctr|COUNT [0]),
	.datac(\int_fifo|u_full_empty_ctr|COUNT [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|COUNT[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|COUNT[2]~1 .lut_mask = 16'hC2C2;
defparam \int_fifo|u_full_empty_ctr|COUNT[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F~1_combout  = ((!\_DSACK[1]~1  & ((!\_DSACK[0]~0 ) # (!\u_CPU_SM|STATE [1])))) # (!\_BERR~combout )

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\_DSACK[0]~0 ),
	.datac(\_BERR~combout ),
	.datad(\_DSACK[1]~1 ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F~1 .lut_mask = 16'h0F7F;
defparam \u_CPU_SM|u_CPU_SM_outputs|F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F~2_combout  = (\_STERM~combout  & (\u_CPU_SM|u_CPU_SM_outputs|F~1_combout  & (\u_CPU_SM|u_cpudff4|p4a~0_combout ))) # (!\_STERM~combout  & ((\u_CPU_SM|STATE [1]) # ((\u_CPU_SM|u_CPU_SM_outputs|F~1_combout  & 
// \u_CPU_SM|u_cpudff4|p4a~0_combout ))))

	.dataa(\_STERM~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|F~1_combout ),
	.datac(\u_CPU_SM|u_cpudff4|p4a~0_combout ),
	.datad(\u_CPU_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F~2 .lut_mask = 16'hD5C0;
defparam \u_CPU_SM|u_CPU_SM_outputs|F~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N16
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|COUNT[1]~3 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|COUNT[1]~3_combout  = (!\int_fifo|u_full_empty_ctr|FIFOFULL~0_combout  & ((\u_CPU_SM|INCFIFO~regout ) # (\int_fifo|u_full_empty_ctr|FIFOFULL~1_combout )))

	.dataa(vcc),
	.datab(\u_CPU_SM|INCFIFO~regout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~0_combout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|COUNT[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|COUNT[1]~3 .lut_mask = 16'h0F0C;
defparam \int_fifo|u_full_empty_ctr|COUNT[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N8
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|clk (
// Equation(s):
// \int_fifo|u_full_empty_ctr|clk~combout  = LCELL((\u_CPU_SM|DECFIFO~regout ) # (\u_CPU_SM|INCFIFO~regout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|DECFIFO~regout ),
	.datad(\u_CPU_SM|INCFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|clk~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|clk .lut_mask = 16'hFFF0;
defparam \int_fifo|u_full_empty_ctr|clk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneii_lcell_comb \u_registers|u_addr_decoder|SP_DMA~0 (
// Equation(s):
// \u_registers|u_addr_decoder|SP_DMA~0_combout  = (!\_AS~0  & (!\ADDR~combout [6] & (\ADDR~combout [4] & !\_CS~combout )))

	.dataa(\_AS~0 ),
	.datab(\ADDR~combout [6]),
	.datac(\ADDR~combout [4]),
	.datad(\_CS~combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|SP_DMA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|SP_DMA~0 .lut_mask = 16'h0010;
defparam \u_registers|u_addr_decoder|SP_DMA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N28
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E[3]~13 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E[3]~13_combout  = (\u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout  & (\u_SCSI_SM|STATE [0] & (!\u_SCSI_SM|STATE [4] & \u_SCSI_SM|u_scsi_sm_inputs|E[4]~6_combout )))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout ),
	.datab(\u_SCSI_SM|STATE [0]),
	.datac(\u_SCSI_SM|STATE [4]),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E[4]~6_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[3]~13 .lut_mask = 16'h0800;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0_combout  = (\u_CPU_SM|STATE [1]) # ((DSACK_LATCHED_[0]) # (DSACK_LATCHED_[1]))

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(DSACK_LATCHED_[0]),
	.datad(DSACK_LATCHED_[1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0 .lut_mask = 16'hFFFC;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~4_combout  = (\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~5_combout  & ((\DSK1_IN_~0_combout ) # ((!\u_CPU_SM|u_cpudff3|p3b~0_combout ) # (!\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ))))

	.dataa(\DSK1_IN_~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~5_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ),
	.datad(\u_CPU_SM|u_cpudff3|p3b~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~4 .lut_mask = 16'h8CCC;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout  = (!\u_CPU_SM|STATE [2] & ((\u_CPU_SM|STATE [1]) # (!\u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2 .lut_mask = 16'h0A0F;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3_combout  = (\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~0_combout ) # ((\u_CPU_SM|u_cpudff4|p4a~0_combout  & \_STERM~combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout ),
	.datab(\u_CPU_SM|u_cpudff4|p4a~0_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3 .lut_mask = 16'hFFEA;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~4_combout  = ((\u_CPU_SM|STATE [0] & (!\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout )) # (!\u_CPU_SM|STATE [0] & ((\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3_combout )))) # (!\u_CPU_SM|STATE [3])

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~2_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~3_combout ),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~4 .lut_mask = 16'h5CFF;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1_combout  = (\_STERM~combout  & (((\u_CPU_SM|STATE [4]) # (!\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout )))) # (!\_STERM~combout  & (!\u_CPU_SM|u_cpudff3|p3b~1_combout ))

	.dataa(\_STERM~combout ),
	.datab(\u_CPU_SM|u_cpudff3|p3b~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1 .lut_mask = 16'hBB1B;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneii_lcell_comb \u_datapath|ID[1]~36 (
// Equation(s):
// \u_datapath|ID[1]~36_combout  = (\u_CPU_SM|DIEL~regout  & (((\u_datapath|u_datapath_input|UD_LATCH [1])))) # (!\u_CPU_SM|DIEL~regout  & ((\u_SCSI_SM|CPU2S_o~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [1]))) # (!\u_SCSI_SM|CPU2S_o~regout  & 
// (\DATA[1]~1 ))))

	.dataa(\u_CPU_SM|DIEL~regout ),
	.datab(\DATA[1]~1 ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [1]),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[1]~36 .lut_mask = 16'hF0E4;
defparam \u_datapath|ID[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N7
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[12] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[28]~28 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [12]));

// Location: LCCOMB_X20_Y9_N6
cycloneii_lcell_comb \u_datapath|ID[12]~51 (
// Equation(s):
// \u_datapath|ID[12]~51_combout  = (\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_input|UD_LATCH [12])))) # (!\u_SCSI_SM|CPU2S_o~regout  & ((\u_CPU_SM|DIEL~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [12]))) # (!\u_CPU_SM|DIEL~regout  & 
// (\DATA[12]~12 ))))

	.dataa(\DATA[12]~12 ),
	.datab(\u_SCSI_SM|CPU2S_o~regout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [12]),
	.datad(\u_CPU_SM|DIEL~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[12]~51 .lut_mask = 16'hF0E2;
defparam \u_datapath|ID[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneii_lcell_comb \u_datapath|ID[5]~52 (
// Equation(s):
// \u_datapath|ID[5]~52_combout  = (\u_CPU_SM|DIEL~regout  & (\u_datapath|u_datapath_input|UD_LATCH [5])) # (!\u_CPU_SM|DIEL~regout  & ((\u_SCSI_SM|CPU2S_o~regout  & (\u_datapath|u_datapath_input|UD_LATCH [5])) # (!\u_SCSI_SM|CPU2S_o~regout  & ((\DATA[5]~5 
// )))))

	.dataa(\u_CPU_SM|DIEL~regout ),
	.datab(\u_datapath|u_datapath_input|UD_LATCH [5]),
	.datac(\DATA[5]~5 ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[5]~52 .lut_mask = 16'hCCD8;
defparam \u_datapath|ID[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N11
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[15] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[31]~31 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [15]));

// Location: LCCOMB_X19_Y6_N10
cycloneii_lcell_comb \u_datapath|ID[15]~63 (
// Equation(s):
// \u_datapath|ID[15]~63_combout  = (\u_CPU_SM|DIEL~regout  & (\u_datapath|u_datapath_input|UD_LATCH [15])) # (!\u_CPU_SM|DIEL~regout  & ((\u_SCSI_SM|CPU2S_o~regout  & (\u_datapath|u_datapath_input|UD_LATCH [15])) # (!\u_SCSI_SM|CPU2S_o~regout  & 
// ((\DATA[15]~15 )))))

	.dataa(\u_CPU_SM|DIEL~regout ),
	.datab(\u_datapath|u_datapath_input|UD_LATCH [15]),
	.datac(\DATA[15]~15 ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[15]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[15]~63 .lut_mask = 16'hCCD8;
defparam \u_datapath|ID[15]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneii_lcell_comb \u_registers|u_addr_decoder|ST_DMA (
// Equation(s):
// \u_registers|u_addr_decoder|ST_DMA~combout  = LCELL((!\ADDR~combout [2] & (!\ADDR~combout [3] & (\ADDR~combout [4] & \u_registers|u_addr_decoder|ST_DMA~0_combout ))))

	.dataa(\ADDR~combout [2]),
	.datab(\ADDR~combout [3]),
	.datac(\ADDR~combout [4]),
	.datad(\u_registers|u_addr_decoder|ST_DMA~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ST_DMA~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ST_DMA .lut_mask = 16'h1000;
defparam \u_registers|u_addr_decoder|ST_DMA .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N17
cycloneii_lcell_ff \u_registers|u_registers_term|TERM_COUNTER[2] (
	.clk(!\SCLK~combout ),
	.datain(\u_registers|u_registers_term|TERM_COUNTER[2]~0_combout ),
	.sdata(gnd),
	.aclr(\_AS~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_term|TERM_COUNTER [2]));

// Location: LCFF_X27_Y10_N21
cycloneii_lcell_ff \u_registers|u_registers_term|TERM_COUNTER[1] (
	.clk(!\SCLK~combout ),
	.datain(\u_registers|u_registers_term|TERM_COUNTER[1]~1_combout ),
	.sdata(gnd),
	.aclr(\_AS~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_term|TERM_COUNTER [1]));

// Location: LCFF_X27_Y10_N27
cycloneii_lcell_ff \u_registers|u_registers_term|TERM_COUNTER[0] (
	.clk(!\SCLK~combout ),
	.datain(\u_registers|u_registers_term|TERM_COUNTER[0]~2_combout ),
	.sdata(gnd),
	.aclr(\_AS~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_term|TERM_COUNTER [0]));

// Location: LCCOMB_X27_Y10_N14
cycloneii_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = LCELL((!\u_registers|u_registers_term|TERM_COUNTER [1] & (\u_registers|u_registers_term|TERM_COUNTER [2] & !\u_registers|u_registers_term|TERM_COUNTER [0])))

	.dataa(\u_registers|u_registers_term|TERM_COUNTER [1]),
	.datab(vcc),
	.datac(\u_registers|u_registers_term|TERM_COUNTER [2]),
	.datad(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.cin(gnd),
	.combout(\rtl~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~0 .lut_mask = 16'h0050;
defparam \rtl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|SET_DSACK (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|SET_DSACK~combout  = LCELL((\u_SCSI_SM|STATE [4] & ((\u_SCSI_SM|u_scsi_sm_inputs|E24~0_combout ))) # (!\u_SCSI_SM|STATE [4] & (\u_SCSI_SM|u_scsi_sm_inputs|E22~0_combout )))

	.dataa(vcc),
	.datab(\u_SCSI_SM|u_scsi_sm_inputs|E22~0_combout ),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E24~0_combout ),
	.datad(\u_SCSI_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|SET_DSACK~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|SET_DSACK .lut_mask = 16'hF0CC;
defparam \u_SCSI_SM|u_scsi_sm_outputs|SET_DSACK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N21
cycloneii_lcell_ff LHW(
	.clk(!\SCLK~combout ),
	.datain(gnd),
	.sdata(\u_CPU_SM|PLHW~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LHW~regout ));

// Location: LCCOMB_X25_Y7_N4
cycloneii_lcell_comb \int_fifo|u_write_strobes|LMWS~0 (
// Equation(s):
// \int_fifo|u_write_strobes|LMWS~0_combout  = (\u_SCSI_SM|RE_o~regout  & \u_SCSI_SM|DACK_o~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|RE_o~regout ),
	.datad(\u_SCSI_SM|DACK_o~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|LMWS~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LMWS~0 .lut_mask = 16'hF000;
defparam \int_fifo|u_write_strobes|LMWS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneii_lcell_comb \int_fifo|u_write_strobes|UMWS (
// Equation(s):
// \int_fifo|u_write_strobes|UMWS~combout  = LCELL((\LHW~regout ) # ((\int_fifo|u_byte_ptr|BO0~regout  & (\int_fifo|u_write_strobes|LMWS~0_combout  & !\int_fifo|u_byte_ptr|BO1~regout ))))

	.dataa(\int_fifo|u_byte_ptr|BO0~regout ),
	.datab(\LHW~regout ),
	.datac(\int_fifo|u_write_strobes|LMWS~0_combout ),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|UMWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|UMWS .lut_mask = 16'hCCEC;
defparam \int_fifo|u_write_strobes|UMWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y6_N29
cycloneii_lcell_ff \u_CPU_SM|INCNO (
	.clk(\SCLK~combout ),
	.datain(\u_CPU_SM|INCNO~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|INCNO~regout ));

// Location: LCFF_X27_Y6_N19
cycloneii_lcell_ff \u_SCSI_SM|INCNO_o (
	.clk(\SCLK~combout ),
	.datain(gnd),
	.sdata(\u_SCSI_SM|u_scsi_sm_outputs|INCNO~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|INCNO_o~regout ));

// Location: LCCOMB_X27_Y6_N18
cycloneii_lcell_comb INCNO(
// Equation(s):
// \INCNO~combout  = LCELL((\u_SCSI_SM|INCNO_o~regout ) # (\u_CPU_SM|INCNO~regout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|INCNO_o~regout ),
	.datad(\u_CPU_SM|INCNO~regout ),
	.cin(gnd),
	.combout(\INCNO~combout ),
	.cout());
// synopsys translate_off
defparam INCNO.lut_mask = 16'hFFF0;
defparam INCNO.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N9
cycloneii_lcell_ff LLW(
	.clk(!\SCLK~combout ),
	.datain(gnd),
	.sdata(\u_CPU_SM|PLLW~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\LLW~regout ));

// Location: LCCOMB_X25_Y7_N22
cycloneii_lcell_comb \int_fifo|u_write_strobes|UUWS (
// Equation(s):
// \int_fifo|u_write_strobes|UUWS~combout  = LCELL((\LHW~regout ) # ((!\int_fifo|u_byte_ptr|BO0~regout  & (\int_fifo|u_write_strobes|LMWS~0_combout  & !\int_fifo|u_byte_ptr|BO1~regout ))))

	.dataa(\int_fifo|u_byte_ptr|BO0~regout ),
	.datab(\LHW~regout ),
	.datac(\int_fifo|u_write_strobes|LMWS~0_combout ),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|UUWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|UUWS .lut_mask = 16'hCCDC;
defparam \int_fifo|u_write_strobes|UUWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneii_lcell_comb \int_fifo|u_write_strobes|LMWS (
// Equation(s):
// \int_fifo|u_write_strobes|LMWS~combout  = LCELL((\LLW~regout ) # ((!\int_fifo|u_byte_ptr|BO0~regout  & (\int_fifo|u_write_strobes|LMWS~0_combout  & \int_fifo|u_byte_ptr|BO1~regout ))))

	.dataa(\int_fifo|u_byte_ptr|BO0~regout ),
	.datab(\LLW~regout ),
	.datac(\int_fifo|u_write_strobes|LMWS~0_combout ),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|LMWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LMWS .lut_mask = 16'hDCCC;
defparam \int_fifo|u_write_strobes|LMWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
cycloneii_lcell_comb \u_registers|u_registers_term|TERM_COUNTER[2]~0 (
// Equation(s):
// \u_registers|u_registers_term|TERM_COUNTER[2]~0_combout  = \u_registers|u_registers_term|TERM_COUNTER [2] $ (((\u_registers|u_registers_term|TERM_COUNTER [1] & (\u_registers|u_addr_decoder|ADDR_VALID~0_combout  & \u_registers|u_registers_term|TERM_COUNTER 
// [0]))))

	.dataa(\u_registers|u_registers_term|TERM_COUNTER [1]),
	.datab(\u_registers|u_addr_decoder|ADDR_VALID~0_combout ),
	.datac(\u_registers|u_registers_term|TERM_COUNTER [2]),
	.datad(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|TERM_COUNTER[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER[2]~0 .lut_mask = 16'h78F0;
defparam \u_registers|u_registers_term|TERM_COUNTER[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N20
cycloneii_lcell_comb \u_registers|u_registers_term|TERM_COUNTER[1]~1 (
// Equation(s):
// \u_registers|u_registers_term|TERM_COUNTER[1]~1_combout  = \u_registers|u_registers_term|TERM_COUNTER [1] $ (((!\_CS~combout  & (!\_AS~0  & \u_registers|u_registers_term|TERM_COUNTER [0]))))

	.dataa(\_CS~combout ),
	.datab(\_AS~0 ),
	.datac(\u_registers|u_registers_term|TERM_COUNTER [1]),
	.datad(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|TERM_COUNTER[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER[1]~1 .lut_mask = 16'hE1F0;
defparam \u_registers|u_registers_term|TERM_COUNTER[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N26
cycloneii_lcell_comb \u_registers|u_registers_term|TERM_COUNTER[0]~2 (
// Equation(s):
// \u_registers|u_registers_term|TERM_COUNTER[0]~2_combout  = \u_registers|u_registers_term|TERM_COUNTER [0] $ (((!\_CS~combout  & !\_AS~0 )))

	.dataa(\_CS~combout ),
	.datab(vcc),
	.datac(\u_registers|u_registers_term|TERM_COUNTER [0]),
	.datad(\_AS~0 ),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|TERM_COUNTER[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|TERM_COUNTER[0]~2 .lut_mask = 16'hF0A5;
defparam \u_registers|u_registers_term|TERM_COUNTER[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N13
cycloneii_lcell_ff \u_CPU_SM|PLHW (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|PLHW~regout ));

// Location: LCFF_X25_Y6_N7
cycloneii_lcell_ff \u_CPU_SM|INCNI (
	.clk(\SCLK~combout ),
	.datain(gnd),
	.sdata(\u_CPU_SM|u_CPU_SM_outputs|nINCNI_d~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|INCNI~regout ));

// Location: LCFF_X25_Y6_N19
cycloneii_lcell_ff \u_SCSI_SM|INCNI_o (
	.clk(\SCLK~combout ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|INCNI~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|INCNI_o~regout ));

// Location: LCCOMB_X25_Y6_N6
cycloneii_lcell_comb INCNI(
// Equation(s):
// \INCNI~combout  = LCELL((\u_CPU_SM|INCNI~regout ) # (\u_SCSI_SM|INCNI_o~regout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|INCNI~regout ),
	.datad(\u_SCSI_SM|INCNI_o~regout ),
	.cin(gnd),
	.combout(\INCNI~combout ),
	.cout());
// synopsys translate_off
defparam INCNI.lut_mask = 16'hFFF0;
defparam INCNI.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N16
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|INCNO~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|INCNO~0_combout  = (\u_SCSI_SM|u_scsi_sm_inputs|E[3]~13_combout ) # ((\u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout  & \int_fifo|u_full_empty_ctr|FIFOFULL~regout ))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout ),
	.datab(vcc),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E[3]~13_combout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|INCNO~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|INCNO~0 .lut_mask = 16'hFAF0;
defparam \u_SCSI_SM|u_scsi_sm_outputs|INCNO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y8_N17
cycloneii_lcell_ff \u_CPU_SM|PLLW (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|PLLW~regout ));

// Location: LCCOMB_X25_Y11_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout  = (\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_inputs|E57_s~0_combout ) # ((\DSACK_CPU_SM~0_combout  & \u_CPU_SM|u_CPU_SM_inputs|E31~0_combout ))))

	.dataa(\DSACK_CPU_SM~0_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E57_s~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0 .lut_mask = 16'hCC80;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1_combout  = (\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout )

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout ),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1 .lut_mask = 16'hFF33;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLHW_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|INCNI~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|INCNI~0_combout  = (\u_SCSI_SM|u_scsi_sm_inputs|E[4]~15_combout ) # ((\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & \u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout ))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datab(vcc),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E[4]~15_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|INCNI~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|INCNI~0 .lut_mask = 16'hFFA0;
defparam \u_SCSI_SM|u_scsi_sm_outputs|INCNI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout  = (\u_CPU_SM|STATE [1] & (!\u_CPU_SM|STATE [0] & ((!\u_CPU_SM|STATE [3]) # (!\u_CPU_SM|STATE [2]))))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1 .lut_mask = 16'h004C;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2_combout  = (\_STERM~combout  & ((\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout  & !\u_CPU_SM|STATE [4]))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~1_combout ),
	.datab(\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2 .lut_mask = 16'hCE00;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3_combout  = (\u_CPU_SM|STATE [1] & (((\u_CPU_SM|STATE [4] & !\u_CPU_SM|STATE [0])))) # (!\u_CPU_SM|STATE [1] & (!\u_CPU_SM|STATE [4] & ((\u_CPU_SM|STATE [0]) # (!\u_CPU_SM|STATE [2]))))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3 .lut_mask = 16'h03C1;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4_combout  = (\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2_combout ) # ((!\u_CPU_SM|STATE [3] & ((\u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~3_combout ) # (\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~2_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~3_combout ),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4 .lut_mask = 16'hAFAE;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~5_combout  = (\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4_combout ) # (((\u_CPU_SM|u_CPU_SM_inputs|E61~0_combout ) # (\u_CPU_SM|u_cpudff1|cpudff1_d~1_combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~4_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E61~0_combout ),
	.datad(\u_CPU_SM|u_cpudff1|cpudff1_d~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~5 .lut_mask = 16'hFFFB;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3a~9 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3a~9_combout  = (!\u_CPU_SM|STATE [3] & (\u_CPU_SM|STATE [4] & ((\u_CPU_SM|u_cpudff3|p3a~2_combout ) # (\u_CPU_SM|u_CPU_SM_inputs|E32~0_combout ))))

	.dataa(\u_CPU_SM|u_cpudff3|p3a~2_combout ),
	.datab(\u_CPU_SM|STATE [3]),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E32~0_combout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3a~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3a~9 .lut_mask = 16'h3200;
defparam \u_CPU_SM|u_cpudff3|p3a~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~5_combout  = (\u_CPU_SM|u_cpudff2|p2a~2_combout  & (((\_BERR~combout  & \_DSACK[1]~1 )) # (!\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout )))

	.dataa(\u_CPU_SM|u_cpudff2|p2a~2_combout ),
	.datab(\_BERR~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout ),
	.datad(\_DSACK[1]~1 ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~5 .lut_mask = 16'h8A0A;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~14 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~14_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E60~0_combout ) # ((!\u_CPU_SM|STATE [3] & (\u_CPU_SM|u_cpudff5|cpudff5_d~8_combout  & \u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|u_cpudff5|cpudff5_d~8_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E60~0_combout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~14 .lut_mask = 16'hF4F0;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|DACK~7 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|DACK~7_combout  = (\u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout  & (!\u_SCSI_SM|STATE [1] & (\u_SCSI_SM|CCPUREQ~regout  & !\u_SCSI_SM|STATE [3])))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout ),
	.datab(\u_SCSI_SM|STATE [1]),
	.datac(\u_SCSI_SM|CCPUREQ~regout ),
	.datad(\u_SCSI_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|DACK~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|DACK~7 .lut_mask = 16'h0020;
defparam \u_SCSI_SM|u_scsi_sm_outputs|DACK~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N26
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E[4]~15 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E[4]~15_combout  = (\int_fifo|u_byte_ptr|BO1~regout  & (!\u_SCSI_SM|STATE [4] & (\int_fifo|u_byte_ptr|BO0~regout  & \u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout )))

	.dataa(\int_fifo|u_byte_ptr|BO1~regout ),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\int_fifo|u_byte_ptr|BO0~regout ),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[4]~15 .lut_mask = 16'h2000;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Z~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Z~2_combout  = (\u_CPU_SM|u_cpudff4|p4a~0_combout  & (\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout  & ((!\_DSACK[1]~1 ) # (!\_BERR~combout ))))

	.dataa(\u_CPU_SM|u_cpudff4|p4a~0_combout ),
	.datab(\_BERR~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout ),
	.datad(\_DSACK[1]~1 ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Z~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Z~2 .lut_mask = 16'h20A0;
defparam \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Z~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cycloneii_lcell_comb \int_fifo|u_write_strobes|LLWS (
// Equation(s):
// \int_fifo|u_write_strobes|LLWS~combout  = LCELL((\LLW~regout ) # ((\int_fifo|u_byte_ptr|BO0~regout  & (\int_fifo|u_write_strobes|LMWS~0_combout  & \int_fifo|u_byte_ptr|BO1~regout ))))

	.dataa(\int_fifo|u_byte_ptr|BO0~regout ),
	.datab(\LLW~regout ),
	.datac(\int_fifo|u_write_strobes|LMWS~0_combout ),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_write_strobes|LLWS~combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LLWS .lut_mask = 16'hECCC;
defparam \int_fifo|u_write_strobes|LLWS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \int_fifo|u_write_strobes|LMWS~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\int_fifo|u_write_strobes|LMWS~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ));
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LMWS~clkctrl .clock_type = "global clock";
defparam \int_fifo|u_write_strobes|LMWS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \int_fifo|u_write_strobes|UUWS~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\int_fifo|u_write_strobes|UUWS~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ));
// synopsys translate_off
defparam \int_fifo|u_write_strobes|UUWS~clkctrl .clock_type = "global clock";
defparam \int_fifo|u_write_strobes|UUWS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \int_fifo|u_write_strobes|LLWS~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\int_fifo|u_write_strobes|LLWS~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ));
// synopsys translate_off
defparam \int_fifo|u_write_strobes|LLWS~clkctrl .clock_type = "global clock";
defparam \int_fifo|u_write_strobes|LLWS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \int_fifo|u_write_strobes|UMWS~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\int_fifo|u_write_strobes|UMWS~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ));
// synopsys translate_off
defparam \int_fifo|u_write_strobes|UMWS~clkctrl .clock_type = "global clock";
defparam \int_fifo|u_write_strobes|UMWS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \u_SCSI_SM|nLS2CPU~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u_SCSI_SM|nLS2CPU~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_SCSI_SM|nLS2CPU~clkctrl_outclk ));
// synopsys translate_off
defparam \u_SCSI_SM|nLS2CPU~clkctrl .clock_type = "global clock";
defparam \u_SCSI_SM|nLS2CPU~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \u_CPU_SM|PDS~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u_CPU_SM|PDS~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_CPU_SM|PDS~clkctrl_outclk ));
// synopsys translate_off
defparam \u_CPU_SM|PDS~clkctrl .clock_type = "global clock";
defparam \u_CPU_SM|PDS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \u_CPU_SM|PAS~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u_CPU_SM|PAS~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_CPU_SM|PAS~clkctrl_outclk ));
// synopsys translate_off
defparam \u_CPU_SM|PAS~clkctrl .clock_type = "global clock";
defparam \u_CPU_SM|PAS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneii_lcell_comb \u_SCSI_SM|CDREQ_~feeder (
// Equation(s):
// \u_SCSI_SM|CDREQ_~feeder_combout  = \DREQ_~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DREQ_~combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|CDREQ_~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|CDREQ_~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|CDREQ_~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N28
cycloneii_lcell_comb \u_CPU_SM|INCNO~feeder (
// Equation(s):
// \u_CPU_SM|INCNO~feeder_combout  = \u_CPU_SM|u_CPU_SM_outputs|F~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|F~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|INCNO~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|INCNO~feeder .lut_mask = 16'hFF00;
defparam \u_CPU_SM|INCNO~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N8
cycloneii_lcell_comb \u_SCSI_SM|RDFIFO_d~feeder (
// Equation(s):
// \u_SCSI_SM|RDFIFO_d~feeder_combout  = \u_SCSI_SM|u_scsi_sm_inputs|E[3]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E[3]~13_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|RDFIFO_d~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RDFIFO_d~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|RDFIFO_d~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N16
cycloneii_lcell_comb \int_fifo|BUFFER[5][24]~feeder (
// Equation(s):
// \int_fifo|BUFFER[5][24]~feeder_combout  = \u_datapath|ID[24]~34_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[24]~34_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][24]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[5][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneii_lcell_comb \int_fifo|BUFFER[6][17]~feeder (
// Equation(s):
// \int_fifo|BUFFER[6][17]~feeder_combout  = \u_datapath|ID[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[17]~37_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][17]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[6][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneii_lcell_comb \int_fifo|BUFFER[5][17]~feeder (
// Equation(s):
// \int_fifo|BUFFER[5][17]~feeder_combout  = \u_datapath|ID[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[17]~37_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][17]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[5][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneii_lcell_comb \int_fifo|BUFFER[2][25]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][25]~feeder_combout  = \u_datapath|ID[25]~38_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[25]~38_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][25]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneii_lcell_comb \int_fifo|BUFFER[5][18]~feeder (
// Equation(s):
// \int_fifo|BUFFER[5][18]~feeder_combout  = \u_datapath|ID[18]~40_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[18]~40_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][18]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[5][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneii_lcell_comb \int_fifo|BUFFER[3][18]~feeder (
// Equation(s):
// \int_fifo|BUFFER[3][18]~feeder_combout  = \u_datapath|ID[18]~40_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[18]~40_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][18]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[3][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
cycloneii_lcell_comb \int_fifo|BUFFER[3][26]~feeder (
// Equation(s):
// \int_fifo|BUFFER[3][26]~feeder_combout  = \u_datapath|ID[26]~42_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[26]~42_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][26]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[3][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneii_lcell_comb \int_fifo|BUFFER[2][26]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][26]~feeder_combout  = \u_datapath|ID[26]~42_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[26]~42_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][26]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneii_lcell_comb \int_fifo|BUFFER[6][19]~feeder (
// Equation(s):
// \int_fifo|BUFFER[6][19]~feeder_combout  = \u_datapath|ID[19]~45_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[19]~45_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][19]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[6][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
cycloneii_lcell_comb \int_fifo|BUFFER[6][27]~feeder (
// Equation(s):
// \int_fifo|BUFFER[6][27]~feeder_combout  = \u_datapath|ID[27]~46_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[27]~46_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][27]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[6][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N28
cycloneii_lcell_comb \int_fifo|BUFFER[5][27]~feeder (
// Equation(s):
// \int_fifo|BUFFER[5][27]~feeder_combout  = \u_datapath|ID[27]~46_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[27]~46_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][27]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[5][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneii_lcell_comb \int_fifo|BUFFER[3][20]~feeder (
// Equation(s):
// \int_fifo|BUFFER[3][20]~feeder_combout  = \u_datapath|ID[20]~48_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[20]~48_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][20]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneii_lcell_comb \int_fifo|BUFFER[2][28]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][28]~feeder_combout  = \u_datapath|ID[28]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[28]~50_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][28]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
cycloneii_lcell_comb \int_fifo|BUFFER[6][28]~feeder (
// Equation(s):
// \int_fifo|BUFFER[6][28]~feeder_combout  = \u_datapath|ID[28]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[28]~50_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][28]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[6][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneii_lcell_comb \int_fifo|BUFFER[2][29]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][29]~feeder_combout  = \u_datapath|ID[29]~54_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[29]~54_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][29]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cycloneii_lcell_comb \int_fifo|BUFFER[6][29]~feeder (
// Equation(s):
// \int_fifo|BUFFER[6][29]~feeder_combout  = \u_datapath|ID[29]~54_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[29]~54_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][29]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[6][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneii_lcell_comb \int_fifo|BUFFER[2][22]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][22]~feeder_combout  = \u_datapath|ID[22]~56_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[22]~56_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][22]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneii_lcell_comb \int_fifo|BUFFER[5][22]~feeder (
// Equation(s):
// \int_fifo|BUFFER[5][22]~feeder_combout  = \u_datapath|ID[22]~56_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[22]~56_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][22]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[5][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N26
cycloneii_lcell_comb \int_fifo|BUFFER[4][30]~feeder (
// Equation(s):
// \int_fifo|BUFFER[4][30]~feeder_combout  = \u_datapath|ID[30]~58_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[30]~58_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[4][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[4][30]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[4][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneii_lcell_comb \int_fifo|BUFFER[7][23]~feeder (
// Equation(s):
// \int_fifo|BUFFER[7][23]~feeder_combout  = \u_datapath|ID[23]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[23]~61_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[7][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[7][23]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[7][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneii_lcell_comb \int_fifo|BUFFER[4][23]~feeder (
// Equation(s):
// \int_fifo|BUFFER[4][23]~feeder_combout  = \u_datapath|ID[23]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[23]~61_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[4][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[4][23]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[4][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
cycloneii_lcell_comb \int_fifo|BUFFER[7][31]~feeder (
// Equation(s):
// \int_fifo|BUFFER[7][31]~feeder_combout  = \u_datapath|ID[31]~62_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[31]~62_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[7][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[7][31]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[7][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N24
cycloneii_lcell_comb \u_SCSI_SM|RIFIFO_d~feeder (
// Equation(s):
// \u_SCSI_SM|RIFIFO_d~feeder_combout  = \u_SCSI_SM|u_scsi_sm_inputs|E[4]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E[4]~15_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|RIFIFO_d~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RIFIFO_d~feeder .lut_mask = 16'hFF00;
defparam \u_SCSI_SM|RIFIFO_d~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneii_lcell_comb \int_fifo|BUFFER[1][0]~feeder (
// Equation(s):
// \int_fifo|BUFFER[1][0]~feeder_combout  = \u_datapath|ID[0]~64_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[0]~64_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[1][0]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneii_lcell_comb \int_fifo|BUFFER[2][8]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][8]~feeder_combout  = \u_datapath|ID[8]~65_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[8]~65_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][8]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneii_lcell_comb \int_fifo|BUFFER[5][8]~feeder (
// Equation(s):
// \int_fifo|BUFFER[5][8]~feeder_combout  = \u_datapath|ID[8]~65_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[8]~65_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][8]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N6
cycloneii_lcell_comb \int_fifo|BUFFER[3][9]~feeder (
// Equation(s):
// \int_fifo|BUFFER[3][9]~feeder_combout  = \u_datapath|ID[9]~67_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[9]~67_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][9]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneii_lcell_comb \int_fifo|BUFFER[6][2]~feeder (
// Equation(s):
// \int_fifo|BUFFER[6][2]~feeder_combout  = \u_datapath|ID[2]~68_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[2]~68_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][2]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N8
cycloneii_lcell_comb \int_fifo|BUFFER[3][11]~feeder (
// Equation(s):
// \int_fifo|BUFFER[3][11]~feeder_combout  = \u_datapath|ID[11]~71_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[11]~71_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][11]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneii_lcell_comb \int_fifo|BUFFER[2][11]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][11]~feeder_combout  = \u_datapath|ID[11]~71_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[11]~71_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][11]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneii_lcell_comb \int_fifo|BUFFER[5][11]~feeder (
// Equation(s):
// \int_fifo|BUFFER[5][11]~feeder_combout  = \u_datapath|ID[11]~71_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[11]~71_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][11]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneii_lcell_comb \int_fifo|BUFFER[5][12]~feeder (
// Equation(s):
// \int_fifo|BUFFER[5][12]~feeder_combout  = \u_datapath|ID[12]~73_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[12]~73_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][12]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneii_lcell_comb \int_fifo|BUFFER[0][15]~feeder (
// Equation(s):
// \int_fifo|BUFFER[0][15]~feeder_combout  = \u_datapath|ID[15]~79_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[15]~79_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[0][15]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneii_lcell_comb \u_registers|FLUSHFIFO~feeder (
// Equation(s):
// \u_registers|FLUSHFIFO~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_registers|FLUSHFIFO~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|FLUSHFIFO~feeder .lut_mask = 16'hFFFF;
defparam \u_registers|FLUSHFIFO~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_W~I (
	.datain(!\u_registers|u_registers_cntr|CNTR_O [1]),
	.oe(\u_CPU_SM|BGACK~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\R_W~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_W));
// synopsys translate_off
defparam \R_W~I .input_async_reset = "none";
defparam \R_W~I .input_power_up = "low";
defparam \R_W~I .input_register_mode = "none";
defparam \R_W~I .input_sync_reset = "none";
defparam \R_W~I .oe_async_reset = "none";
defparam \R_W~I .oe_power_up = "low";
defparam \R_W~I .oe_register_mode = "none";
defparam \R_W~I .oe_sync_reset = "none";
defparam \R_W~I .operation_mode = "bidir";
defparam \R_W~I .output_async_reset = "none";
defparam \R_W~I .output_power_up = "low";
defparam \R_W~I .output_register_mode = "none";
defparam \R_W~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_AS~I (
	.datain(\AS_O_~regout ),
	.oe(\u_CPU_SM|BGACK~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_AS~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_AS));
// synopsys translate_off
defparam \_AS~I .input_async_reset = "none";
defparam \_AS~I .input_power_up = "low";
defparam \_AS~I .input_register_mode = "none";
defparam \_AS~I .input_sync_reset = "none";
defparam \_AS~I .oe_async_reset = "none";
defparam \_AS~I .oe_power_up = "low";
defparam \_AS~I .oe_register_mode = "none";
defparam \_AS~I .oe_sync_reset = "none";
defparam \_AS~I .operation_mode = "bidir";
defparam \_AS~I .output_async_reset = "none";
defparam \_AS~I .output_power_up = "low";
defparam \_AS~I .output_register_mode = "none";
defparam \_AS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_DSACK[0]~I (
	.datain(\_DSACK~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_DSACK[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DSACK[0]));
// synopsys translate_off
defparam \_DSACK[0]~I .input_async_reset = "none";
defparam \_DSACK[0]~I .input_power_up = "low";
defparam \_DSACK[0]~I .input_register_mode = "none";
defparam \_DSACK[0]~I .input_sync_reset = "none";
defparam \_DSACK[0]~I .oe_async_reset = "none";
defparam \_DSACK[0]~I .oe_power_up = "low";
defparam \_DSACK[0]~I .oe_register_mode = "none";
defparam \_DSACK[0]~I .oe_sync_reset = "none";
defparam \_DSACK[0]~I .open_drain_output = "true";
defparam \_DSACK[0]~I .operation_mode = "bidir";
defparam \_DSACK[0]~I .output_async_reset = "none";
defparam \_DSACK[0]~I .output_power_up = "low";
defparam \_DSACK[0]~I .output_register_mode = "none";
defparam \_DSACK[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_DSACK[1]~I (
	.datain(\_DSACK~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_DSACK[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DSACK[1]));
// synopsys translate_off
defparam \_DSACK[1]~I .input_async_reset = "none";
defparam \_DSACK[1]~I .input_power_up = "low";
defparam \_DSACK[1]~I .input_register_mode = "none";
defparam \_DSACK[1]~I .input_sync_reset = "none";
defparam \_DSACK[1]~I .oe_async_reset = "none";
defparam \_DSACK[1]~I .oe_power_up = "low";
defparam \_DSACK[1]~I .oe_register_mode = "none";
defparam \_DSACK[1]~I .oe_sync_reset = "none";
defparam \_DSACK[1]~I .open_drain_output = "true";
defparam \_DSACK[1]~I .operation_mode = "bidir";
defparam \_DSACK[1]~I .output_async_reset = "none";
defparam \_DSACK[1]~I .output_power_up = "low";
defparam \_DSACK[1]~I .output_register_mode = "none";
defparam \_DSACK[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[0]~I (
	.datain(\u_datapath|u_datapath_output|DATA[0]~34_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[0]));
// synopsys translate_off
defparam \DATA[0]~I .input_async_reset = "none";
defparam \DATA[0]~I .input_power_up = "low";
defparam \DATA[0]~I .input_register_mode = "none";
defparam \DATA[0]~I .input_sync_reset = "none";
defparam \DATA[0]~I .oe_async_reset = "none";
defparam \DATA[0]~I .oe_power_up = "low";
defparam \DATA[0]~I .oe_register_mode = "none";
defparam \DATA[0]~I .oe_sync_reset = "none";
defparam \DATA[0]~I .operation_mode = "bidir";
defparam \DATA[0]~I .output_async_reset = "none";
defparam \DATA[0]~I .output_power_up = "low";
defparam \DATA[0]~I .output_register_mode = "none";
defparam \DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[1]~I (
	.datain(\u_datapath|u_datapath_output|DATA[1]~37_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[1]));
// synopsys translate_off
defparam \DATA[1]~I .input_async_reset = "none";
defparam \DATA[1]~I .input_power_up = "low";
defparam \DATA[1]~I .input_register_mode = "none";
defparam \DATA[1]~I .input_sync_reset = "none";
defparam \DATA[1]~I .oe_async_reset = "none";
defparam \DATA[1]~I .oe_power_up = "low";
defparam \DATA[1]~I .oe_register_mode = "none";
defparam \DATA[1]~I .oe_sync_reset = "none";
defparam \DATA[1]~I .operation_mode = "bidir";
defparam \DATA[1]~I .output_async_reset = "none";
defparam \DATA[1]~I .output_power_up = "low";
defparam \DATA[1]~I .output_register_mode = "none";
defparam \DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[2]~I (
	.datain(\u_datapath|u_datapath_output|DATA[2]~40_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[2]));
// synopsys translate_off
defparam \DATA[2]~I .input_async_reset = "none";
defparam \DATA[2]~I .input_power_up = "low";
defparam \DATA[2]~I .input_register_mode = "none";
defparam \DATA[2]~I .input_sync_reset = "none";
defparam \DATA[2]~I .oe_async_reset = "none";
defparam \DATA[2]~I .oe_power_up = "low";
defparam \DATA[2]~I .oe_register_mode = "none";
defparam \DATA[2]~I .oe_sync_reset = "none";
defparam \DATA[2]~I .operation_mode = "bidir";
defparam \DATA[2]~I .output_async_reset = "none";
defparam \DATA[2]~I .output_power_up = "low";
defparam \DATA[2]~I .output_register_mode = "none";
defparam \DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_136,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[3]~I (
	.datain(\u_datapath|u_datapath_output|DATA[3]~41_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[3]));
// synopsys translate_off
defparam \DATA[3]~I .input_async_reset = "none";
defparam \DATA[3]~I .input_power_up = "low";
defparam \DATA[3]~I .input_register_mode = "none";
defparam \DATA[3]~I .input_sync_reset = "none";
defparam \DATA[3]~I .oe_async_reset = "none";
defparam \DATA[3]~I .oe_power_up = "low";
defparam \DATA[3]~I .oe_register_mode = "none";
defparam \DATA[3]~I .oe_sync_reset = "none";
defparam \DATA[3]~I .operation_mode = "bidir";
defparam \DATA[3]~I .output_async_reset = "none";
defparam \DATA[3]~I .output_power_up = "low";
defparam \DATA[3]~I .output_register_mode = "none";
defparam \DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[4]~I (
	.datain(\u_datapath|u_datapath_output|DATA[4]~43_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[4]));
// synopsys translate_off
defparam \DATA[4]~I .input_async_reset = "none";
defparam \DATA[4]~I .input_power_up = "low";
defparam \DATA[4]~I .input_register_mode = "none";
defparam \DATA[4]~I .input_sync_reset = "none";
defparam \DATA[4]~I .oe_async_reset = "none";
defparam \DATA[4]~I .oe_power_up = "low";
defparam \DATA[4]~I .oe_register_mode = "none";
defparam \DATA[4]~I .oe_sync_reset = "none";
defparam \DATA[4]~I .operation_mode = "bidir";
defparam \DATA[4]~I .output_async_reset = "none";
defparam \DATA[4]~I .output_power_up = "low";
defparam \DATA[4]~I .output_register_mode = "none";
defparam \DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[5]~I (
	.datain(\u_datapath|u_datapath_output|DATA[5]~45_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[5]));
// synopsys translate_off
defparam \DATA[5]~I .input_async_reset = "none";
defparam \DATA[5]~I .input_power_up = "low";
defparam \DATA[5]~I .input_register_mode = "none";
defparam \DATA[5]~I .input_sync_reset = "none";
defparam \DATA[5]~I .oe_async_reset = "none";
defparam \DATA[5]~I .oe_power_up = "low";
defparam \DATA[5]~I .oe_register_mode = "none";
defparam \DATA[5]~I .oe_sync_reset = "none";
defparam \DATA[5]~I .operation_mode = "bidir";
defparam \DATA[5]~I .output_async_reset = "none";
defparam \DATA[5]~I .output_power_up = "low";
defparam \DATA[5]~I .output_register_mode = "none";
defparam \DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[6]~I (
	.datain(\u_datapath|u_datapath_output|DATA[6]~47_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[6]));
// synopsys translate_off
defparam \DATA[6]~I .input_async_reset = "none";
defparam \DATA[6]~I .input_power_up = "low";
defparam \DATA[6]~I .input_register_mode = "none";
defparam \DATA[6]~I .input_sync_reset = "none";
defparam \DATA[6]~I .oe_async_reset = "none";
defparam \DATA[6]~I .oe_power_up = "low";
defparam \DATA[6]~I .oe_register_mode = "none";
defparam \DATA[6]~I .oe_sync_reset = "none";
defparam \DATA[6]~I .operation_mode = "bidir";
defparam \DATA[6]~I .output_async_reset = "none";
defparam \DATA[6]~I .output_power_up = "low";
defparam \DATA[6]~I .output_register_mode = "none";
defparam \DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[7]~I (
	.datain(\u_datapath|u_datapath_output|DATA[7]~49_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[7]));
// synopsys translate_off
defparam \DATA[7]~I .input_async_reset = "none";
defparam \DATA[7]~I .input_power_up = "low";
defparam \DATA[7]~I .input_register_mode = "none";
defparam \DATA[7]~I .input_sync_reset = "none";
defparam \DATA[7]~I .oe_async_reset = "none";
defparam \DATA[7]~I .oe_power_up = "low";
defparam \DATA[7]~I .oe_register_mode = "none";
defparam \DATA[7]~I .oe_sync_reset = "none";
defparam \DATA[7]~I .operation_mode = "bidir";
defparam \DATA[7]~I .output_async_reset = "none";
defparam \DATA[7]~I .output_power_up = "low";
defparam \DATA[7]~I .output_register_mode = "none";
defparam \DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[8]~I (
	.datain(\u_datapath|u_datapath_output|DATA[8]~52_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[8]));
// synopsys translate_off
defparam \DATA[8]~I .input_async_reset = "none";
defparam \DATA[8]~I .input_power_up = "low";
defparam \DATA[8]~I .input_register_mode = "none";
defparam \DATA[8]~I .input_sync_reset = "none";
defparam \DATA[8]~I .oe_async_reset = "none";
defparam \DATA[8]~I .oe_power_up = "low";
defparam \DATA[8]~I .oe_register_mode = "none";
defparam \DATA[8]~I .oe_sync_reset = "none";
defparam \DATA[8]~I .operation_mode = "bidir";
defparam \DATA[8]~I .output_async_reset = "none";
defparam \DATA[8]~I .output_power_up = "low";
defparam \DATA[8]~I .output_register_mode = "none";
defparam \DATA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[9]~I (
	.datain(\u_datapath|u_datapath_output|DATA[9]~53_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[9]));
// synopsys translate_off
defparam \DATA[9]~I .input_async_reset = "none";
defparam \DATA[9]~I .input_power_up = "low";
defparam \DATA[9]~I .input_register_mode = "none";
defparam \DATA[9]~I .input_sync_reset = "none";
defparam \DATA[9]~I .oe_async_reset = "none";
defparam \DATA[9]~I .oe_power_up = "low";
defparam \DATA[9]~I .oe_register_mode = "none";
defparam \DATA[9]~I .oe_sync_reset = "none";
defparam \DATA[9]~I .operation_mode = "bidir";
defparam \DATA[9]~I .output_async_reset = "none";
defparam \DATA[9]~I .output_power_up = "low";
defparam \DATA[9]~I .output_register_mode = "none";
defparam \DATA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[10]~I (
	.datain(\u_datapath|u_datapath_output|DATA[10]~54_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[10]));
// synopsys translate_off
defparam \DATA[10]~I .input_async_reset = "none";
defparam \DATA[10]~I .input_power_up = "low";
defparam \DATA[10]~I .input_register_mode = "none";
defparam \DATA[10]~I .input_sync_reset = "none";
defparam \DATA[10]~I .oe_async_reset = "none";
defparam \DATA[10]~I .oe_power_up = "low";
defparam \DATA[10]~I .oe_register_mode = "none";
defparam \DATA[10]~I .oe_sync_reset = "none";
defparam \DATA[10]~I .operation_mode = "bidir";
defparam \DATA[10]~I .output_async_reset = "none";
defparam \DATA[10]~I .output_power_up = "low";
defparam \DATA[10]~I .output_register_mode = "none";
defparam \DATA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[11]~I (
	.datain(\u_datapath|u_datapath_output|DATA[11]~55_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[11]));
// synopsys translate_off
defparam \DATA[11]~I .input_async_reset = "none";
defparam \DATA[11]~I .input_power_up = "low";
defparam \DATA[11]~I .input_register_mode = "none";
defparam \DATA[11]~I .input_sync_reset = "none";
defparam \DATA[11]~I .oe_async_reset = "none";
defparam \DATA[11]~I .oe_power_up = "low";
defparam \DATA[11]~I .oe_register_mode = "none";
defparam \DATA[11]~I .oe_sync_reset = "none";
defparam \DATA[11]~I .operation_mode = "bidir";
defparam \DATA[11]~I .output_async_reset = "none";
defparam \DATA[11]~I .output_power_up = "low";
defparam \DATA[11]~I .output_register_mode = "none";
defparam \DATA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[12]~I (
	.datain(\u_datapath|u_datapath_output|DATA[12]~56_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[12]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[12]));
// synopsys translate_off
defparam \DATA[12]~I .input_async_reset = "none";
defparam \DATA[12]~I .input_power_up = "low";
defparam \DATA[12]~I .input_register_mode = "none";
defparam \DATA[12]~I .input_sync_reset = "none";
defparam \DATA[12]~I .oe_async_reset = "none";
defparam \DATA[12]~I .oe_power_up = "low";
defparam \DATA[12]~I .oe_register_mode = "none";
defparam \DATA[12]~I .oe_sync_reset = "none";
defparam \DATA[12]~I .operation_mode = "bidir";
defparam \DATA[12]~I .output_async_reset = "none";
defparam \DATA[12]~I .output_power_up = "low";
defparam \DATA[12]~I .output_register_mode = "none";
defparam \DATA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[13]~I (
	.datain(\u_datapath|u_datapath_output|DATA[13]~57_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[13]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[13]));
// synopsys translate_off
defparam \DATA[13]~I .input_async_reset = "none";
defparam \DATA[13]~I .input_power_up = "low";
defparam \DATA[13]~I .input_register_mode = "none";
defparam \DATA[13]~I .input_sync_reset = "none";
defparam \DATA[13]~I .oe_async_reset = "none";
defparam \DATA[13]~I .oe_power_up = "low";
defparam \DATA[13]~I .oe_register_mode = "none";
defparam \DATA[13]~I .oe_sync_reset = "none";
defparam \DATA[13]~I .operation_mode = "bidir";
defparam \DATA[13]~I .output_async_reset = "none";
defparam \DATA[13]~I .output_power_up = "low";
defparam \DATA[13]~I .output_register_mode = "none";
defparam \DATA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[14]~I (
	.datain(\u_datapath|u_datapath_output|DATA[14]~58_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[14]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[14]));
// synopsys translate_off
defparam \DATA[14]~I .input_async_reset = "none";
defparam \DATA[14]~I .input_power_up = "low";
defparam \DATA[14]~I .input_register_mode = "none";
defparam \DATA[14]~I .input_sync_reset = "none";
defparam \DATA[14]~I .oe_async_reset = "none";
defparam \DATA[14]~I .oe_power_up = "low";
defparam \DATA[14]~I .oe_register_mode = "none";
defparam \DATA[14]~I .oe_sync_reset = "none";
defparam \DATA[14]~I .operation_mode = "bidir";
defparam \DATA[14]~I .output_async_reset = "none";
defparam \DATA[14]~I .output_power_up = "low";
defparam \DATA[14]~I .output_register_mode = "none";
defparam \DATA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[15]~I (
	.datain(\u_datapath|u_datapath_output|DATA[15]~59_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[15]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[15]));
// synopsys translate_off
defparam \DATA[15]~I .input_async_reset = "none";
defparam \DATA[15]~I .input_power_up = "low";
defparam \DATA[15]~I .input_register_mode = "none";
defparam \DATA[15]~I .input_sync_reset = "none";
defparam \DATA[15]~I .oe_async_reset = "none";
defparam \DATA[15]~I .oe_power_up = "low";
defparam \DATA[15]~I .oe_register_mode = "none";
defparam \DATA[15]~I .oe_sync_reset = "none";
defparam \DATA[15]~I .operation_mode = "bidir";
defparam \DATA[15]~I .output_async_reset = "none";
defparam \DATA[15]~I .output_power_up = "low";
defparam \DATA[15]~I .output_register_mode = "none";
defparam \DATA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[16]~I (
	.datain(\u_datapath|u_datapath_output|DATA[16]~61_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[16]~16 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[16]));
// synopsys translate_off
defparam \DATA[16]~I .input_async_reset = "none";
defparam \DATA[16]~I .input_power_up = "low";
defparam \DATA[16]~I .input_register_mode = "none";
defparam \DATA[16]~I .input_sync_reset = "none";
defparam \DATA[16]~I .oe_async_reset = "none";
defparam \DATA[16]~I .oe_power_up = "low";
defparam \DATA[16]~I .oe_register_mode = "none";
defparam \DATA[16]~I .oe_sync_reset = "none";
defparam \DATA[16]~I .operation_mode = "bidir";
defparam \DATA[16]~I .output_async_reset = "none";
defparam \DATA[16]~I .output_power_up = "low";
defparam \DATA[16]~I .output_register_mode = "none";
defparam \DATA[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[17]~I (
	.datain(\u_datapath|u_datapath_output|DATA[17]~63_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[17]~17 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[17]));
// synopsys translate_off
defparam \DATA[17]~I .input_async_reset = "none";
defparam \DATA[17]~I .input_power_up = "low";
defparam \DATA[17]~I .input_register_mode = "none";
defparam \DATA[17]~I .input_sync_reset = "none";
defparam \DATA[17]~I .oe_async_reset = "none";
defparam \DATA[17]~I .oe_power_up = "low";
defparam \DATA[17]~I .oe_register_mode = "none";
defparam \DATA[17]~I .oe_sync_reset = "none";
defparam \DATA[17]~I .operation_mode = "bidir";
defparam \DATA[17]~I .output_async_reset = "none";
defparam \DATA[17]~I .output_power_up = "low";
defparam \DATA[17]~I .output_register_mode = "none";
defparam \DATA[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[18]~I (
	.datain(\u_datapath|u_datapath_output|DATA[18]~65_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[18]~18 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[18]));
// synopsys translate_off
defparam \DATA[18]~I .input_async_reset = "none";
defparam \DATA[18]~I .input_power_up = "low";
defparam \DATA[18]~I .input_register_mode = "none";
defparam \DATA[18]~I .input_sync_reset = "none";
defparam \DATA[18]~I .oe_async_reset = "none";
defparam \DATA[18]~I .oe_power_up = "low";
defparam \DATA[18]~I .oe_register_mode = "none";
defparam \DATA[18]~I .oe_sync_reset = "none";
defparam \DATA[18]~I .operation_mode = "bidir";
defparam \DATA[18]~I .output_async_reset = "none";
defparam \DATA[18]~I .output_power_up = "low";
defparam \DATA[18]~I .output_register_mode = "none";
defparam \DATA[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[19]~I (
	.datain(\u_datapath|u_datapath_output|DATA[19]~67_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[19]~19 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[19]));
// synopsys translate_off
defparam \DATA[19]~I .input_async_reset = "none";
defparam \DATA[19]~I .input_power_up = "low";
defparam \DATA[19]~I .input_register_mode = "none";
defparam \DATA[19]~I .input_sync_reset = "none";
defparam \DATA[19]~I .oe_async_reset = "none";
defparam \DATA[19]~I .oe_power_up = "low";
defparam \DATA[19]~I .oe_register_mode = "none";
defparam \DATA[19]~I .oe_sync_reset = "none";
defparam \DATA[19]~I .operation_mode = "bidir";
defparam \DATA[19]~I .output_async_reset = "none";
defparam \DATA[19]~I .output_power_up = "low";
defparam \DATA[19]~I .output_register_mode = "none";
defparam \DATA[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[20]~I (
	.datain(\u_datapath|u_datapath_output|DATA[20]~69_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[20]~20 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[20]));
// synopsys translate_off
defparam \DATA[20]~I .input_async_reset = "none";
defparam \DATA[20]~I .input_power_up = "low";
defparam \DATA[20]~I .input_register_mode = "none";
defparam \DATA[20]~I .input_sync_reset = "none";
defparam \DATA[20]~I .oe_async_reset = "none";
defparam \DATA[20]~I .oe_power_up = "low";
defparam \DATA[20]~I .oe_register_mode = "none";
defparam \DATA[20]~I .oe_sync_reset = "none";
defparam \DATA[20]~I .operation_mode = "bidir";
defparam \DATA[20]~I .output_async_reset = "none";
defparam \DATA[20]~I .output_power_up = "low";
defparam \DATA[20]~I .output_register_mode = "none";
defparam \DATA[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[21]~I (
	.datain(\u_datapath|u_datapath_output|DATA[21]~71_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[21]~21 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[21]));
// synopsys translate_off
defparam \DATA[21]~I .input_async_reset = "none";
defparam \DATA[21]~I .input_power_up = "low";
defparam \DATA[21]~I .input_register_mode = "none";
defparam \DATA[21]~I .input_sync_reset = "none";
defparam \DATA[21]~I .oe_async_reset = "none";
defparam \DATA[21]~I .oe_power_up = "low";
defparam \DATA[21]~I .oe_register_mode = "none";
defparam \DATA[21]~I .oe_sync_reset = "none";
defparam \DATA[21]~I .operation_mode = "bidir";
defparam \DATA[21]~I .output_async_reset = "none";
defparam \DATA[21]~I .output_power_up = "low";
defparam \DATA[21]~I .output_register_mode = "none";
defparam \DATA[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[22]~I (
	.datain(\u_datapath|u_datapath_output|DATA[22]~73_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[22]~22 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[22]));
// synopsys translate_off
defparam \DATA[22]~I .input_async_reset = "none";
defparam \DATA[22]~I .input_power_up = "low";
defparam \DATA[22]~I .input_register_mode = "none";
defparam \DATA[22]~I .input_sync_reset = "none";
defparam \DATA[22]~I .oe_async_reset = "none";
defparam \DATA[22]~I .oe_power_up = "low";
defparam \DATA[22]~I .oe_register_mode = "none";
defparam \DATA[22]~I .oe_sync_reset = "none";
defparam \DATA[22]~I .operation_mode = "bidir";
defparam \DATA[22]~I .output_async_reset = "none";
defparam \DATA[22]~I .output_power_up = "low";
defparam \DATA[22]~I .output_register_mode = "none";
defparam \DATA[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[23]~I (
	.datain(\u_datapath|u_datapath_output|DATA[23]~75_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[23]~23 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[23]));
// synopsys translate_off
defparam \DATA[23]~I .input_async_reset = "none";
defparam \DATA[23]~I .input_power_up = "low";
defparam \DATA[23]~I .input_register_mode = "none";
defparam \DATA[23]~I .input_sync_reset = "none";
defparam \DATA[23]~I .oe_async_reset = "none";
defparam \DATA[23]~I .oe_power_up = "low";
defparam \DATA[23]~I .oe_register_mode = "none";
defparam \DATA[23]~I .oe_sync_reset = "none";
defparam \DATA[23]~I .operation_mode = "bidir";
defparam \DATA[23]~I .output_async_reset = "none";
defparam \DATA[23]~I .output_power_up = "low";
defparam \DATA[23]~I .output_register_mode = "none";
defparam \DATA[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[24]~I (
	.datain(\u_datapath|u_datapath_output|DATA[24]~77_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[24]~24 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[24]));
// synopsys translate_off
defparam \DATA[24]~I .input_async_reset = "none";
defparam \DATA[24]~I .input_power_up = "low";
defparam \DATA[24]~I .input_register_mode = "none";
defparam \DATA[24]~I .input_sync_reset = "none";
defparam \DATA[24]~I .oe_async_reset = "none";
defparam \DATA[24]~I .oe_power_up = "low";
defparam \DATA[24]~I .oe_register_mode = "none";
defparam \DATA[24]~I .oe_sync_reset = "none";
defparam \DATA[24]~I .operation_mode = "bidir";
defparam \DATA[24]~I .output_async_reset = "none";
defparam \DATA[24]~I .output_power_up = "low";
defparam \DATA[24]~I .output_register_mode = "none";
defparam \DATA[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[25]~I (
	.datain(\u_datapath|u_datapath_output|DATA[25]~81_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[25]~25 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[25]));
// synopsys translate_off
defparam \DATA[25]~I .input_async_reset = "none";
defparam \DATA[25]~I .input_power_up = "low";
defparam \DATA[25]~I .input_register_mode = "none";
defparam \DATA[25]~I .input_sync_reset = "none";
defparam \DATA[25]~I .oe_async_reset = "none";
defparam \DATA[25]~I .oe_power_up = "low";
defparam \DATA[25]~I .oe_register_mode = "none";
defparam \DATA[25]~I .oe_sync_reset = "none";
defparam \DATA[25]~I .operation_mode = "bidir";
defparam \DATA[25]~I .output_async_reset = "none";
defparam \DATA[25]~I .output_power_up = "low";
defparam \DATA[25]~I .output_register_mode = "none";
defparam \DATA[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[26]~I (
	.datain(\u_datapath|u_datapath_output|DATA[26]~83_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[26]~26 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[26]));
// synopsys translate_off
defparam \DATA[26]~I .input_async_reset = "none";
defparam \DATA[26]~I .input_power_up = "low";
defparam \DATA[26]~I .input_register_mode = "none";
defparam \DATA[26]~I .input_sync_reset = "none";
defparam \DATA[26]~I .oe_async_reset = "none";
defparam \DATA[26]~I .oe_power_up = "low";
defparam \DATA[26]~I .oe_register_mode = "none";
defparam \DATA[26]~I .oe_sync_reset = "none";
defparam \DATA[26]~I .operation_mode = "bidir";
defparam \DATA[26]~I .output_async_reset = "none";
defparam \DATA[26]~I .output_power_up = "low";
defparam \DATA[26]~I .output_register_mode = "none";
defparam \DATA[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[27]~I (
	.datain(\u_datapath|u_datapath_output|DATA[27]~85_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[27]~27 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[27]));
// synopsys translate_off
defparam \DATA[27]~I .input_async_reset = "none";
defparam \DATA[27]~I .input_power_up = "low";
defparam \DATA[27]~I .input_register_mode = "none";
defparam \DATA[27]~I .input_sync_reset = "none";
defparam \DATA[27]~I .oe_async_reset = "none";
defparam \DATA[27]~I .oe_power_up = "low";
defparam \DATA[27]~I .oe_register_mode = "none";
defparam \DATA[27]~I .oe_sync_reset = "none";
defparam \DATA[27]~I .operation_mode = "bidir";
defparam \DATA[27]~I .output_async_reset = "none";
defparam \DATA[27]~I .output_power_up = "low";
defparam \DATA[27]~I .output_register_mode = "none";
defparam \DATA[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[28]~I (
	.datain(\u_datapath|u_datapath_output|DATA[28]~87_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[28]~28 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[28]));
// synopsys translate_off
defparam \DATA[28]~I .input_async_reset = "none";
defparam \DATA[28]~I .input_power_up = "low";
defparam \DATA[28]~I .input_register_mode = "none";
defparam \DATA[28]~I .input_sync_reset = "none";
defparam \DATA[28]~I .oe_async_reset = "none";
defparam \DATA[28]~I .oe_power_up = "low";
defparam \DATA[28]~I .oe_register_mode = "none";
defparam \DATA[28]~I .oe_sync_reset = "none";
defparam \DATA[28]~I .operation_mode = "bidir";
defparam \DATA[28]~I .output_async_reset = "none";
defparam \DATA[28]~I .output_power_up = "low";
defparam \DATA[28]~I .output_register_mode = "none";
defparam \DATA[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[29]~I (
	.datain(\u_datapath|u_datapath_output|DATA[29]~89_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[29]~29 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[29]));
// synopsys translate_off
defparam \DATA[29]~I .input_async_reset = "none";
defparam \DATA[29]~I .input_power_up = "low";
defparam \DATA[29]~I .input_register_mode = "none";
defparam \DATA[29]~I .input_sync_reset = "none";
defparam \DATA[29]~I .oe_async_reset = "none";
defparam \DATA[29]~I .oe_power_up = "low";
defparam \DATA[29]~I .oe_register_mode = "none";
defparam \DATA[29]~I .oe_sync_reset = "none";
defparam \DATA[29]~I .operation_mode = "bidir";
defparam \DATA[29]~I .output_async_reset = "none";
defparam \DATA[29]~I .output_power_up = "low";
defparam \DATA[29]~I .output_register_mode = "none";
defparam \DATA[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[30]~I (
	.datain(\u_datapath|u_datapath_output|DATA[30]~91_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[30]~30 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[30]));
// synopsys translate_off
defparam \DATA[30]~I .input_async_reset = "none";
defparam \DATA[30]~I .input_power_up = "low";
defparam \DATA[30]~I .input_register_mode = "none";
defparam \DATA[30]~I .input_sync_reset = "none";
defparam \DATA[30]~I .oe_async_reset = "none";
defparam \DATA[30]~I .oe_power_up = "low";
defparam \DATA[30]~I .oe_register_mode = "none";
defparam \DATA[30]~I .oe_sync_reset = "none";
defparam \DATA[30]~I .operation_mode = "bidir";
defparam \DATA[30]~I .output_async_reset = "none";
defparam \DATA[30]~I .output_power_up = "low";
defparam \DATA[30]~I .output_register_mode = "none";
defparam \DATA[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_103,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA[31]~I (
	.datain(\u_datapath|u_datapath_output|DATA[31]~93_combout ),
	.oe(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA[31]~31 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[31]));
// synopsys translate_off
defparam \DATA[31]~I .input_async_reset = "none";
defparam \DATA[31]~I .input_power_up = "low";
defparam \DATA[31]~I .input_register_mode = "none";
defparam \DATA[31]~I .input_sync_reset = "none";
defparam \DATA[31]~I .oe_async_reset = "none";
defparam \DATA[31]~I .oe_power_up = "low";
defparam \DATA[31]~I .oe_register_mode = "none";
defparam \DATA[31]~I .oe_sync_reset = "none";
defparam \DATA[31]~I .operation_mode = "bidir";
defparam \DATA[31]~I .output_async_reset = "none";
defparam \DATA[31]~I .output_power_up = "low";
defparam \DATA[31]~I .output_register_mode = "none";
defparam \DATA[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_BGACK~I (
	.datain(!\u_CPU_SM|BGACK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_BGACK~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_BGACK));
// synopsys translate_off
defparam \_BGACK~I .input_async_reset = "none";
defparam \_BGACK~I .input_power_up = "low";
defparam \_BGACK~I .input_register_mode = "none";
defparam \_BGACK~I .input_sync_reset = "none";
defparam \_BGACK~I .oe_async_reset = "none";
defparam \_BGACK~I .oe_power_up = "low";
defparam \_BGACK~I .oe_register_mode = "none";
defparam \_BGACK~I .oe_sync_reset = "none";
defparam \_BGACK~I .open_drain_output = "true";
defparam \_BGACK~I .operation_mode = "bidir";
defparam \_BGACK~I .output_async_reset = "none";
defparam \_BGACK~I .output_power_up = "low";
defparam \_BGACK~I .output_register_mode = "none";
defparam \_BGACK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[0]~I (
	.datain(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~4_combout ),
	.oe(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[0]));
// synopsys translate_off
defparam \PD_PORT[0]~I .input_async_reset = "none";
defparam \PD_PORT[0]~I .input_power_up = "low";
defparam \PD_PORT[0]~I .input_register_mode = "none";
defparam \PD_PORT[0]~I .input_sync_reset = "none";
defparam \PD_PORT[0]~I .oe_async_reset = "none";
defparam \PD_PORT[0]~I .oe_power_up = "low";
defparam \PD_PORT[0]~I .oe_register_mode = "none";
defparam \PD_PORT[0]~I .oe_sync_reset = "none";
defparam \PD_PORT[0]~I .operation_mode = "bidir";
defparam \PD_PORT[0]~I .output_async_reset = "none";
defparam \PD_PORT[0]~I .output_power_up = "low";
defparam \PD_PORT[0]~I .output_register_mode = "none";
defparam \PD_PORT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[1]~I (
	.datain(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~4_combout ),
	.oe(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[1]));
// synopsys translate_off
defparam \PD_PORT[1]~I .input_async_reset = "none";
defparam \PD_PORT[1]~I .input_power_up = "low";
defparam \PD_PORT[1]~I .input_register_mode = "none";
defparam \PD_PORT[1]~I .input_sync_reset = "none";
defparam \PD_PORT[1]~I .oe_async_reset = "none";
defparam \PD_PORT[1]~I .oe_power_up = "low";
defparam \PD_PORT[1]~I .oe_register_mode = "none";
defparam \PD_PORT[1]~I .oe_sync_reset = "none";
defparam \PD_PORT[1]~I .operation_mode = "bidir";
defparam \PD_PORT[1]~I .output_async_reset = "none";
defparam \PD_PORT[1]~I .output_power_up = "low";
defparam \PD_PORT[1]~I .output_register_mode = "none";
defparam \PD_PORT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[2]~I (
	.datain(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~4_combout ),
	.oe(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[2]));
// synopsys translate_off
defparam \PD_PORT[2]~I .input_async_reset = "none";
defparam \PD_PORT[2]~I .input_power_up = "low";
defparam \PD_PORT[2]~I .input_register_mode = "none";
defparam \PD_PORT[2]~I .input_sync_reset = "none";
defparam \PD_PORT[2]~I .oe_async_reset = "none";
defparam \PD_PORT[2]~I .oe_power_up = "low";
defparam \PD_PORT[2]~I .oe_register_mode = "none";
defparam \PD_PORT[2]~I .oe_sync_reset = "none";
defparam \PD_PORT[2]~I .operation_mode = "bidir";
defparam \PD_PORT[2]~I .output_async_reset = "none";
defparam \PD_PORT[2]~I .output_power_up = "low";
defparam \PD_PORT[2]~I .output_register_mode = "none";
defparam \PD_PORT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[3]~I (
	.datain(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~4_combout ),
	.oe(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[3]));
// synopsys translate_off
defparam \PD_PORT[3]~I .input_async_reset = "none";
defparam \PD_PORT[3]~I .input_power_up = "low";
defparam \PD_PORT[3]~I .input_register_mode = "none";
defparam \PD_PORT[3]~I .input_sync_reset = "none";
defparam \PD_PORT[3]~I .oe_async_reset = "none";
defparam \PD_PORT[3]~I .oe_power_up = "low";
defparam \PD_PORT[3]~I .oe_register_mode = "none";
defparam \PD_PORT[3]~I .oe_sync_reset = "none";
defparam \PD_PORT[3]~I .operation_mode = "bidir";
defparam \PD_PORT[3]~I .output_async_reset = "none";
defparam \PD_PORT[3]~I .output_power_up = "low";
defparam \PD_PORT[3]~I .output_register_mode = "none";
defparam \PD_PORT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[4]~I (
	.datain(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~4_combout ),
	.oe(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[4]));
// synopsys translate_off
defparam \PD_PORT[4]~I .input_async_reset = "none";
defparam \PD_PORT[4]~I .input_power_up = "low";
defparam \PD_PORT[4]~I .input_register_mode = "none";
defparam \PD_PORT[4]~I .input_sync_reset = "none";
defparam \PD_PORT[4]~I .oe_async_reset = "none";
defparam \PD_PORT[4]~I .oe_power_up = "low";
defparam \PD_PORT[4]~I .oe_register_mode = "none";
defparam \PD_PORT[4]~I .oe_sync_reset = "none";
defparam \PD_PORT[4]~I .operation_mode = "bidir";
defparam \PD_PORT[4]~I .output_async_reset = "none";
defparam \PD_PORT[4]~I .output_power_up = "low";
defparam \PD_PORT[4]~I .output_register_mode = "none";
defparam \PD_PORT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[5]~I (
	.datain(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~6_combout ),
	.oe(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[5]));
// synopsys translate_off
defparam \PD_PORT[5]~I .input_async_reset = "none";
defparam \PD_PORT[5]~I .input_power_up = "low";
defparam \PD_PORT[5]~I .input_register_mode = "none";
defparam \PD_PORT[5]~I .input_sync_reset = "none";
defparam \PD_PORT[5]~I .oe_async_reset = "none";
defparam \PD_PORT[5]~I .oe_power_up = "low";
defparam \PD_PORT[5]~I .oe_register_mode = "none";
defparam \PD_PORT[5]~I .oe_sync_reset = "none";
defparam \PD_PORT[5]~I .operation_mode = "bidir";
defparam \PD_PORT[5]~I .output_async_reset = "none";
defparam \PD_PORT[5]~I .output_power_up = "low";
defparam \PD_PORT[5]~I .output_register_mode = "none";
defparam \PD_PORT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[6]~I (
	.datain(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~4_combout ),
	.oe(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[6]));
// synopsys translate_off
defparam \PD_PORT[6]~I .input_async_reset = "none";
defparam \PD_PORT[6]~I .input_power_up = "low";
defparam \PD_PORT[6]~I .input_register_mode = "none";
defparam \PD_PORT[6]~I .input_sync_reset = "none";
defparam \PD_PORT[6]~I .oe_async_reset = "none";
defparam \PD_PORT[6]~I .oe_power_up = "low";
defparam \PD_PORT[6]~I .oe_register_mode = "none";
defparam \PD_PORT[6]~I .oe_sync_reset = "none";
defparam \PD_PORT[6]~I .operation_mode = "bidir";
defparam \PD_PORT[6]~I .output_async_reset = "none";
defparam \PD_PORT[6]~I .output_power_up = "low";
defparam \PD_PORT[6]~I .output_register_mode = "none";
defparam \PD_PORT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PD_PORT[7]~I (
	.datain(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~4_combout ),
	.oe(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PD_PORT[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PD_PORT[7]));
// synopsys translate_off
defparam \PD_PORT[7]~I .input_async_reset = "none";
defparam \PD_PORT[7]~I .input_power_up = "low";
defparam \PD_PORT[7]~I .input_register_mode = "none";
defparam \PD_PORT[7]~I .input_sync_reset = "none";
defparam \PD_PORT[7]~I .oe_async_reset = "none";
defparam \PD_PORT[7]~I .oe_power_up = "low";
defparam \PD_PORT[7]~I .oe_register_mode = "none";
defparam \PD_PORT[7]~I .oe_sync_reset = "none";
defparam \PD_PORT[7]~I .operation_mode = "bidir";
defparam \PD_PORT[7]~I .output_async_reset = "none";
defparam \PD_PORT[7]~I .output_power_up = "low";
defparam \PD_PORT[7]~I .output_register_mode = "none";
defparam \PD_PORT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INTA~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INTA~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INTA));
// synopsys translate_off
defparam \INTA~I .input_async_reset = "none";
defparam \INTA~I .input_power_up = "low";
defparam \INTA~I .input_register_mode = "none";
defparam \INTA~I .input_sync_reset = "none";
defparam \INTA~I .oe_async_reset = "none";
defparam \INTA~I .oe_power_up = "low";
defparam \INTA~I .oe_register_mode = "none";
defparam \INTA~I .oe_sync_reset = "none";
defparam \INTA~I .operation_mode = "input";
defparam \INTA~I .output_async_reset = "none";
defparam \INTA~I .output_power_up = "low";
defparam \INTA~I .output_register_mode = "none";
defparam \INTA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_RST~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_RST~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_RST));
// synopsys translate_off
defparam \_RST~I .input_async_reset = "none";
defparam \_RST~I .input_power_up = "low";
defparam \_RST~I .input_register_mode = "none";
defparam \_RST~I .input_sync_reset = "none";
defparam \_RST~I .oe_async_reset = "none";
defparam \_RST~I .oe_power_up = "low";
defparam \_RST~I .oe_register_mode = "none";
defparam \_RST~I .oe_sync_reset = "none";
defparam \_RST~I .operation_mode = "input";
defparam \_RST~I .output_async_reset = "none";
defparam \_RST~I .output_power_up = "low";
defparam \_RST~I .output_register_mode = "none";
defparam \_RST~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X21_Y10_N11
cycloneii_lcell_ff \u_registers|u_registers_cntr|CNTR_O[2] (
	.clk(\u_registers|u_addr_decoder|CONTR_WR~combout ),
	.datain(gnd),
	.sdata(\DATA[2]~2 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_cntr|CNTR_O [2]));

// Location: LCCOMB_X21_Y10_N22
cycloneii_lcell_comb \u_registers|u_registers_istr|INT (
// Equation(s):
// \u_registers|u_registers_istr|INT~combout  = (\INTA~combout  & \u_registers|u_registers_cntr|CNTR_O [2])

	.dataa(vcc),
	.datab(\INTA~combout ),
	.datac(vcc),
	.datad(\u_registers|u_registers_cntr|CNTR_O [2]),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|INT~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|INT .lut_mask = 16'hCC00;
defparam \u_registers|u_registers_istr|INT .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SCLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SCLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SCLK));
// synopsys translate_off
defparam \SCLK~I .input_async_reset = "none";
defparam \SCLK~I .input_power_up = "low";
defparam \SCLK~I .input_register_mode = "none";
defparam \SCLK~I .input_sync_reset = "none";
defparam \SCLK~I .oe_async_reset = "none";
defparam \SCLK~I .oe_power_up = "low";
defparam \SCLK~I .oe_register_mode = "none";
defparam \SCLK~I .oe_sync_reset = "none";
defparam \SCLK~I .operation_mode = "input";
defparam \SCLK~I .output_async_reset = "none";
defparam \SCLK~I .output_power_up = "low";
defparam \SCLK~I .output_register_mode = "none";
defparam \SCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \SCLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SCLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SCLK~clkctrl_outclk ));
// synopsys translate_off
defparam \SCLK~clkctrl .clock_type = "global clock";
defparam \SCLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cycloneii_lcell_comb \int_fifo|u_byte_ptr|BO0~0 (
// Equation(s):
// \int_fifo|u_byte_ptr|BO0~0_combout  = !\int_fifo|u_byte_ptr|BO0~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\int_fifo|u_byte_ptr|BO0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|BO0~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|BO0~0 .lut_mask = 16'h0F0F;
defparam \int_fifo|u_byte_ptr|BO0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y7_N11
cycloneii_lcell_ff \int_fifo|u_byte_ptr|BO0 (
	.clk(\u_SCSI_SM|INCBO_o~regout ),
	.datain(\int_fifo|u_byte_ptr|BO0~0_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_byte_ptr|BO0~regout ));

// Location: LCCOMB_X25_Y8_N8
cycloneii_lcell_comb \DSACK_LATCHED_[0]~1 (
// Equation(s):
// \DSACK_LATCHED_[0]~1_combout  = !\_DSACK[0]~0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\_DSACK[0]~0 ),
	.cin(gnd),
	.combout(\DSACK_LATCHED_[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DSACK_LATCHED_[0]~1 .lut_mask = 16'h00FF;
defparam \DSACK_LATCHED_[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y8_N9
cycloneii_lcell_ff \DSACK_LATCHED_[0] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\DSACK_LATCHED_[0]~1_combout ),
	.sdata(gnd),
	.aclr(\_AS~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DSACK_LATCHED_[0]));

// Location: LCCOMB_X24_Y11_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E23_sd~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout  = (!\u_CPU_SM|STATE [1] & !\u_CPU_SM|STATE [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E23_sd~0 .lut_mask = 16'h000F;
defparam \u_CPU_SM|u_CPU_SM_inputs|E23_sd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_STERM~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_STERM~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_STERM));
// synopsys translate_off
defparam \_STERM~I .input_async_reset = "none";
defparam \_STERM~I .input_power_up = "low";
defparam \_STERM~I .input_register_mode = "none";
defparam \_STERM~I .input_sync_reset = "none";
defparam \_STERM~I .oe_async_reset = "none";
defparam \_STERM~I .oe_power_up = "low";
defparam \_STERM~I .oe_register_mode = "none";
defparam \_STERM~I .oe_sync_reset = "none";
defparam \_STERM~I .operation_mode = "input";
defparam \_STERM~I .output_async_reset = "none";
defparam \_STERM~I .output_power_up = "low";
defparam \_STERM~I .output_register_mode = "none";
defparam \_STERM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3b~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3b~3_combout  = (!\_STERM~combout  & \u_CPU_SM|u_cpudff3|p3b~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_cpudff3|p3b~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3b~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3b~3 .lut_mask = 16'h0F00;
defparam \u_CPU_SM|u_cpudff3|p3b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_BERR~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_BERR~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_BERR));
// synopsys translate_off
defparam \_BERR~I .input_async_reset = "none";
defparam \_BERR~I .input_power_up = "low";
defparam \_BERR~I .input_register_mode = "none";
defparam \_BERR~I .input_sync_reset = "none";
defparam \_BERR~I .oe_async_reset = "none";
defparam \_BERR~I .oe_power_up = "low";
defparam \_BERR~I .oe_register_mode = "none";
defparam \_BERR~I .oe_sync_reset = "none";
defparam \_BERR~I .operation_mode = "input";
defparam \_BERR~I .output_async_reset = "none";
defparam \_BERR~I .output_power_up = "low";
defparam \_BERR~I .output_register_mode = "none";
defparam \_BERR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E23_sd~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E23_sd~1_combout  = (\u_CPU_SM|STATE [4] & (\_BERR~combout  & (!\u_CPU_SM|STATE [3] & \_DSACK[0]~0 )))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\_BERR~combout ),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\_DSACK[0]~0 ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E23_sd~1 .lut_mask = 16'h0800;
defparam \u_CPU_SM|u_CPU_SM_inputs|E23_sd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E31~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E31~0_combout  = (\u_CPU_SM|STATE [2] & (!\u_CPU_SM|STATE [0] & (!\u_CPU_SM|STATE [3] & !\u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|STATE [0]),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E31~0 .lut_mask = 16'h0002;
defparam \u_CPU_SM|u_CPU_SM_inputs|E31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N0
cycloneii_lcell_comb \DSACK_LATCHED_[1]~0 (
// Equation(s):
// \DSACK_LATCHED_[1]~0_combout  = !\_DSACK[1]~1 

	.dataa(vcc),
	.datab(vcc),
	.datac(\_DSACK[1]~1 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DSACK_LATCHED_[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DSACK_LATCHED_[1]~0 .lut_mask = 16'h0F0F;
defparam \DSACK_LATCHED_[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N1
cycloneii_lcell_ff \DSACK_LATCHED_[1] (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\DSACK_LATCHED_[1]~0_combout ),
	.sdata(gnd),
	.aclr(\_AS~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DSACK_LATCHED_[1]));

// Location: LCCOMB_X25_Y8_N10
cycloneii_lcell_comb \DSACK_CPU_SM~0 (
// Equation(s):
// \DSACK_CPU_SM~0_combout  = (!DSACK_LATCHED_[0] & !DSACK_LATCHED_[1])

	.dataa(vcc),
	.datab(vcc),
	.datac(DSACK_LATCHED_[0]),
	.datad(DSACK_LATCHED_[1]),
	.cin(gnd),
	.combout(\DSACK_CPU_SM~0_combout ),
	.cout());
// synopsys translate_off
defparam \DSACK_CPU_SM~0 .lut_mask = 16'h000F;
defparam \DSACK_CPU_SM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~11 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~11_combout  = (\DSACK_CPU_SM~0_combout  & (((!\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout )))) # (!\DSACK_CPU_SM~0_combout  & (((!\u_CPU_SM|u_CPU_SM_inputs|E23_sd~1_combout )) # (!\u_CPU_SM|u_CPU_SM_inputs|E23_sd~3_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~3_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout ),
	.datad(\DSACK_CPU_SM~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~11 .lut_mask = 16'h0F77;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E57_s~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E57_s~0_combout  = (\u_CPU_SM|STATE [1] & (!\u_CPU_SM|STATE [3] & (!\u_CPU_SM|STATE [4] & !\u_CPU_SM|STATE [0])))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [3]),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E57_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E57_s~0 .lut_mask = 16'h0002;
defparam \u_CPU_SM|u_CPU_SM_inputs|E57_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~12 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~12_combout  = (\u_CPU_SM|u_cpudff5|cpudff5_d~10_combout ) # ((\u_CPU_SM|u_cpudff5|cpudff5_d~11_combout  & (\_STERM~combout  & !\u_CPU_SM|u_CPU_SM_inputs|E57_s~0_combout )))

	.dataa(\u_CPU_SM|u_cpudff5|cpudff5_d~10_combout ),
	.datab(\u_CPU_SM|u_cpudff5|cpudff5_d~11_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E57_s~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~12 .lut_mask = 16'hAAEA;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3c~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3c~0_combout  = (\u_CPU_SM|STATE [3] & \u_CPU_SM|STATE [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3c~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3c~0 .lut_mask = 16'hF000;
defparam \u_CPU_SM|u_cpudff3|p3c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E8~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E8~2_combout  = (!\u_registers|A1~regout  & (\u_CPU_SM|STATE [1] & !\u_CPU_SM|STATE [3]))

	.dataa(\u_registers|A1~regout ),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E8~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E8~2 .lut_mask = 16'h0050;
defparam \u_CPU_SM|u_CPU_SM_inputs|E8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E8~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E8~3_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E12~0_combout  & (\u_CPU_SM|STATE [0] & (\u_CPU_SM|u_CPU_SM_inputs|E8~2_combout  & \u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E12~0_combout ),
	.datab(\u_CPU_SM|STATE [0]),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E8~2_combout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E8~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E8~3 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N23
cycloneii_lcell_ff \u_registers|u_registers_cntr|CNTR_O[1] (
	.clk(\u_registers|u_addr_decoder|CONTR_WR~combout ),
	.datain(gnd),
	.sdata(\DATA[1]~1 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_cntr|CNTR_O [1]));

// Location: LCCOMB_X22_Y10_N28
cycloneii_lcell_comb \u_registers|u_registers_cntr|CNTR_O[8]~feeder (
// Equation(s):
// \u_registers|u_registers_cntr|CNTR_O[8]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CNTR_O[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CNTR_O[8]~feeder .lut_mask = 16'hFFFF;
defparam \u_registers|u_registers_cntr|CNTR_O[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[5]));
// synopsys translate_off
defparam \ADDR[5]~I .input_async_reset = "none";
defparam \ADDR[5]~I .input_power_up = "low";
defparam \ADDR[5]~I .input_register_mode = "none";
defparam \ADDR[5]~I .input_sync_reset = "none";
defparam \ADDR[5]~I .oe_async_reset = "none";
defparam \ADDR[5]~I .oe_power_up = "low";
defparam \ADDR[5]~I .oe_register_mode = "none";
defparam \ADDR[5]~I .oe_sync_reset = "none";
defparam \ADDR[5]~I .operation_mode = "input";
defparam \ADDR[5]~I .output_async_reset = "none";
defparam \ADDR[5]~I .output_power_up = "low";
defparam \ADDR[5]~I .output_register_mode = "none";
defparam \ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[2]));
// synopsys translate_off
defparam \ADDR[2]~I .input_async_reset = "none";
defparam \ADDR[2]~I .input_power_up = "low";
defparam \ADDR[2]~I .input_register_mode = "none";
defparam \ADDR[2]~I .input_sync_reset = "none";
defparam \ADDR[2]~I .oe_async_reset = "none";
defparam \ADDR[2]~I .oe_power_up = "low";
defparam \ADDR[2]~I .oe_register_mode = "none";
defparam \ADDR[2]~I .oe_sync_reset = "none";
defparam \ADDR[2]~I .operation_mode = "input";
defparam \ADDR[2]~I .output_async_reset = "none";
defparam \ADDR[2]~I .output_power_up = "low";
defparam \ADDR[2]~I .output_register_mode = "none";
defparam \ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[3]));
// synopsys translate_off
defparam \ADDR[3]~I .input_async_reset = "none";
defparam \ADDR[3]~I .input_power_up = "low";
defparam \ADDR[3]~I .input_register_mode = "none";
defparam \ADDR[3]~I .input_sync_reset = "none";
defparam \ADDR[3]~I .oe_async_reset = "none";
defparam \ADDR[3]~I .oe_power_up = "low";
defparam \ADDR[3]~I .oe_register_mode = "none";
defparam \ADDR[3]~I .oe_sync_reset = "none";
defparam \ADDR[3]~I .operation_mode = "input";
defparam \ADDR[3]~I .output_async_reset = "none";
defparam \ADDR[3]~I .output_power_up = "low";
defparam \ADDR[3]~I .output_register_mode = "none";
defparam \ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneii_lcell_comb \u_registers|u_addr_decoder|ISTR_RD_~0 (
// Equation(s):
// \u_registers|u_addr_decoder|ISTR_RD_~0_combout  = (\ADDR~combout [2] & \ADDR~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ADDR~combout [2]),
	.datad(\ADDR~combout [3]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ISTR_RD_~0 .lut_mask = 16'hF000;
defparam \u_registers|u_addr_decoder|ISTR_RD_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneii_lcell_comb \u_registers|u_registers_cntr|CLR_DMAENA~0 (
// Equation(s):
// \u_registers|u_registers_cntr|CLR_DMAENA~0_combout  = ((\u_registers|u_addr_decoder|SP_DMA~0_combout  & (\ADDR~combout [5] & \u_registers|u_addr_decoder|ISTR_RD_~0_combout ))) # (!\_RST~combout )

	.dataa(\u_registers|u_addr_decoder|SP_DMA~0_combout ),
	.datab(\ADDR~combout [5]),
	.datac(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.datad(\_RST~combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_cntr|CLR_DMAENA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_cntr|CLR_DMAENA~0 .lut_mask = 16'h80FF;
defparam \u_registers|u_registers_cntr|CLR_DMAENA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N29
cycloneii_lcell_ff \u_registers|u_registers_cntr|CNTR_O[8] (
	.clk(\u_registers|u_addr_decoder|ST_DMA~combout ),
	.datain(\u_registers|u_registers_cntr|CNTR_O[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\u_registers|u_registers_cntr|CLR_DMAENA~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_cntr|CNTR_O [8]));

// Location: LCFF_X24_Y9_N15
cycloneii_lcell_ff \u_CPU_SM|DMAENA (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_registers|u_registers_cntr|CNTR_O [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DMAENA~regout ));

// Location: LCCOMB_X25_Y9_N28
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~5 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~5_combout  = ((!\u_registers|u_registers_cntr|CNTR_O [1] & ((\u_CPU_SM|DREQ_~regout ) # (\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout )))) # (!\u_CPU_SM|DMAENA~regout )

	.dataa(\u_CPU_SM|DREQ_~regout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datad(\u_CPU_SM|DMAENA~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~5 .lut_mask = 16'h0EFF;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N24
cycloneii_lcell_comb \aCYCLEDONE_~0 (
// Equation(s):
// \aCYCLEDONE_~0_combout  = (\_BERR~combout  & (\_DSACK[1]~1  & (\_STERM~combout  & \_AS~0 )))

	.dataa(\_BERR~combout ),
	.datab(\_DSACK[1]~1 ),
	.datac(\_STERM~combout ),
	.datad(\_AS~0 ),
	.cin(gnd),
	.combout(\aCYCLEDONE_~0_combout ),
	.cout());
// synopsys translate_off
defparam \aCYCLEDONE_~0 .lut_mask = 16'h8000;
defparam \aCYCLEDONE_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneii_lcell_comb \aCYCLEDONE_~1 (
// Equation(s):
// \aCYCLEDONE_~1_combout  = ((!\_BGACK~0 ) # (!\_DSACK[0]~0 )) # (!\aCYCLEDONE_~0_combout )

	.dataa(vcc),
	.datab(\aCYCLEDONE_~0_combout ),
	.datac(\_DSACK[0]~0 ),
	.datad(\_BGACK~0 ),
	.cin(gnd),
	.combout(\aCYCLEDONE_~1_combout ),
	.cout());
// synopsys translate_off
defparam \aCYCLEDONE_~1 .lut_mask = 16'h3FFF;
defparam \aCYCLEDONE_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y10_N17
cycloneii_lcell_ff \u_CPU_SM|nCYCLEDONE (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\aCYCLEDONE_~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|nCYCLEDONE~regout ));

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_BG~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_BG~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_BG));
// synopsys translate_off
defparam \_BG~I .input_async_reset = "none";
defparam \_BG~I .input_power_up = "low";
defparam \_BG~I .input_register_mode = "none";
defparam \_BG~I .input_sync_reset = "none";
defparam \_BG~I .oe_async_reset = "none";
defparam \_BG~I .oe_power_up = "low";
defparam \_BG~I .oe_register_mode = "none";
defparam \_BG~I .oe_sync_reset = "none";
defparam \_BG~I .operation_mode = "input";
defparam \_BG~I .output_async_reset = "none";
defparam \_BG~I .output_power_up = "low";
defparam \_BG~I .output_register_mode = "none";
defparam \_BG~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y7_N11
cycloneii_lcell_ff \u_CPU_SM|BGRANT_ (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\_BG~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BGRANT_~regout ));

// Location: LCCOMB_X24_Y9_N18
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~3_combout  = (!\u_registers|A1~regout  & (!\u_CPU_SM|nCYCLEDONE~regout  & (!\u_CPU_SM|BGRANT_~regout  & \u_CPU_SM|STATE [2])))

	.dataa(\u_registers|A1~regout ),
	.datab(\u_CPU_SM|nCYCLEDONE~regout ),
	.datac(\u_CPU_SM|BGRANT_~regout ),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~3 .lut_mask = 16'h0100;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~2_combout  = ((\u_CPU_SM|STATE [4] & (\u_CPU_SM|DMAENA~regout  & !\u_registers|u_registers_cntr|CNTR_O [1]))) # (!\u_CPU_SM|STATE [2])

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\u_CPU_SM|DMAENA~regout ),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~2 .lut_mask = 16'h0F8F;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~4 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~4_combout  = (\u_CPU_SM|STATE [1] & (((\u_CPU_SM|u_cpudff5|cpudff5_d~2_combout )))) # (!\u_CPU_SM|STATE [1] & (\u_CPU_SM|u_cpudff5|cpudff5_d~3_combout  & (\u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|u_cpudff5|cpudff5_d~3_combout ),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|u_cpudff5|cpudff5_d~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~4 .lut_mask = 16'hEA40;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~6 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~6_combout  = (\u_CPU_SM|u_cpudff5|cpudff5_d~4_combout ) # ((!\u_CPU_SM|STATE [4] & ((\u_CPU_SM|u_cpudff5|cpudff5_d~5_combout ) # (!\u_CPU_SM|STATE [2]))))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\u_CPU_SM|u_cpudff5|cpudff5_d~5_combout ),
	.datac(\u_CPU_SM|u_cpudff5|cpudff5_d~4_combout ),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~6 .lut_mask = 16'hF4F5;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~7 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~7_combout  = (\LEFTOVERS~combout  & (\u_CPU_SM|u_cpudff3|p3c~0_combout  & ((\u_CPU_SM|u_cpudff5|cpudff5_d~6_combout )))) # (!\LEFTOVERS~combout  & ((\u_CPU_SM|u_CPU_SM_inputs|E8~3_combout ) # 
// ((\u_CPU_SM|u_cpudff3|p3c~0_combout  & \u_CPU_SM|u_cpudff5|cpudff5_d~6_combout ))))

	.dataa(\LEFTOVERS~combout ),
	.datab(\u_CPU_SM|u_cpudff3|p3c~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E8~3_combout ),
	.datad(\u_CPU_SM|u_cpudff5|cpudff5_d~6_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~7 .lut_mask = 16'hDC50;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneii_lcell_comb \u_CPU_SM|u_cpudff5|cpudff5_d~13 (
// Equation(s):
// \u_CPU_SM|u_cpudff5|cpudff5_d~13_combout  = ((\u_CPU_SM|u_cpudff3|p3b~3_combout ) # ((\u_CPU_SM|u_cpudff5|cpudff5_d~12_combout ) # (\u_CPU_SM|u_cpudff5|cpudff5_d~7_combout ))) # (!\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|nSTOPFLUSH_d~1_combout ),
	.datab(\u_CPU_SM|u_cpudff3|p3b~3_combout ),
	.datac(\u_CPU_SM|u_cpudff5|cpudff5_d~12_combout ),
	.datad(\u_CPU_SM|u_cpudff5|cpudff5_d~7_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff5|cpudff5_d~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~13 .lut_mask = 16'hFFFD;
defparam \u_CPU_SM|u_cpudff5|cpudff5_d~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y9_N31
cycloneii_lcell_ff \u_SCSI_SM|CRESET_ (
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\_RST~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CRESET_~regout ));

// Location: LCFF_X26_Y11_N9
cycloneii_lcell_ff \u_CPU_SM|STATE[4] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_CPU_SM|u_cpudff5|cpudff5_d~13_combout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STATE [4]));

// Location: LCCOMB_X25_Y8_N30
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|p4a~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|p4a~0_combout  = (\u_CPU_SM|STATE [4] & ((DSACK_LATCHED_[0]) # (DSACK_LATCHED_[1])))

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(DSACK_LATCHED_[0]),
	.datad(DSACK_LATCHED_[1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|p4a~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|p4a~0 .lut_mask = 16'hCCC0;
defparam \u_CPU_SM|u_cpudff4|p4a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E45~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E45~0_combout  = (!\u_CPU_SM|STATE [4] & (\u_CPU_SM|STATE [2] & (\u_CPU_SM|STATE [1] & !\u_CPU_SM|STATE [3])))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E45~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E45~0 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_CPU_SM_inputs|E45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[4]));
// synopsys translate_off
defparam \ADDR[4]~I .input_async_reset = "none";
defparam \ADDR[4]~I .input_power_up = "low";
defparam \ADDR[4]~I .input_register_mode = "none";
defparam \ADDR[4]~I .input_sync_reset = "none";
defparam \ADDR[4]~I .oe_async_reset = "none";
defparam \ADDR[4]~I .oe_power_up = "low";
defparam \ADDR[4]~I .oe_register_mode = "none";
defparam \ADDR[4]~I .oe_sync_reset = "none";
defparam \ADDR[4]~I .operation_mode = "input";
defparam \ADDR[4]~I .output_async_reset = "none";
defparam \ADDR[4]~I .output_power_up = "low";
defparam \ADDR[4]~I .output_register_mode = "none";
defparam \ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ADDR[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADDR~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ADDR[6]));
// synopsys translate_off
defparam \ADDR[6]~I .input_async_reset = "none";
defparam \ADDR[6]~I .input_power_up = "low";
defparam \ADDR[6]~I .input_register_mode = "none";
defparam \ADDR[6]~I .input_sync_reset = "none";
defparam \ADDR[6]~I .oe_async_reset = "none";
defparam \ADDR[6]~I .oe_power_up = "low";
defparam \ADDR[6]~I .oe_register_mode = "none";
defparam \ADDR[6]~I .oe_sync_reset = "none";
defparam \ADDR[6]~I .operation_mode = "input";
defparam \ADDR[6]~I .output_async_reset = "none";
defparam \ADDR[6]~I .output_power_up = "low";
defparam \ADDR[6]~I .output_register_mode = "none";
defparam \ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_CS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_CS~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_CS));
// synopsys translate_off
defparam \_CS~I .input_async_reset = "none";
defparam \_CS~I .input_power_up = "low";
defparam \_CS~I .input_register_mode = "none";
defparam \_CS~I .input_sync_reset = "none";
defparam \_CS~I .oe_async_reset = "none";
defparam \_CS~I .oe_power_up = "low";
defparam \_CS~I .oe_register_mode = "none";
defparam \_CS~I .oe_sync_reset = "none";
defparam \_CS~I .operation_mode = "input";
defparam \_CS~I .output_async_reset = "none";
defparam \_CS~I .output_power_up = "low";
defparam \_CS~I .output_register_mode = "none";
defparam \_CS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneii_lcell_comb \u_registers|u_addr_decoder|ST_DMA~0 (
// Equation(s):
// \u_registers|u_addr_decoder|ST_DMA~0_combout  = (!\_AS~0  & (!\ADDR~combout [5] & (!\ADDR~combout [6] & !\_CS~combout )))

	.dataa(\_AS~0 ),
	.datab(\ADDR~combout [5]),
	.datac(\ADDR~combout [6]),
	.datad(\_CS~combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ST_DMA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ST_DMA~0 .lut_mask = 16'h0001;
defparam \u_registers|u_addr_decoder|ST_DMA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneii_lcell_comb \u_registers|u_addr_decoder|h_0C (
// Equation(s):
// \u_registers|u_addr_decoder|h_0C~combout  = (\ADDR~combout [2] & (\ADDR~combout [3] & (!\ADDR~combout [4] & \u_registers|u_addr_decoder|ST_DMA~0_combout )))

	.dataa(\ADDR~combout [2]),
	.datab(\ADDR~combout [3]),
	.datac(\ADDR~combout [4]),
	.datad(\u_registers|u_addr_decoder|ST_DMA~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|h_0C~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|h_0C .lut_mask = 16'h0800;
defparam \u_registers|u_addr_decoder|h_0C .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneii_lcell_comb \int_fifo|u_byte_ptr|MUXZ~0 (
// Equation(s):
// \int_fifo|u_byte_ptr|MUXZ~0_combout  = (\u_registers|u_addr_decoder|h_0C~combout  & (!\DATA[25]~25 )) # (!\u_registers|u_addr_decoder|h_0C~combout  & ((\int_fifo|u_byte_ptr|BO1~regout  $ (!\int_fifo|u_byte_ptr|BO0~regout ))))

	.dataa(\DATA[25]~25 ),
	.datab(\u_registers|u_addr_decoder|h_0C~combout ),
	.datac(\int_fifo|u_byte_ptr|BO1~regout ),
	.datad(\int_fifo|u_byte_ptr|BO0~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_byte_ptr|MUXZ~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_byte_ptr|MUXZ~0 .lut_mask = 16'h7447;
defparam \int_fifo|u_byte_ptr|MUXZ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N15
cycloneii_lcell_ff \int_fifo|u_byte_ptr|BO1 (
	.clk(\int_fifo|u_byte_ptr|BO1_CLK~combout ),
	.datain(\int_fifo|u_byte_ptr|MUXZ~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_byte_ptr|BO1~regout ));

// Location: LCCOMB_X24_Y7_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E21~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E21~0_combout  = (((\u_CPU_SM|STATE [4]) # (!\int_fifo|u_byte_ptr|BO1~regout )) # (!\int_fifo|u_byte_ptr|BO0~regout )) # (!\u_registers|FLUSHFIFO~regout )

	.dataa(\u_registers|FLUSHFIFO~regout ),
	.datab(\int_fifo|u_byte_ptr|BO0~regout ),
	.datac(\int_fifo|u_byte_ptr|BO1~regout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E21~0 .lut_mask = 16'hFF7F;
defparam \u_CPU_SM|u_CPU_SM_inputs|E21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3a~7 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3a~7_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E27~0_combout  & (\u_CPU_SM|u_CPU_SM_inputs|E21~0_combout  & ((!\u_CPU_SM|STATE [0]) # (!\u_CPU_SM|u_CPU_SM_inputs|E45~0_combout )))) # (!\u_CPU_SM|u_CPU_SM_inputs|E27~0_combout  & 
// (((!\u_CPU_SM|STATE [0])) # (!\u_CPU_SM|u_CPU_SM_inputs|E45~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E27~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E45~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E21~0_combout ),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3a~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3a~7 .lut_mask = 16'h31F5;
defparam \u_CPU_SM|u_cpudff3|p3a~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|p1c~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|p1c~0_combout  = (!\u_CPU_SM|STATE [2] & \u_CPU_SM|STATE [1])

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|p1c~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|p1c~0 .lut_mask = 16'h3030;
defparam \u_CPU_SM|u_cpudff1|p1c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E34~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E34~4_combout  = (!\u_CPU_SM|STATE [3] & (\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (\u_CPU_SM|u_cpudff1|p1c~0_combout  & !\u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datac(\u_CPU_SM|u_cpudff1|p1c~0_combout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E34~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E34~4 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_CPU_SM_inputs|E34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~1_combout  = ((\u_CPU_SM|u_CPU_SM_inputs|E34~4_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2_combout  & \u_CPU_SM|STATE [2]))) # (!\u_CPU_SM|u_cpudff3|p3a~7_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~2_combout ),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|u_cpudff3|p3a~7_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E34~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~1 .lut_mask = 16'hFF8F;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E23_sd~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E23_sd~3_combout  = (!\u_CPU_SM|STATE [2] & (!\u_CPU_SM|STATE [1] & ((!\_BERR~combout ) # (!\_DSACK[1]~1 ))))

	.dataa(\_DSACK[1]~1 ),
	.datab(\_BERR~combout ),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\u_CPU_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E23_sd~3 .lut_mask = 16'h0007;
defparam \u_CPU_SM|u_CPU_SM_inputs|E23_sd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|p4a~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|p4a~1_combout  = (\u_CPU_SM|u_cpudff3|p3b~0_combout  & ((\u_CPU_SM|u_CPU_SM_inputs|E23_sd~3_combout ) # ((!\u_CPU_SM|u_CPU_SM_inputs|E6_d~0_combout  & \u_CPU_SM|STATE [2]))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E6_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~3_combout ),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\u_CPU_SM|u_cpudff3|p3b~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|p4a~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|p4a~1 .lut_mask = 16'hDC00;
defparam \u_CPU_SM|u_cpudff4|p4a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~2_combout  = (\u_CPU_SM|u_cpudff4|cpudff4_d~1_combout ) # ((\u_CPU_SM|u_cpudff4|p4a~0_combout  & ((\u_CPU_SM|u_cpudff4|p4a~1_combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~5_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~5_combout ),
	.datab(\u_CPU_SM|u_cpudff4|p4a~0_combout ),
	.datac(\u_CPU_SM|u_cpudff4|cpudff4_d~1_combout ),
	.datad(\u_CPU_SM|u_cpudff4|p4a~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~2 .lut_mask = 16'hFCF4;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E23_sd~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout  = (\u_CPU_SM|STATE [4] & !\u_CPU_SM|STATE [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E23_sd~2 .lut_mask = 16'h00F0;
defparam \u_CPU_SM|u_CPU_SM_inputs|E23_sd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nINCNI_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nINCNI_d~0_combout  = (((\u_CPU_SM|STATE [1]) # (\u_CPU_SM|STATE [0])) # (!\u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout )) # (!\u_CPU_SM|STATE [2])

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout ),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nINCNI_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nINCNI_d~0 .lut_mask = 16'hFFF7;
defparam \u_CPU_SM|u_CPU_SM_outputs|nINCNI_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1_combout  = (!\u_CPU_SM|STATE [2] & (\u_CPU_SM|STATE [1] & (!\u_CPU_SM|STATE [4] & !\u_CPU_SM|STATE [0])))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1 .lut_mask = 16'h0004;
defparam \u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|p1b~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|p1b~0_combout  = (!\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_inputs|E51_s_E54_sd~0_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout ) # (\u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E51_s_E54_sd~0_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|p1b~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|p1b~0 .lut_mask = 16'h3332;
defparam \u_CPU_SM|u_cpudff1|p1b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E32~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E32~1_combout  = (\u_CPU_SM|STATE [2] & (!\u_CPU_SM|STATE [1] & !\u_CPU_SM|STATE [0]))

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E32~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E32~1 .lut_mask = 16'h000C;
defparam \u_CPU_SM|u_CPU_SM_inputs|E32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E6_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E6_d~0_combout  = (\_BERR~combout  & ((\_DSACK[1]~1 ) # (\_DSACK[0]~0 )))

	.dataa(\_DSACK[1]~1 ),
	.datab(\_BERR~combout ),
	.datac(vcc),
	.datad(\_DSACK[0]~0 ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E6_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E6_d~0 .lut_mask = 16'hCC88;
defparam \u_CPU_SM|u_CPU_SM_inputs|E6_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|p1a~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|p1a~3_combout  = (!\u_CPU_SM|STATE [3] & (\u_CPU_SM|u_CPU_SM_inputs|E32~1_combout  & (!\u_CPU_SM|STATE [4] & !\u_CPU_SM|u_CPU_SM_inputs|E6_d~0_combout )))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E32~1_combout ),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E6_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|p1a~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|p1a~3 .lut_mask = 16'h0004;
defparam \u_CPU_SM|u_cpudff1|p1a~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout  = (!\DSACK_CPU_SM~0_combout  & ((\u_CPU_SM|u_cpudff1|p1a~3_combout ) # ((\u_CPU_SM|STATE [4] & !\u_CPU_SM|u_cpudff2|p2a~2_combout ))))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\DSACK_CPU_SM~0_combout ),
	.datac(\u_CPU_SM|u_cpudff2|p2a~2_combout ),
	.datad(\u_CPU_SM|u_cpudff1|p1a~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0 .lut_mask = 16'h3302;
defparam \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout  = (!\u_CPU_SM|u_cpudff1|p1b~0_combout  & (!\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout  & ((!\u_CPU_SM|STATE [0]) # (!\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ),
	.datab(\u_CPU_SM|u_cpudff1|p1b~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~0_combout ),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1 .lut_mask = 16'h0103;
defparam \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N16
cycloneii_lcell_comb \u_SCSI_SM|RDFIFO_o~feeder (
// Equation(s):
// \u_SCSI_SM|RDFIFO_o~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_SCSI_SM|RDFIFO_o~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RDFIFO_o~feeder .lut_mask = 16'hFFFF;
defparam \u_SCSI_SM|RDFIFO_o~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N0
cycloneii_lcell_comb \u_SCSI_SM|RDRST_~0 (
// Equation(s):
// \u_SCSI_SM|RDRST_~0_combout  = (\u_CPU_SM|DECFIFO~regout ) # (!\_RST~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|DECFIFO~regout ),
	.datad(\_RST~combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|RDRST_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RDRST_~0 .lut_mask = 16'hF0FF;
defparam \u_SCSI_SM|RDRST_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N17
cycloneii_lcell_ff \u_SCSI_SM|RDFIFO_o (
	.clk(\u_SCSI_SM|RDFIFO_d~regout ),
	.datain(\u_SCSI_SM|RDFIFO_o~feeder_combout ),
	.sdata(gnd),
	.aclr(\u_SCSI_SM|RDRST_~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RDFIFO_o~regout ));

// Location: LCCOMB_X27_Y6_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0_combout  = (\u_CPU_SM|u_CPU_SM_outputs|F~3_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout  & !\u_SCSI_SM|RDFIFO_o~regout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|F~3_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout ),
	.datad(\u_SCSI_SM|RDFIFO_o~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0 .lut_mask = 16'hCCFC;
defparam \u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y6_N15
cycloneii_lcell_ff \u_CPU_SM|DECFIFO (
	.clk(\SCLK~combout ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|DECFIFO_d~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DECFIFO~regout ));

// Location: LCCOMB_X26_Y6_N14
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|COUNT[1]~4 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|COUNT[1]~4_combout  = \int_fifo|u_full_empty_ctr|COUNT [1] $ (((\int_fifo|u_full_empty_ctr|COUNT[1]~3_combout  & (\u_CPU_SM|INCFIFO~regout  $ (!\int_fifo|u_full_empty_ctr|COUNT [0])))))

	.dataa(\int_fifo|u_full_empty_ctr|COUNT[1]~3_combout ),
	.datab(\u_CPU_SM|INCFIFO~regout ),
	.datac(\int_fifo|u_full_empty_ctr|COUNT [1]),
	.datad(\int_fifo|u_full_empty_ctr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|COUNT[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|COUNT[1]~4 .lut_mask = 16'h78D2;
defparam \int_fifo|u_full_empty_ctr|COUNT[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y6_N15
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|COUNT[1] (
	.clk(\int_fifo|u_full_empty_ctr|clk~combout ),
	.datain(\int_fifo|u_full_empty_ctr|COUNT[1]~4_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|COUNT [1]));

// Location: LCCOMB_X26_Y6_N28
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|COUNT[2]~2 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|COUNT[2]~2_combout  = (\int_fifo|u_full_empty_ctr|COUNT[2]~1_combout  & ((\int_fifo|u_full_empty_ctr|COUNT [1] & ((\int_fifo|u_full_empty_ctr|COUNT [2]) # (\u_CPU_SM|INCFIFO~regout ))) # (!\int_fifo|u_full_empty_ctr|COUNT [1] & 
// (\int_fifo|u_full_empty_ctr|COUNT [2] & \u_CPU_SM|INCFIFO~regout )))) # (!\int_fifo|u_full_empty_ctr|COUNT[2]~1_combout  & (((\int_fifo|u_full_empty_ctr|COUNT [2]))))

	.dataa(\int_fifo|u_full_empty_ctr|COUNT[2]~1_combout ),
	.datab(\int_fifo|u_full_empty_ctr|COUNT [1]),
	.datac(\int_fifo|u_full_empty_ctr|COUNT [2]),
	.datad(\u_CPU_SM|INCFIFO~regout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|COUNT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|COUNT[2]~2 .lut_mask = 16'hF8D0;
defparam \int_fifo|u_full_empty_ctr|COUNT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y6_N29
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|COUNT[2] (
	.clk(\int_fifo|u_full_empty_ctr|clk~combout ),
	.datain(\int_fifo|u_full_empty_ctr|COUNT[2]~2_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|COUNT [2]));

// Location: LCCOMB_X26_Y6_N10
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|COUNT~5 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|COUNT~5_combout  = (\int_fifo|u_full_empty_ctr|COUNT [0]) # ((!\int_fifo|u_full_empty_ctr|COUNT [1] & !\int_fifo|u_full_empty_ctr|COUNT [2]))

	.dataa(vcc),
	.datab(\int_fifo|u_full_empty_ctr|COUNT [0]),
	.datac(\int_fifo|u_full_empty_ctr|COUNT [1]),
	.datad(\int_fifo|u_full_empty_ctr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|COUNT~5_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|COUNT~5 .lut_mask = 16'hCCCF;
defparam \int_fifo|u_full_empty_ctr|COUNT~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|COUNT[0]~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|COUNT[0]~0_combout  = (\u_CPU_SM|DECFIFO~regout  & ((!\int_fifo|u_full_empty_ctr|COUNT~5_combout ))) # (!\u_CPU_SM|DECFIFO~regout  & (\int_fifo|u_full_empty_ctr|COUNT [0]))

	.dataa(vcc),
	.datab(\u_CPU_SM|DECFIFO~regout ),
	.datac(\int_fifo|u_full_empty_ctr|COUNT [0]),
	.datad(\int_fifo|u_full_empty_ctr|COUNT~5_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|COUNT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|COUNT[0]~0 .lut_mask = 16'h30FC;
defparam \int_fifo|u_full_empty_ctr|COUNT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|COUNT~6 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|COUNT~6_combout  = ((\int_fifo|u_full_empty_ctr|COUNT [1] & \int_fifo|u_full_empty_ctr|COUNT [2])) # (!\int_fifo|u_full_empty_ctr|COUNT [0])

	.dataa(vcc),
	.datab(\int_fifo|u_full_empty_ctr|COUNT [0]),
	.datac(\int_fifo|u_full_empty_ctr|COUNT [1]),
	.datad(\int_fifo|u_full_empty_ctr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|COUNT~6_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|COUNT~6 .lut_mask = 16'hF333;
defparam \int_fifo|u_full_empty_ctr|COUNT~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y6_N23
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|COUNT[0] (
	.clk(\int_fifo|u_full_empty_ctr|clk~combout ),
	.datain(\int_fifo|u_full_empty_ctr|COUNT[0]~0_combout ),
	.sdata(\int_fifo|u_full_empty_ctr|COUNT~6_combout ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(\u_CPU_SM|INCFIFO~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|COUNT [0]));

// Location: LCCOMB_X26_Y6_N4
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOFULL~0 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOFULL~0_combout  = (\u_CPU_SM|INCFIFO~regout  & (\int_fifo|u_full_empty_ctr|COUNT [0] & (\int_fifo|u_full_empty_ctr|COUNT [1] & \int_fifo|u_full_empty_ctr|COUNT [2])))

	.dataa(\u_CPU_SM|INCFIFO~regout ),
	.datab(\int_fifo|u_full_empty_ctr|COUNT [0]),
	.datac(\int_fifo|u_full_empty_ctr|COUNT [1]),
	.datad(\int_fifo|u_full_empty_ctr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOFULL~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOFULL~0 .lut_mask = 16'h8000;
defparam \int_fifo|u_full_empty_ctr|FIFOFULL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N18
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOFULL~1 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOFULL~1_combout  = (\u_CPU_SM|DECFIFO~regout  & ((\int_fifo|u_full_empty_ctr|COUNT [0]) # ((\int_fifo|u_full_empty_ctr|COUNT [1]) # (\int_fifo|u_full_empty_ctr|COUNT [2]))))

	.dataa(\u_CPU_SM|DECFIFO~regout ),
	.datab(\int_fifo|u_full_empty_ctr|COUNT [0]),
	.datac(\int_fifo|u_full_empty_ctr|COUNT [1]),
	.datad(\int_fifo|u_full_empty_ctr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOFULL~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOFULL~1 .lut_mask = 16'hAAA8;
defparam \int_fifo|u_full_empty_ctr|FIFOFULL~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N2
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOFULL~2 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOFULL~2_combout  = (\int_fifo|u_full_empty_ctr|FIFOFULL~0_combout  & (\u_CPU_SM|INCFIFO~regout )) # (!\int_fifo|u_full_empty_ctr|FIFOFULL~0_combout  & (\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & ((\u_CPU_SM|INCFIFO~regout 
// ) # (!\int_fifo|u_full_empty_ctr|FIFOFULL~1_combout ))))

	.dataa(\u_CPU_SM|INCFIFO~regout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~0_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOFULL~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOFULL~2 .lut_mask = 16'hA8B8;
defparam \int_fifo|u_full_empty_ctr|FIFOFULL~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y6_N3
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|FIFOFULL (
	.clk(\int_fifo|u_full_empty_ctr|clk~combout ),
	.datain(\int_fifo|u_full_empty_ctr|FIFOFULL~2_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ));

// Location: LCCOMB_X25_Y10_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E12~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E12~0_combout  = (\u_CPU_SM|STATE [2] & (!\u_CPU_SM|nCYCLEDONE~regout  & !\u_CPU_SM|BGRANT_~regout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|nCYCLEDONE~regout ),
	.datad(\u_CPU_SM|BGRANT_~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E12~0 .lut_mask = 16'h000C;
defparam \u_CPU_SM|u_CPU_SM_inputs|E12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E12~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E12~1_combout  = (\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~0_combout  & (\u_CPU_SM|STATE [3] & (!\u_CPU_SM|STATE [1] & \u_CPU_SM|u_CPU_SM_inputs|E12~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~0_combout ),
	.datab(\u_CPU_SM|STATE [3]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E12~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E12~1 .lut_mask = 16'h0800;
defparam \u_CPU_SM|u_CPU_SM_inputs|E12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~8 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~8_combout  = (\u_registers|A1~regout  & (!\u_CPU_SM|u_CPU_SM_inputs|E12~1_combout  & ((\u_CPU_SM|u_CPU_SM_outputs|nINCNI_d~0_combout ) # (\int_fifo|u_full_empty_ctr|FIFOFULL~regout )))) # (!\u_registers|A1~regout  & 
// ((\u_CPU_SM|u_CPU_SM_outputs|nINCNI_d~0_combout ) # ((\int_fifo|u_full_empty_ctr|FIFOFULL~regout ))))

	.dataa(\u_registers|A1~regout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|nINCNI_d~0_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E12~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~8 .lut_mask = 16'h54FC;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E16~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E16~0_combout  = (\u_CPU_SM|STATE [4] & (\u_CPU_SM|STATE [0] & (\u_CPU_SM|STATE [2] & \u_CPU_SM|STATE [3])))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\u_CPU_SM|STATE [0]),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E16~0 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3_combout  = (\u_CPU_SM|DMAENA~regout  & \u_registers|u_registers_cntr|CNTR_O [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|DMAENA~regout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3 .lut_mask = 16'hF000;
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E7~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E7~0_combout  = (\u_CPU_SM|STATE [1] & (\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & (\u_CPU_SM|u_CPU_SM_inputs|E16~0_combout  & \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3_combout )))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E16~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E7~0 .lut_mask = 16'h8000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N22
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E[4]~6 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E[4]~6_combout  = (\int_fifo|u_byte_ptr|BO1~regout  & \int_fifo|u_byte_ptr|BO0~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\int_fifo|u_byte_ptr|BO1~regout ),
	.datad(\int_fifo|u_byte_ptr|BO0~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[4]~6 .lut_mask = 16'hF000;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~7 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~7_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E7~0_combout  & (((\LEFTOVERS~combout  & !\u_SCSI_SM|u_scsi_sm_inputs|E[4]~6_combout )) # (!\u_CPU_SM|u_CPU_SM_inputs|E8~3_combout )))

	.dataa(\LEFTOVERS~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E7~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E8~3_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E[4]~6_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~7 .lut_mask = 16'h0323;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~3_combout  = (!\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [4] $ (\u_CPU_SM|STATE [3])))

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~3 .lut_mask = 16'h030C;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~4 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~4_combout  = (!\u_CPU_SM|BGRANT_~regout  & !\u_CPU_SM|nCYCLEDONE~regout )

	.dataa(vcc),
	.datab(\u_CPU_SM|BGRANT_~regout ),
	.datac(\u_CPU_SM|nCYCLEDONE~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~4 .lut_mask = 16'h0303;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~5 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~5_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout  & (\u_CPU_SM|STATE [1] & (!\u_CPU_SM|u_cpudff4|cpudff4_d~4_combout  & \u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout ),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|u_cpudff4|cpudff4_d~4_combout ),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~5 .lut_mask = 16'h0800;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~6 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~6_combout  = (\u_CPU_SM|STATE [0] & ((\u_CPU_SM|u_cpudff4|cpudff4_d~3_combout ) # (\u_CPU_SM|u_cpudff4|cpudff4_d~5_combout )))

	.dataa(vcc),
	.datab(\u_CPU_SM|u_cpudff4|cpudff4_d~3_combout ),
	.datac(\u_CPU_SM|u_cpudff4|cpudff4_d~5_combout ),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~6 .lut_mask = 16'hFC00;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~10 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~10_combout  = (((\u_CPU_SM|u_cpudff4|cpudff4_d~6_combout ) # (!\u_CPU_SM|u_cpudff4|cpudff4_d~7_combout )) # (!\u_CPU_SM|u_cpudff4|cpudff4_d~8_combout )) # (!\u_CPU_SM|u_cpudff4|cpudff4_d~9_combout )

	.dataa(\u_CPU_SM|u_cpudff4|cpudff4_d~9_combout ),
	.datab(\u_CPU_SM|u_cpudff4|cpudff4_d~8_combout ),
	.datac(\u_CPU_SM|u_cpudff4|cpudff4_d~7_combout ),
	.datad(\u_CPU_SM|u_cpudff4|cpudff4_d~6_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~10 .lut_mask = 16'hFF7F;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~11 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~11_combout  = (\u_CPU_SM|u_cpudff4|cpudff4_d~0_combout ) # ((\u_CPU_SM|u_cpudff4|cpudff4_d~2_combout ) # (\u_CPU_SM|u_cpudff4|cpudff4_d~10_combout ))

	.dataa(\u_CPU_SM|u_cpudff4|cpudff4_d~0_combout ),
	.datab(vcc),
	.datac(\u_CPU_SM|u_cpudff4|cpudff4_d~2_combout ),
	.datad(\u_CPU_SM|u_cpudff4|cpudff4_d~10_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~11 .lut_mask = 16'hFFFA;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y11_N19
cycloneii_lcell_ff \u_CPU_SM|STATE[3] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_CPU_SM|u_cpudff4|cpudff4_d~11_combout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STATE [3]));

// Location: LCCOMB_X25_Y12_N2
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|p2a~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|p2a~2_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~0_combout  & (((\u_CPU_SM|STATE [3]) # (\u_CPU_SM|u_CPU_SM_inputs|E6_d~0_combout )) # (!\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E6_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|p2a~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|p2a~2 .lut_mask = 16'h5551;
defparam \u_CPU_SM|u_cpudff2|p2a~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|p2a~5 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|p2a~5_combout  = (\u_CPU_SM|STATE [4] & (((!DSACK_LATCHED_[0] & !DSACK_LATCHED_[1])) # (!\u_CPU_SM|u_cpudff2|p2a~2_combout ))) # (!\u_CPU_SM|STATE [4] & (!DSACK_LATCHED_[0] & ((!DSACK_LATCHED_[1]))))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(DSACK_LATCHED_[0]),
	.datac(\u_CPU_SM|u_cpudff2|p2a~2_combout ),
	.datad(DSACK_LATCHED_[1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|p2a~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|p2a~5 .lut_mask = 16'h0A3B;
defparam \u_CPU_SM|u_cpudff2|p2a~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N10
cycloneii_lcell_comb \DSK1_IN_~0 (
// Equation(s):
// \DSK1_IN_~0_combout  = (\_DSACK[1]~1  & \_BERR~combout )

	.dataa(vcc),
	.datab(\_DSACK[1]~1 ),
	.datac(\_BERR~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DSK1_IN_~0_combout ),
	.cout());
// synopsys translate_off
defparam \DSK1_IN_~0 .lut_mask = 16'hC0C0;
defparam \DSK1_IN_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~0_combout  = (!\DSACK_CPU_SM~0_combout  & (\u_CPU_SM|u_CPU_SM_inputs|E23_sd~1_combout  & (\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout  & !\DSK1_IN_~0_combout )))

	.dataa(\DSACK_CPU_SM~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ),
	.datad(\DSK1_IN_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~0 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~0_combout  = (\u_registers|A1~regout  & (((!\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ) # (!\_STERM~combout )))) # (!\u_registers|A1~regout  & (!\u_CPU_SM|u_CPU_SM_inputs|E12~1_combout  & 
// ((!\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ) # (!\_STERM~combout ))))

	.dataa(\u_registers|A1~regout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E12~1_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~0 .lut_mask = 16'h0BBB;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \_DREQ~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\_DREQ~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DREQ));
// synopsys translate_off
defparam \_DREQ~I .input_async_reset = "none";
defparam \_DREQ~I .input_power_up = "low";
defparam \_DREQ~I .input_register_mode = "none";
defparam \_DREQ~I .input_sync_reset = "none";
defparam \_DREQ~I .oe_async_reset = "none";
defparam \_DREQ~I .oe_power_up = "low";
defparam \_DREQ~I .oe_register_mode = "none";
defparam \_DREQ~I .oe_sync_reset = "none";
defparam \_DREQ~I .operation_mode = "input";
defparam \_DREQ~I .output_async_reset = "none";
defparam \_DREQ~I .output_power_up = "low";
defparam \_DREQ~I .output_register_mode = "none";
defparam \_DREQ~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneii_lcell_comb DREQ_(
// Equation(s):
// \DREQ_~combout  = (\_DREQ~combout ) # (!\u_registers|u_registers_cntr|CNTR_O [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_registers|u_registers_cntr|CNTR_O [8]),
	.datad(\_DREQ~combout ),
	.cin(gnd),
	.combout(\DREQ_~combout ),
	.cout());
// synopsys translate_off
defparam DREQ_.lut_mask = 16'hFF0F;
defparam DREQ_.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y9_N25
cycloneii_lcell_ff \u_CPU_SM|DREQ_ (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DREQ_~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DREQ_~regout ));

// Location: LCCOMB_X25_Y9_N24
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|p2a~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|p2a~3_combout  = (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (!\u_registers|u_registers_cntr|CNTR_O [1] & (!\u_CPU_SM|DREQ_~regout  & \u_CPU_SM|DMAENA~regout )))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datab(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datac(\u_CPU_SM|DREQ_~regout ),
	.datad(\u_CPU_SM|DMAENA~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|p2a~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|p2a~3 .lut_mask = 16'h0100;
defparam \u_CPU_SM|u_cpudff2|p2a~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E2~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E2~0_combout  = (\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [0] & (!\u_CPU_SM|STATE [4] & \u_CPU_SM|STATE [3])))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [0]),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E2~0 .lut_mask = 16'h0800;
defparam \u_CPU_SM|u_CPU_SM_inputs|E2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|p2a~4 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|p2a~4_combout  = (\u_CPU_SM|u_cpudff2|p2a~3_combout  & \u_CPU_SM|u_CPU_SM_inputs|E2~0_combout )

	.dataa(vcc),
	.datab(\u_CPU_SM|u_cpudff2|p2a~3_combout ),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E2~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|p2a~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|p2a~4 .lut_mask = 16'hCC00;
defparam \u_CPU_SM|u_cpudff2|p2a~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E55~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E55~0_combout  = (!\u_CPU_SM|STATE [2] & (!\u_CPU_SM|STATE [1] & \u_CPU_SM|STATE [0]))

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E55~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E55~0 .lut_mask = 16'h0300;
defparam \u_CPU_SM|u_CPU_SM_inputs|E55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E61~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E61~0_combout  = (!\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [0] & (!\u_CPU_SM|STATE [3] & \u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [0]),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E61~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E61~0 .lut_mask = 16'h0400;
defparam \u_CPU_SM|u_CPU_SM_inputs|E61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~8 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~8_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E55~0_combout  & (!\u_CPU_SM|u_CPU_SM_inputs|E61~0_combout  & ((\DSK1_IN_~0_combout ) # (!\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E31~0_combout ),
	.datab(\DSK1_IN_~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E55~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E61~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~8 .lut_mask = 16'h000D;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E58~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E58~0_combout  = (\u_CPU_SM|STATE [3] & (!\u_CPU_SM|STATE [2] & (!\u_CPU_SM|STATE [4] & \u_CPU_SM|STATE [0])))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E58~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E58~0 .lut_mask = 16'h0200;
defparam \u_CPU_SM|u_CPU_SM_inputs|E58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~7 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~7_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E58~0_combout  & (((\u_CPU_SM|STATE [4]) # (!\_STERM~combout )) # (!\u_CPU_SM|u_cpudff2|p2c~2_combout )))

	.dataa(\u_CPU_SM|u_cpudff2|p2c~2_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E58~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~7 .lut_mask = 16'h00F7;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~9 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~9_combout  = (\u_CPU_SM|u_cpudff2|cpudff2_d~6_combout  & (!\u_CPU_SM|u_cpudff2|p2a~4_combout  & (\u_CPU_SM|u_cpudff2|cpudff2_d~8_combout  & \u_CPU_SM|u_cpudff2|cpudff2_d~7_combout )))

	.dataa(\u_CPU_SM|u_cpudff2|cpudff2_d~6_combout ),
	.datab(\u_CPU_SM|u_cpudff2|p2a~4_combout ),
	.datac(\u_CPU_SM|u_cpudff2|cpudff2_d~8_combout ),
	.datad(\u_CPU_SM|u_cpudff2|cpudff2_d~7_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~9 .lut_mask = 16'h2000;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~10 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~10_combout  = (((!\u_CPU_SM|u_cpudff2|cpudff2_d~9_combout ) # (!\u_CPU_SM|u_cpudff2|cpudff2_d~0_combout )) # (!\u_CPU_SM|u_cpudff2|p2a~5_combout )) # (!\u_CPU_SM|u_cpudff2|cpudff2_d~4_combout )

	.dataa(\u_CPU_SM|u_cpudff2|cpudff2_d~4_combout ),
	.datab(\u_CPU_SM|u_cpudff2|p2a~5_combout ),
	.datac(\u_CPU_SM|u_cpudff2|cpudff2_d~0_combout ),
	.datad(\u_CPU_SM|u_cpudff2|cpudff2_d~9_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~10 .lut_mask = 16'h7FFF;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N5
cycloneii_lcell_ff \u_CPU_SM|STATE[1] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_CPU_SM|u_cpudff2|cpudff2_d~10_combout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STATE [1]));

// Location: LCCOMB_X24_Y11_N18
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3b~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3b~1_combout  = (\u_CPU_SM|u_cpudff3|p3b~0_combout  & (!\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [2] $ (\u_CPU_SM|STATE [4]))))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|u_cpudff3|p3b~0_combout ),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3b~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3b~1 .lut_mask = 16'h0408;
defparam \u_CPU_SM|u_cpudff3|p3b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~combout  = (!\u_CPU_SM|STATE [3] & (!\u_CPU_SM|STATE [2] & (\u_CPU_SM|STATE [1] & \u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s .lut_mask = 16'h1000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~0_combout  = (\u_CPU_SM|STATE [1] & !\u_CPU_SM|STATE [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~0 .lut_mask = 16'h00F0;
defparam \u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~combout  & (((!\u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~0_combout ) # (!\u_CPU_SM|STATE [2])) # (!\u_CPU_SM|u_cpudff3|p3b~0_combout )))

	.dataa(\u_CPU_SM|u_cpudff3|p3b~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~combout ),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0 .lut_mask = 16'h1333;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E29_sd~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E29_sd~0_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout  & \u_CPU_SM|STATE [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E29_sd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E29_sd~0 .lut_mask = 16'hF000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E29_sd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3b~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3b~2_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E39_s~0_combout ) # ((\u_CPU_SM|u_cpudff3|p3b~1_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E29_sd~0_combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E39_s~0_combout ),
	.datab(\u_CPU_SM|u_cpudff3|p3b~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E29_sd~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3b~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3b~2 .lut_mask = 16'hFFEF;
defparam \u_CPU_SM|u_cpudff3|p3b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~1_combout  = (\DSACK_CPU_SM~0_combout  & (\u_CPU_SM|u_cpudff1|p1c~0_combout  & (\u_CPU_SM|STATE [4] & !\u_CPU_SM|STATE [0])))

	.dataa(\DSACK_CPU_SM~0_combout ),
	.datab(\u_CPU_SM|u_cpudff1|p1c~0_combout ),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~1 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3a~5 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3a~5_combout  = (\u_CPU_SM|STATE [1] & (\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (!\u_CPU_SM|STATE [2]))) # (!\u_CPU_SM|STATE [1] & (((\u_CPU_SM|STATE [0]))))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3a~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3a~5 .lut_mask = 16'h3B08;
defparam \u_CPU_SM|u_cpudff3|p3a~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|p1a~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|p1a~2_combout  = (!\u_CPU_SM|STATE [4] & !\u_CPU_SM|STATE [3])

	.dataa(vcc),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(vcc),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|p1a~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|p1a~2 .lut_mask = 16'h0033;
defparam \u_CPU_SM|u_cpudff1|p1a~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3a~6 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3a~6_combout  = (\u_CPU_SM|u_cpudff3|p3a~4_combout ) # ((\u_CPU_SM|u_cpudff1|cpudff1_d~1_combout ) # ((\u_CPU_SM|u_cpudff3|p3a~5_combout  & \u_CPU_SM|u_cpudff1|p1a~2_combout )))

	.dataa(\u_CPU_SM|u_cpudff3|p3a~4_combout ),
	.datab(\u_CPU_SM|u_cpudff1|cpudff1_d~1_combout ),
	.datac(\u_CPU_SM|u_cpudff3|p3a~5_combout ),
	.datad(\u_CPU_SM|u_cpudff1|p1a~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3a~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3a~6 .lut_mask = 16'hFEEE;
defparam \u_CPU_SM|u_cpudff3|p3a~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E35 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E35~combout  = (\u_CPU_SM|STATE [1]) # ((\u_CPU_SM|STATE [2]) # ((\u_CPU_SM|STATE [4]) # (\u_CPU_SM|STATE [3])))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E35~combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E35 .lut_mask = 16'hFFFE;
defparam \u_CPU_SM|u_CPU_SM_inputs|E35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
cycloneii_lcell_comb LEFTOVERS(
// Equation(s):
// \LEFTOVERS~combout  = (\u_registers|FLUSHFIFO~regout  & (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & ((\int_fifo|u_byte_ptr|BO0~regout ) # (\int_fifo|u_byte_ptr|BO1~regout ))))

	.dataa(\u_registers|FLUSHFIFO~regout ),
	.datab(\int_fifo|u_byte_ptr|BO0~regout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\LEFTOVERS~combout ),
	.cout());
// synopsys translate_off
defparam LEFTOVERS.lut_mask = 16'h0A08;
defparam LEFTOVERS.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|cpudff2_d~1 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|cpudff2_d~1_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E35~combout  & (((\u_CPU_SM|STATE [4]) # (\LEFTOVERS~combout )) # (!\u_CPU_SM|u_CPU_SM_inputs|E27~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E27~0_combout ),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E35~combout ),
	.datad(\LEFTOVERS~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|cpudff2_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~1 .lut_mask = 16'hF0D0;
defparam \u_CPU_SM|u_cpudff2|cpudff2_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3a~3 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3a~3_combout  = ((\LEFTOVERS~combout  & (\u_CPU_SM|u_CPU_SM_inputs|E8~3_combout  & !\u_SCSI_SM|u_scsi_sm_inputs|E[4]~6_combout ))) # (!\u_CPU_SM|u_cpudff2|cpudff2_d~1_combout )

	.dataa(\LEFTOVERS~combout ),
	.datab(\u_CPU_SM|u_cpudff2|cpudff2_d~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E8~3_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E[4]~6_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3a~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3a~3 .lut_mask = 16'h33B3;
defparam \u_CPU_SM|u_cpudff3|p3a~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3a~8 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3a~8_combout  = (\u_CPU_SM|u_cpudff3|p3a~9_combout ) # (((\u_CPU_SM|u_cpudff3|p3a~6_combout ) # (\u_CPU_SM|u_cpudff3|p3a~3_combout )) # (!\u_CPU_SM|u_cpudff3|p3a~7_combout ))

	.dataa(\u_CPU_SM|u_cpudff3|p3a~9_combout ),
	.datab(\u_CPU_SM|u_cpudff3|p3a~7_combout ),
	.datac(\u_CPU_SM|u_cpudff3|p3a~6_combout ),
	.datad(\u_CPU_SM|u_cpudff3|p3a~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3a~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3a~8 .lut_mask = 16'hFFFB;
defparam \u_CPU_SM|u_cpudff3|p3a~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|cpudff3_d~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|cpudff3_d~2_combout  = (((\u_CPU_SM|u_cpudff3|p3b~2_combout  & !\_STERM~combout )) # (!\u_CPU_SM|u_cpudff3|p3a~8_combout )) # (!\u_CPU_SM|u_cpudff3|cpudff3_d~1_combout )

	.dataa(\u_CPU_SM|u_cpudff3|cpudff3_d~1_combout ),
	.datab(\u_CPU_SM|u_cpudff3|p3b~2_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_cpudff3|p3a~8_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|cpudff3_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~2 .lut_mask = 16'h5DFF;
defparam \u_CPU_SM|u_cpudff3|cpudff3_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y11_N13
cycloneii_lcell_ff \u_CPU_SM|STATE[2] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_CPU_SM|u_cpudff3|cpudff3_d~2_combout ),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STATE [2]));

// Location: LCCOMB_X25_Y12_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E30_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout  = (!\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [2] & (\u_CPU_SM|STATE [3] & !\u_CPU_SM|STATE [0])))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E30_d~0 .lut_mask = 16'h0040;
defparam \u_CPU_SM|u_CPU_SM_inputs|E30_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~4 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~4_combout  = ((\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout  & !\u_CPU_SM|STATE [4])) # (!\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout )

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~4 .lut_mask = 16'h0FCF;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneii_lcell_comb \u_CPU_SM|u_cpudff4|cpudff4_d~9 (
// Equation(s):
// \u_CPU_SM|u_cpudff4|cpudff4_d~9_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E57_s~0_combout  & (!\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout  & !\u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1_combout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E57_s~0_combout ),
	.datac(\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff4|cpudff4_d~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~9 .lut_mask = 16'h0003;
defparam \u_CPU_SM|u_cpudff4|cpudff4_d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~5 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~5_combout  = (\_STERM~combout  & ((\u_CPU_SM|u_cpudff1|cpudff1_d~3_combout ) # ((\u_CPU_SM|u_cpudff1|cpudff1_d~4_combout ) # (!\u_CPU_SM|u_cpudff4|cpudff4_d~9_combout ))))

	.dataa(\u_CPU_SM|u_cpudff1|cpudff1_d~3_combout ),
	.datab(\u_CPU_SM|u_cpudff1|cpudff1_d~4_combout ),
	.datac(\_STERM~combout ),
	.datad(\u_CPU_SM|u_cpudff4|cpudff4_d~9_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~5 .lut_mask = 16'hE0F0;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~8 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~8_combout  = (!\u_CPU_SM|STATE [0] & ((\u_CPU_SM|STATE [1]) # ((\u_CPU_SM|STATE [2] & \int_fifo|u_full_empty_ctr|FIFOFULL~regout ))))

	.dataa(\u_CPU_SM|STATE [0]),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~8 .lut_mask = 16'h5444;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~9 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~9_combout  = (\u_CPU_SM|u_cpudff1|cpudff1_d~7_combout ) # (((\u_CPU_SM|u_cpudff1|cpudff1_d~8_combout  & \u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout ))

	.dataa(\u_CPU_SM|u_cpudff1|cpudff1_d~7_combout ),
	.datab(\u_CPU_SM|u_cpudff1|cpudff1_d~8_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~9 .lut_mask = 16'hEFAF;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~11 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~11_combout  = ((\u_CPU_SM|u_cpudff1|cpudff1_d~5_combout ) # ((\u_CPU_SM|u_cpudff1|cpudff1_d~9_combout ) # (!\u_CPU_SM|u_cpudff4|cpudff4_d~8_combout ))) # (!\u_CPU_SM|u_cpudff1|cpudff1_d~10_combout )

	.dataa(\u_CPU_SM|u_cpudff1|cpudff1_d~10_combout ),
	.datab(\u_CPU_SM|u_cpudff1|cpudff1_d~5_combout ),
	.datac(\u_CPU_SM|u_cpudff1|cpudff1_d~9_combout ),
	.datad(\u_CPU_SM|u_cpudff4|cpudff4_d~8_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~11 .lut_mask = 16'hFDFF;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y11_N3
cycloneii_lcell_ff \u_CPU_SM|STATE[0] (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_cpudff1|cpudff1_d~11_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|STATE [0]));

// Location: LCCOMB_X24_Y12_N12
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3b~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3b~0_combout  = (!\u_CPU_SM|STATE [0] & \u_CPU_SM|STATE [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3b~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3b~0 .lut_mask = 16'h0F00;
defparam \u_CPU_SM|u_cpudff3|p3b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F~0_combout  = (!\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout  & \u_CPU_SM|STATE [4]))))

	.dataa(\_STERM~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout ),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F~0 .lut_mask = 16'h5444;
defparam \u_CPU_SM|u_CPU_SM_outputs|F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F~3_combout  = (\u_CPU_SM|u_CPU_SM_outputs|F~0_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|F~2_combout  & (\u_CPU_SM|u_cpudff3|p3b~0_combout  & \u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|F~2_combout ),
	.datab(\u_CPU_SM|u_cpudff3|p3b~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|F~0_combout ),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F~3 .lut_mask = 16'hF8F0;
defparam \u_CPU_SM|u_CPU_SM_outputs|F~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N26
cycloneii_lcell_comb \u_SCSI_SM|RIFIFO_o~feeder (
// Equation(s):
// \u_SCSI_SM|RIFIFO_o~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_SCSI_SM|RIFIFO_o~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RIFIFO_o~feeder .lut_mask = 16'hFFFF;
defparam \u_SCSI_SM|RIFIFO_o~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
cycloneii_lcell_comb \u_SCSI_SM|RIRST_~0 (
// Equation(s):
// \u_SCSI_SM|RIRST_~0_combout  = (\u_CPU_SM|INCFIFO~regout ) # (!\_RST~combout )

	.dataa(vcc),
	.datab(\u_CPU_SM|INCFIFO~regout ),
	.datac(vcc),
	.datad(\_RST~combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|RIRST_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|RIRST_~0 .lut_mask = 16'hCCFF;
defparam \u_SCSI_SM|RIRST_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y6_N27
cycloneii_lcell_ff \u_SCSI_SM|RIFIFO_o (
	.clk(\u_SCSI_SM|RIFIFO_d~regout ),
	.datain(\u_SCSI_SM|RIFIFO_o~feeder_combout ),
	.sdata(gnd),
	.aclr(\u_SCSI_SM|RIRST_~0_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RIFIFO_o~regout ));

// Location: LCCOMB_X27_Y6_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2_combout  = ((!\u_CPU_SM|u_CPU_SM_outputs|F~3_combout  & !\u_SCSI_SM|RIFIFO_o~regout )) # (!\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout )

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|F~3_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~1_combout ),
	.datad(\u_SCSI_SM|RIFIFO_o~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2 .lut_mask = 16'h0F3F;
defparam \u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y6_N31
cycloneii_lcell_ff \u_CPU_SM|INCFIFO (
	.clk(\SCLK~combout ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|INCFIFO_d~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|INCFIFO~regout ));

// Location: LCCOMB_X26_Y6_N12
cycloneii_lcell_comb \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 (
// Equation(s):
// \int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout  = (\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout  & ((\int_fifo|u_full_empty_ctr|COUNT [2] & ((\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ))) # (!\int_fifo|u_full_empty_ctr|COUNT [2] & 
// (\u_CPU_SM|INCFIFO~regout )))) # (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout  & ((\u_CPU_SM|INCFIFO~regout ) # ((\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ))))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOEMPTY~0_combout ),
	.datab(\u_CPU_SM|INCFIFO~regout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\int_fifo|u_full_empty_ctr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 .lut_mask = 16'hF4DC;
defparam \int_fifo|u_full_empty_ctr|FIFOEMPTY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y6_N13
cycloneii_lcell_ff \int_fifo|u_full_empty_ctr|FIFOEMPTY (
	.clk(\int_fifo|u_full_empty_ctr|clk~combout ),
	.datain(\int_fifo|u_full_empty_ctr|FIFOEMPTY~1_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ));

// Location: LCCOMB_X25_Y8_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E26~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E26~0_combout  = (\u_registers|FLUSHFIFO~regout  & (!\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout  & (\int_fifo|u_byte_ptr|BO0~regout  $ (\int_fifo|u_byte_ptr|BO1~regout ))))

	.dataa(\u_registers|FLUSHFIFO~regout ),
	.datab(\int_fifo|u_byte_ptr|BO0~regout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.datad(\int_fifo|u_byte_ptr|BO1~regout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E26~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E26~0 .lut_mask = 16'h0208;
defparam \u_CPU_SM|u_CPU_SM_inputs|E26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6_combout  = (\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5_combout ) # (((\u_CPU_SM|u_CPU_SM_inputs|E26~0_combout  & \u_CPU_SM|u_CPU_SM_inputs|E8~3_combout )) # (!\u_CPU_SM|u_cpudff4|cpudff4_d~7_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~5_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E26~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E8~3_combout ),
	.datad(\u_CPU_SM|u_cpudff4|cpudff4_d~7_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6 .lut_mask = 16'hEAFF;
defparam \u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y9_N9
cycloneii_lcell_ff \u_CPU_SM|BREQ (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|nBREQ_d~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BREQ~regout ));

// Location: LCCOMB_X26_Y9_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E53~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E53~4_combout  = (\u_CPU_SM|STATE [4] & (\u_CPU_SM|u_cpudff3|p3c~0_combout  & (\u_CPU_SM|STATE [1] & !\u_CPU_SM|STATE [2])))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\u_CPU_SM|u_cpudff3|p3c~0_combout ),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E53~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E53~4 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_inputs|E53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneii_lcell_comb \u_CPU_SM|u_cpudff1|cpudff1_d~10 (
// Equation(s):
// \u_CPU_SM|u_cpudff1|cpudff1_d~10_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E26~1_combout  & (!\u_CPU_SM|u_cpudff1|cpudff1_d~1_combout  & !\u_CPU_SM|u_CPU_SM_inputs|E53~4_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E26~1_combout ),
	.datab(vcc),
	.datac(\u_CPU_SM|u_cpudff1|cpudff1_d~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E53~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff1|cpudff1_d~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~10 .lut_mask = 16'h000A;
defparam \u_CPU_SM|u_cpudff1|cpudff1_d~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~2_combout  = (\u_CPU_SM|STATE [3]) # ((\u_CPU_SM|STATE [1] & ((\u_CPU_SM|STATE [0]) # (!\u_CPU_SM|STATE [4]))) # (!\u_CPU_SM|STATE [1] & ((!\u_CPU_SM|STATE [0]))))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~2 .lut_mask = 16'hFAF7;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~3_combout  = (\u_CPU_SM|u_cpudff1|cpudff1_d~10_combout  & (\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~2_combout  & !\u_CPU_SM|u_CPU_SM_inputs|E58~0_combout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|u_cpudff1|cpudff1_d~10_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~2_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E58~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~3 .lut_mask = 16'h00C0;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E51_s_E54_sd~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E51_s_E54_sd~0_combout  = (!\u_CPU_SM|STATE [2] & (!\u_CPU_SM|STATE [1] & (!\u_CPU_SM|STATE [3] & \u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E51_s_E54_sd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E51_s_E54_sd~0 .lut_mask = 16'h0100;
defparam \u_CPU_SM|u_CPU_SM_inputs|E51_s_E54_sd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~1_combout ) # ((\u_CPU_SM|u_cpudff3|p3b~1_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E51_s_E54_sd~0_combout ) # (\u_CPU_SM|u_CPU_SM_inputs|E29_sd~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~1_combout ),
	.datab(\u_CPU_SM|u_cpudff3|p3b~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E51_s_E54_sd~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E29_sd~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3 .lut_mask = 16'hFFFE;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1_combout  = (\u_CPU_SM|STATE [2] & (\u_CPU_SM|STATE [4] $ (((\u_CPU_SM|STATE [3] & !\u_CPU_SM|STATE [0]))))) # (!\u_CPU_SM|STATE [2] & (\u_CPU_SM|STATE [4] & (\u_CPU_SM|STATE [3] & \u_CPU_SM|STATE [0])))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1 .lut_mask = 16'hC828;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2_combout  = (\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1_combout  & ((!\u_CPU_SM|STATE [4]))) # (!\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1_combout  & 
// (!\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0_combout  & \u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~1_combout ),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|u_cpudff1|cpudff1_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2 .lut_mask = 16'hFF1C;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1_combout ) # ((\_STERM~combout  & ((\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2_combout ))) # (!\_STERM~combout  & (\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E46_s_E59_s~1_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4 .lut_mask = 16'hFEBA;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5_combout  = (\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~3_combout  & ((\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~4_combout ) # (!\u_CPU_SM|u_cpudff4|p4a~0_combout ))))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~4_combout ),
	.datab(\u_CPU_SM|u_cpudff4|p4a~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~3_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5 .lut_mask = 16'hFFB0;
defparam \u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N19
cycloneii_lcell_ff \u_CPU_SM|SIZE1 (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_d~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|SIZE1~regout ));

// Location: LCCOMB_X26_Y11_N14
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0_combout  = (!\u_CPU_SM|u_cpudff4|cpudff4_d~11_combout  & (!\u_CPU_SM|u_cpudff2|cpudff2_d~10_combout  & !\u_CPU_SM|u_cpudff3|cpudff3_d~2_combout ))

	.dataa(\u_CPU_SM|u_cpudff4|cpudff4_d~11_combout ),
	.datab(\u_CPU_SM|u_cpudff2|cpudff2_d~10_combout ),
	.datac(\u_CPU_SM|u_cpudff3|cpudff3_d~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0 .lut_mask = 16'h0101;
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~3_combout  = (\u_CPU_SM|u_cpudff1|cpudff1_d~11_combout ) # ((!\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2_combout  & !\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~2_combout ),
	.datab(vcc),
	.datac(\u_CPU_SM|u_cpudff1|cpudff1_d~11_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~3 .lut_mask = 16'hF0F5;
defparam \u_CPU_SM|u_CPU_SM_outputs|BGACK_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y11_N21
cycloneii_lcell_ff \u_CPU_SM|BGACK (
	.clk(\SCLK~combout ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|BGACK_d~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BGACK~regout ));

// Location: LCCOMB_X26_Y9_N8
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PAS_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E26~1_combout  & (!\u_CPU_SM|u_CPU_SM_inputs|E34~4_combout  & (\u_CPU_SM|u_cpudff3|p3a~7_combout  & !\u_CPU_SM|u_CPU_SM_inputs|E58~0_combout )))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E26~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E34~4_combout ),
	.datac(\u_CPU_SM|u_cpudff3|p3a~7_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E58~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~0 .lut_mask = 16'h0020;
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|p2c~2 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|p2c~2_combout  = (!\u_CPU_SM|STATE [0] & ((\u_CPU_SM|STATE [1]) # ((\u_CPU_SM|STATE [3] & \u_CPU_SM|STATE [2]))))

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|STATE [2]),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|p2c~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|p2c~2 .lut_mask = 16'h00F8;
defparam \u_CPU_SM|u_cpudff2|p2c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PAS_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PAS_d~1_combout  = (\_STERM~combout  & ((\u_CPU_SM|u_cpudff1|cpudff1_d~3_combout ) # ((!\u_CPU_SM|STATE [4] & \u_CPU_SM|u_cpudff2|p2c~2_combout ))))

	.dataa(\u_CPU_SM|u_cpudff1|cpudff1_d~3_combout ),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|u_cpudff2|p2c~2_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~1 .lut_mask = 16'h8C88;
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PAS_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PAS_d~2_combout  = ((\u_CPU_SM|u_cpudff1|cpudff1_d~1_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|PAS_d~1_combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~2_combout ))) # (!\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout ),
	.datab(\u_CPU_SM|u_cpudff1|cpudff1_d~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|SIZE1_Y~2_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~2 .lut_mask = 16'hFFDF;
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PAS_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PAS_d~3_combout  = ((\u_CPU_SM|u_CPU_SM_outputs|PAS_d~2_combout ) # (\u_CPU_SM|u_CPU_SM_inputs|E53~4_combout )) # (!\u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout )

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~2_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E53~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~3 .lut_mask = 16'hFFF3;
defparam \u_CPU_SM|u_CPU_SM_outputs|PAS_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y7_N27
cycloneii_lcell_ff \u_CPU_SM|PAS (
	.clk(\SCLK~combout ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|PAS~regout ));

// Location: LCCOMB_X27_Y10_N30
cycloneii_lcell_comb \AS_O_~feeder (
// Equation(s):
// \AS_O_~feeder_combout  = \u_CPU_SM|PAS~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|PAS~regout ),
	.cin(gnd),
	.combout(\AS_O_~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AS_O_~feeder .lut_mask = 16'hFF00;
defparam \AS_O_~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y10_N31
cycloneii_lcell_ff AS_O_(
	.clk(!\SCLK~combout ),
	.datain(\AS_O_~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\AS_O_~regout ));

// Location: LCFF_X27_Y7_N7
cycloneii_lcell_ff \u_CPU_SM|PDS (
	.clk(\SCLK~combout ),
	.datain(gnd),
	.sdata(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|PDS~regout ));

// Location: LCCOMB_X8_Y10_N0
cycloneii_lcell_comb \DS_O_~feeder (
// Equation(s):
// \DS_O_~feeder_combout  = \u_CPU_SM|PDS~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_CPU_SM|PDS~regout ),
	.cin(gnd),
	.combout(\DS_O_~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DS_O_~feeder .lut_mask = 16'hFF00;
defparam \DS_O_~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y10_N1
cycloneii_lcell_ff DS_O_(
	.clk(!\SCLK~clkctrl_outclk ),
	.datain(\DS_O_~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DS_O_~regout ));

// Location: LCCOMB_X22_Y11_N6
cycloneii_lcell_comb \u_SCSI_SM|nLS2CPU~feeder (
// Equation(s):
// \u_SCSI_SM|nLS2CPU~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_SCSI_SM|nLS2CPU~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|nLS2CPU~feeder .lut_mask = 16'hFFFF;
defparam \u_SCSI_SM|nLS2CPU~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N7
cycloneii_lcell_ff \u_SCSI_SM|nLS2CPU (
	.clk(\u_SCSI_SM|u_scsi_sm_outputs|SET_DSACK~combout ),
	.datain(\u_SCSI_SM|nLS2CPU~feeder_combout ),
	.sdata(gnd),
	.aclr(\_AS~0 ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|nLS2CPU~regout ));

// Location: LCCOMB_X26_Y10_N30
cycloneii_lcell_comb \u_registers|u_registers_term|REG_DSK_~feeder (
// Equation(s):
// \u_registers|u_registers_term|REG_DSK_~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|REG_DSK_~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|REG_DSK_~feeder .lut_mask = 16'hFFFF;
defparam \u_registers|u_registers_term|REG_DSK_~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneii_lcell_comb \u_registers|u_registers_term|CYCLE_END~2 (
// Equation(s):
// \u_registers|u_registers_term|CYCLE_END~2_combout  = (\_AS~0 ) # ((\u_registers|u_addr_decoder|h_0C~combout ) # ((\ADDR~combout [6] & !\_CS~combout )))

	.dataa(\_AS~0 ),
	.datab(\ADDR~combout [6]),
	.datac(\u_registers|u_addr_decoder|h_0C~combout ),
	.datad(\_CS~combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_term|CYCLE_END~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_term|CYCLE_END~2 .lut_mask = 16'hFAFE;
defparam \u_registers|u_registers_term|CYCLE_END~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y10_N31
cycloneii_lcell_ff \u_registers|u_registers_term|REG_DSK_ (
	.clk(\rtl~0_combout ),
	.datain(\u_registers|u_registers_term|REG_DSK_~feeder_combout ),
	.sdata(gnd),
	.aclr(\u_registers|u_registers_term|CYCLE_END~2_combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_term|REG_DSK_~regout ));

// Location: LCCOMB_X26_Y10_N4
cycloneii_lcell_comb \_DSACK~4 (
// Equation(s):
// \_DSACK~4_combout  = (!\u_SCSI_SM|nLS2CPU~regout  & !\u_registers|u_registers_term|REG_DSK_~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|nLS2CPU~regout ),
	.datad(\u_registers|u_registers_term|REG_DSK_~regout ),
	.cin(gnd),
	.combout(\_DSACK~4_combout ),
	.cout());
// synopsys translate_off
defparam \_DSACK~4 .lut_mask = 16'h000F;
defparam \_DSACK~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneii_lcell_comb \u_CPU_SM|u_cpudff3|p3a~4 (
// Equation(s):
// \u_CPU_SM|u_cpudff3|p3a~4_combout  = (\u_CPU_SM|u_cpudff4|p4a~0_combout  & (!\u_CPU_SM|u_cpudff1|p1c~0_combout  & (!\DSK1_IN_~0_combout  & \u_CPU_SM|u_cpudff3|p3b~0_combout )))

	.dataa(\u_CPU_SM|u_cpudff4|p4a~0_combout ),
	.datab(\u_CPU_SM|u_cpudff1|p1c~0_combout ),
	.datac(\DSK1_IN_~0_combout ),
	.datad(\u_CPU_SM|u_cpudff3|p3b~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff3|p3a~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff3|p3a~4 .lut_mask = 16'h0200;
defparam \u_CPU_SM|u_cpudff3|p3a~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1_combout  = (\u_CPU_SM|u_CPU_SM_inputs|E26~1_combout  & (\u_CPU_SM|u_cpudff3|p3a~7_combout  & !\u_CPU_SM|u_CPU_SM_inputs|E34~4_combout ))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E26~1_combout ),
	.datab(\u_CPU_SM|u_cpudff3|p3a~7_combout ),
	.datac(vcc),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E34~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1 .lut_mask = 16'h0088;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~5 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~5_combout  = ((\u_CPU_SM|u_cpudff3|p3a~4_combout ) # ((!\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1_combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout ))) # (!\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~4_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~4_combout ),
	.datab(\u_CPU_SM|u_cpudff3|p3a~4_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~1_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~5 .lut_mask = 16'hDFFF;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y9_N21
cycloneii_lcell_ff \u_CPU_SM|F2CPUL (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|F2CPUL_d~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|F2CPUL~regout ));

// Location: LCCOMB_X21_Y10_N20
cycloneii_lcell_comb \u_registers|u_addr_decoder|ISTR_RD_ (
// Equation(s):
// \u_registers|u_addr_decoder|ISTR_RD_~combout  = LCELL((\u_registers|u_addr_decoder|ISTR_RD_~0_combout  & (\ADDR~combout [4] & (\u_registers|u_addr_decoder|ST_DMA~0_combout  & \R_W~0 ))))

	.dataa(\u_registers|u_addr_decoder|ISTR_RD_~0_combout ),
	.datab(\ADDR~combout [4]),
	.datac(\u_registers|u_addr_decoder|ST_DMA~0_combout ),
	.datad(\R_W~0 ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ISTR_RD_~combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ISTR_RD_ .lut_mask = 16'h8000;
defparam \u_registers|u_addr_decoder|ISTR_RD_ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneii_lcell_comb \u_registers|u_addr_decoder|CONTR_RD_~0 (
// Equation(s):
// \u_registers|u_addr_decoder|CONTR_RD_~0_combout  = (!\ADDR~combout [4] & (!\ADDR~combout [2] & (\u_registers|u_addr_decoder|ST_DMA~0_combout  & \ADDR~combout [3])))

	.dataa(\ADDR~combout [4]),
	.datab(\ADDR~combout [2]),
	.datac(\u_registers|u_addr_decoder|ST_DMA~0_combout ),
	.datad(\ADDR~combout [3]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|CONTR_RD_~0 .lut_mask = 16'h1000;
defparam \u_registers|u_addr_decoder|CONTR_RD_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[5]~33 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[5]~33_combout  = (!\u_CPU_SM|F2CPUL~regout  & (\u_registers|u_addr_decoder|ISTR_RD_~combout  & ((!\u_registers|u_addr_decoder|CONTR_RD_~0_combout ) # (!\R_W~0 ))))

	.dataa(\R_W~0 ),
	.datab(\u_CPU_SM|F2CPUL~regout ),
	.datac(\u_registers|u_addr_decoder|ISTR_RD_~combout ),
	.datad(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[5]~33 .lut_mask = 16'h1030;
defparam \u_datapath|u_datapath_output|DATA[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~15 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~15_combout  = (\u_SCSI_SM|STATE [3] & (\R_W~0 )) # (!\u_SCSI_SM|STATE [3] & ((\u_SCSI_SM|STATE [1])))

	.dataa(\u_SCSI_SM|STATE [3]),
	.datab(vcc),
	.datac(\R_W~0 ),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~15 .lut_mask = 16'hF5A0;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~24 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~24_combout  = (\u_SCSI_SM|STATE [0] & (((\u_SCSI_SM|STATE [1])))) # (!\u_SCSI_SM|STATE [0] & (!\u_SCSI_SM|STATE [2] & (\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~15_combout )))

	.dataa(\u_SCSI_SM|STATE [2]),
	.datab(\u_SCSI_SM|STATE [0]),
	.datac(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~15_combout ),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~24 .lut_mask = 16'hDC10;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E1~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E1~0_combout  = (!\u_SCSI_SM|CCPUREQ~regout  & (!\u_SCSI_SM|STATE [1] & (!\u_SCSI_SM|STATE [3] & \u_registers|u_registers_cntr|CNTR_O [1])))

	.dataa(\u_SCSI_SM|CCPUREQ~regout ),
	.datab(\u_SCSI_SM|STATE [1]),
	.datac(\u_SCSI_SM|STATE [3]),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E1~0 .lut_mask = 16'h0100;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N14
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~3 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~3_combout  = (\u_SCSI_SM|STATE [2] & (((!\u_SCSI_SM|STATE [3])))) # (!\u_SCSI_SM|STATE [2] & (!\u_SCSI_SM|STATE [1] & (!\R_W~0  & \u_SCSI_SM|STATE [3])))

	.dataa(\u_SCSI_SM|STATE [1]),
	.datab(\R_W~0 ),
	.datac(\u_SCSI_SM|STATE [2]),
	.datad(\u_SCSI_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~3 .lut_mask = 16'h01F0;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~4 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~4_combout  = (\u_SCSI_SM|STATE [0]) # ((\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~3_combout ) # ((\u_SCSI_SM|u_scsi_sm_inputs|E1~0_combout  & \u_SCSI_SM|u_scsi_sm_inputs|E1~4_combout )))

	.dataa(\u_SCSI_SM|STATE [0]),
	.datab(\u_SCSI_SM|u_scsi_sm_inputs|E1~0_combout ),
	.datac(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~3_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E1~4_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~4 .lut_mask = 16'hFEFA;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N8
cycloneii_lcell_comb \u_SCSI_SM|CDSACK_~0 (
// Equation(s):
// \u_SCSI_SM|CDSACK_~0_combout  = !\u_SCSI_SM|nLS2CPU~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|nLS2CPU~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_SCSI_SM|CDSACK_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|CDSACK_~0 .lut_mask = 16'h0F0F;
defparam \u_SCSI_SM|CDSACK_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y7_N9
cycloneii_lcell_ff \u_SCSI_SM|CDSACK_ (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_SCSI_SM|CDSACK_~0_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CDSACK_~regout ));

// Location: LCCOMB_X27_Y11_N22
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~6 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~6_combout  = (\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~5_combout  & (((\u_SCSI_SM|CDSACK_~regout ) # (!\u_SCSI_SM|STATE [0])) # (!\u_SCSI_SM|STATE [3])))

	.dataa(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~5_combout ),
	.datab(\u_SCSI_SM|STATE [3]),
	.datac(\u_SCSI_SM|CDSACK_~regout ),
	.datad(\u_SCSI_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~6 .lut_mask = 16'hA2AA;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~7 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~7_combout  = (\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~2_combout ) # (((\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~4_combout  & !\u_SCSI_SM|STATE [4])) # (!\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~6_combout 
// ))

	.dataa(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~2_combout ),
	.datab(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~4_combout ),
	.datac(\u_SCSI_SM|STATE [4]),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~6_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~7 .lut_mask = 16'hAEFF;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y11_N11
cycloneii_lcell_ff \u_SCSI_SM|STATE[4] (
	.clk(\SCLK~combout ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~7_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|STATE [4]));

// Location: LCCOMB_X26_Y10_N0
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~13 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~13_combout  = (\u_SCSI_SM|STATE [1] & (\u_SCSI_SM|STATE [3] & ((\u_SCSI_SM|STATE [4]) # (!\u_SCSI_SM|CDSACK_~regout ))))

	.dataa(\u_SCSI_SM|STATE [1]),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|STATE [3]),
	.datad(\u_SCSI_SM|CDSACK_~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~13 .lut_mask = 16'h80A0;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E22~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E22~0_combout  = (\u_SCSI_SM|STATE [2] & (!\u_SCSI_SM|STATE [3] & \u_SCSI_SM|STATE [1]))

	.dataa(vcc),
	.datab(\u_SCSI_SM|STATE [2]),
	.datac(\u_SCSI_SM|STATE [3]),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E22~0 .lut_mask = 16'h0C00;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~14 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~14_combout  = (\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~13_combout ) # ((\u_SCSI_SM|u_scsi_sm_inputs|E22~0_combout ) # ((\u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout  & \u_SCSI_SM|STATE [4])))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout ),
	.datab(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~13_combout ),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E22~0_combout ),
	.datad(\u_SCSI_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~14 .lut_mask = 16'hFEFC;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E[27]~12 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E[27]~12_combout  = (!\u_SCSI_SM|STATE [4] & (\u_SCSI_SM|STATE [3] & (!\u_SCSI_SM|STATE [2] & \u_SCSI_SM|STATE [1])))

	.dataa(\u_SCSI_SM|STATE [4]),
	.datab(\u_SCSI_SM|STATE [3]),
	.datac(\u_SCSI_SM|STATE [2]),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E[27]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[27]~12 .lut_mask = 16'h0400;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[27]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E1~2 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout  = (!\u_SCSI_SM|STATE [3] & !\u_SCSI_SM|STATE [1])

	.dataa(vcc),
	.datab(\u_SCSI_SM|STATE [3]),
	.datac(vcc),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E1~2 .lut_mask = 16'h0033;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~5 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~5_combout  = (!\u_SCSI_SM|u_scsi_sm_inputs|E[27]~12_combout  & (((!\u_SCSI_SM|STATE [0]) # (!\u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout )) # (!\u_SCSI_SM|STATE [4])))

	.dataa(\u_SCSI_SM|STATE [4]),
	.datab(\u_SCSI_SM|u_scsi_sm_inputs|E[27]~12_combout ),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout ),
	.datad(\u_SCSI_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~5 .lut_mask = 16'h1333;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~16 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~16_combout  = (\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~14_combout ) # (((!\u_SCSI_SM|STATE [4] & \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~24_combout )) # 
// (!\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~5_combout ))

	.dataa(\u_SCSI_SM|STATE [4]),
	.datab(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~24_combout ),
	.datac(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~14_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~5_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~16 .lut_mask = 16'hF4FF;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y11_N19
cycloneii_lcell_ff \u_SCSI_SM|STATE[1] (
	.clk(\SCLK~combout ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[1]~16_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|STATE [1]));

// Location: LCCOMB_X27_Y7_N0
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~21 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~21_combout  = (\u_SCSI_SM|STATE [1] & (\u_SCSI_SM|CDSACK_~regout )) # (!\u_SCSI_SM|STATE [1] & ((\u_SCSI_SM|STATE [0])))

	.dataa(\u_SCSI_SM|CDSACK_~regout ),
	.datab(\u_SCSI_SM|STATE [1]),
	.datac(vcc),
	.datad(\u_SCSI_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~21 .lut_mask = 16'hBB88;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N18
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~22 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~22_combout  = (\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~21_combout  & (((\u_SCSI_SM|STATE [1] & !\u_SCSI_SM|STATE [2])))) # (!\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~21_combout  & ((\u_SCSI_SM|STATE [4] & 
// ((!\u_SCSI_SM|STATE [2]))) # (!\u_SCSI_SM|STATE [4] & (\u_SCSI_SM|STATE [1]))))

	.dataa(\u_SCSI_SM|STATE [4]),
	.datab(\u_SCSI_SM|STATE [1]),
	.datac(\u_SCSI_SM|STATE [2]),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~21_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~22 .lut_mask = 16'h0C4E;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~23 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~23_combout  = (\u_SCSI_SM|u_scsi_sm_outputs|DACK~4_combout ) # ((\u_SCSI_SM|STATE [3] & (\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~22_combout )) # (!\u_SCSI_SM|STATE [3] & ((\u_SCSI_SM|STATE [2]))))

	.dataa(\u_SCSI_SM|u_scsi_sm_outputs|DACK~4_combout ),
	.datab(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~22_combout ),
	.datac(\u_SCSI_SM|STATE [2]),
	.datad(\u_SCSI_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~23 .lut_mask = 16'hEEFA;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y7_N31
cycloneii_lcell_ff \u_SCSI_SM|STATE[2] (
	.clk(\SCLK~combout ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[2]~23_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|STATE [2]));

// Location: LCCOMB_X27_Y7_N10
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E1~3 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout  = (!\u_SCSI_SM|STATE [2] & !\u_SCSI_SM|STATE [0])

	.dataa(vcc),
	.datab(\u_SCSI_SM|STATE [2]),
	.datac(vcc),
	.datad(\u_SCSI_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E1~3 .lut_mask = 16'h0033;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E1~4 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E1~4_combout  = (!\u_SCSI_SM|CDREQ_~regout  & (!\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & (\u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout  & !\u_SCSI_SM|RIFIFO_o~regout )))

	.dataa(\u_SCSI_SM|CDREQ_~regout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout ),
	.datad(\u_SCSI_SM|RIFIFO_o~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E1~4 .lut_mask = 16'h0010;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~9 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~9_combout  = (\u_SCSI_SM|CDSACK_~regout  & (\R_W~0  & ((!\u_SCSI_SM|STATE [2])))) # (!\u_SCSI_SM|CDSACK_~regout  & ((\u_SCSI_SM|STATE [1]) # ((\R_W~0  & !\u_SCSI_SM|STATE [2]))))

	.dataa(\u_SCSI_SM|CDSACK_~regout ),
	.datab(\R_W~0 ),
	.datac(\u_SCSI_SM|STATE [1]),
	.datad(\u_SCSI_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~9 .lut_mask = 16'h50DC;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N12
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~10 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~10_combout  = (\u_SCSI_SM|STATE [3] & ((\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~9_combout ) # (\u_SCSI_SM|STATE [0])))

	.dataa(vcc),
	.datab(\u_SCSI_SM|STATE [3]),
	.datac(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~9_combout ),
	.datad(\u_SCSI_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~10 .lut_mask = 16'hCCC0;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N4
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~11 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~11_combout  = (!\u_SCSI_SM|STATE [4] & ((\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~10_combout ) # ((\u_SCSI_SM|u_scsi_sm_inputs|E1~4_combout  & \u_SCSI_SM|u_scsi_sm_inputs|E1~0_combout ))))

	.dataa(\u_SCSI_SM|STATE [4]),
	.datab(\u_SCSI_SM|u_scsi_sm_inputs|E1~4_combout ),
	.datac(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~10_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E1~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~11 .lut_mask = 16'h5450;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|RE~2 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|RE~2_combout  = (\u_SCSI_SM|STATE [1] & (((!\u_SCSI_SM|STATE [0])))) # (!\u_SCSI_SM|STATE [1] & ((\u_SCSI_SM|STATE [3]) # ((!\u_SCSI_SM|STATE [2]))))

	.dataa(\u_SCSI_SM|STATE [3]),
	.datab(\u_SCSI_SM|STATE [0]),
	.datac(\u_SCSI_SM|STATE [2]),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|RE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|RE~2 .lut_mask = 16'h33AF;
defparam \u_SCSI_SM|u_scsi_sm_outputs|RE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~8 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~8_combout  = (\u_SCSI_SM|STATE [4] & ((\u_SCSI_SM|u_scsi_sm_inputs|E0~2_combout ) # ((\u_SCSI_SM|u_scsi_sm_inputs|E22~0_combout ) # (!\u_SCSI_SM|u_scsi_sm_outputs|RE~2_combout ))))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E0~2_combout ),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E22~0_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|RE~2_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~8 .lut_mask = 16'hC8CC;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~12 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~12_combout  = (\u_SCSI_SM|u_scsi_sm_outputs|DACK~7_combout ) # ((\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~11_combout ) # ((\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~8_combout ) # 
// (!\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~6_combout )))

	.dataa(\u_SCSI_SM|u_scsi_sm_outputs|DACK~7_combout ),
	.datab(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~11_combout ),
	.datac(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~8_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[4]~6_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~12 .lut_mask = 16'hFEFF;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y11_N17
cycloneii_lcell_ff \u_SCSI_SM|STATE[3] (
	.clk(\SCLK~combout ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[3]~12_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|STATE [3]));

// Location: LCCOMB_X26_Y10_N24
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~18 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~18_combout  = (\u_SCSI_SM|STATE [4] & (\u_SCSI_SM|STATE [2] & \u_SCSI_SM|STATE [1]))

	.dataa(vcc),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|STATE [2]),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~18 .lut_mask = 16'hC000;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~19 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~19_combout  = (!\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~18_combout  & (((\u_SCSI_SM|STATE [4] & \u_SCSI_SM|CDSACK_~regout )) # (!\u_SCSI_SM|STATE [0])))

	.dataa(\u_SCSI_SM|STATE [4]),
	.datab(\u_SCSI_SM|STATE [0]),
	.datac(\u_SCSI_SM|CDSACK_~regout ),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~18_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~19 .lut_mask = 16'h00B3;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~20 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~20_combout  = (\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~17_combout ) # ((\u_SCSI_SM|u_scsi_sm_inputs|E24~0_combout ) # ((\u_SCSI_SM|STATE [3] & !\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~19_combout )))

	.dataa(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~17_combout ),
	.datab(\u_SCSI_SM|STATE [3]),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E24~0_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~19_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~20 .lut_mask = 16'hFAFE;
defparam \u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y11_N9
cycloneii_lcell_ff \u_SCSI_SM|STATE[0] (
	.clk(\SCLK~combout ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~20_combout ),
	.sdata(gnd),
	.aclr(!\u_SCSI_SM|CRESET_~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|STATE [0]));

// Location: LCCOMB_X27_Y11_N14
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E24~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E24~0_combout  = (\u_SCSI_SM|STATE [0] & \u_SCSI_SM|STATE [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|STATE [0]),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E24~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E24~0 .lut_mask = 16'hF000;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~0_combout  = ((!\u_SCSI_SM|STATE [4] & (!\u_SCSI_SM|STATE [2] & \R_W~0 ))) # (!\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~19_combout )

	.dataa(\u_SCSI_SM|STATE [4]),
	.datab(\u_SCSI_SM|u_scsi_sm_outputs|NEXT_STATE[0]~19_combout ),
	.datac(\u_SCSI_SM|STATE [2]),
	.datad(\R_W~0 ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|S2CPU~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~0 .lut_mask = 16'h3733;
defparam \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~1 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~1_combout  = (\u_SCSI_SM|u_scsi_sm_inputs|E24~0_combout ) # ((\u_SCSI_SM|u_scsi_sm_inputs|E[27]~12_combout ) # ((\u_SCSI_SM|STATE [3] & \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~0_combout )))

	.dataa(\u_SCSI_SM|STATE [3]),
	.datab(\u_SCSI_SM|u_scsi_sm_inputs|E24~0_combout ),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E[27]~12_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|S2CPU~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|S2CPU~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~1 .lut_mask = 16'hFEFC;
defparam \u_SCSI_SM|u_scsi_sm_outputs|S2CPU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y11_N1
cycloneii_lcell_ff \u_SCSI_SM|S2CPU_o (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|S2CPU~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|S2CPU_o~regout ));

// Location: LCCOMB_X22_Y6_N2
cycloneii_lcell_comb \int_fifo|u_next_out_cntr|COUNT[0]~2 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[0]~2_combout  = !\int_fifo|u_next_out_cntr|COUNT [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[0]~2 .lut_mask = 16'h0F0F;
defparam \int_fifo|u_next_out_cntr|COUNT[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N3
cycloneii_lcell_ff \int_fifo|u_next_out_cntr|COUNT[0] (
	.clk(\INCNO~combout ),
	.datain(\int_fifo|u_next_out_cntr|COUNT[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_out_cntr|COUNT [0]));

// Location: LCCOMB_X22_Y6_N8
cycloneii_lcell_comb \int_fifo|u_next_out_cntr|COUNT[1]~0 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[1]~0_combout  = \int_fifo|u_next_out_cntr|COUNT [1] $ (\int_fifo|u_next_out_cntr|COUNT [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[1]~0 .lut_mask = 16'h0FF0;
defparam \int_fifo|u_next_out_cntr|COUNT[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N9
cycloneii_lcell_ff \int_fifo|u_next_out_cntr|COUNT[1] (
	.clk(\INCNO~combout ),
	.datain(\int_fifo|u_next_out_cntr|COUNT[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_out_cntr|COUNT [1]));

// Location: LCCOMB_X22_Y6_N4
cycloneii_lcell_comb \int_fifo|u_next_out_cntr|COUNT[2]~1 (
// Equation(s):
// \int_fifo|u_next_out_cntr|COUNT[2]~1_combout  = \int_fifo|u_next_out_cntr|COUNT [2] $ (((\int_fifo|u_next_out_cntr|COUNT [1] & \int_fifo|u_next_out_cntr|COUNT [0])))

	.dataa(vcc),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|u_next_out_cntr|COUNT[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_out_cntr|COUNT[2]~1 .lut_mask = 16'h3CF0;
defparam \int_fifo|u_next_out_cntr|COUNT[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y6_N5
cycloneii_lcell_ff \int_fifo|u_next_out_cntr|COUNT[2] (
	.clk(\INCNO~combout ),
	.datain(\int_fifo|u_next_out_cntr|COUNT[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_out_cntr|COUNT [2]));

// Location: LCCOMB_X26_Y7_N4
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|S2F~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|S2F~0_combout  = (!\u_SCSI_SM|STATE [1] & (\u_SCSI_SM|STATE [2] & ((!\u_SCSI_SM|STATE [4]) # (!\u_SCSI_SM|STATE [3]))))

	.dataa(\u_SCSI_SM|STATE [3]),
	.datab(\u_SCSI_SM|STATE [1]),
	.datac(\u_SCSI_SM|STATE [4]),
	.datad(\u_SCSI_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|S2F~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|S2F~0 .lut_mask = 16'h1300;
defparam \u_SCSI_SM|u_scsi_sm_outputs|S2F~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E[7]~7 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E[7]~7_combout  = (\u_SCSI_SM|STATE [3] & !\u_SCSI_SM|STATE [1])

	.dataa(vcc),
	.datab(\u_SCSI_SM|STATE [3]),
	.datac(vcc),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[7]~7 .lut_mask = 16'h00CC;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E[7]~14 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout  = (!\u_SCSI_SM|STATE [2] & (\u_SCSI_SM|STATE [4] & (\u_SCSI_SM|u_scsi_sm_inputs|E[7]~7_combout  & !\u_SCSI_SM|STATE [0])))

	.dataa(\u_SCSI_SM|STATE [2]),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E[7]~7_combout ),
	.datad(\u_SCSI_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[7]~14 .lut_mask = 16'h0040;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|S2F~1 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|S2F~1_combout  = (\u_SCSI_SM|u_scsi_sm_outputs|S2F~0_combout ) # ((!\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & \u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout ))

	.dataa(vcc),
	.datab(\u_SCSI_SM|u_scsi_sm_outputs|S2F~0_combout ),
	.datac(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|S2F~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|S2F~1 .lut_mask = 16'hCFCC;
defparam \u_SCSI_SM|u_scsi_sm_outputs|S2F~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N29
cycloneii_lcell_ff \u_SCSI_SM|S2F_o (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|S2F~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|S2F_o~regout ));

// Location: LCFF_X21_Y7_N15
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[0] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[16]~16 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [0]));

// Location: LCCOMB_X26_Y8_N14
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|WE~1 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|WE~1_combout  = (!\R_W~0  & (!\u_SCSI_SM|STATE [4] & (\u_SCSI_SM|u_scsi_sm_inputs|E[7]~7_combout  & \u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout )))

	.dataa(\R_W~0 ),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E[7]~7_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|WE~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|WE~1 .lut_mask = 16'h1000;
defparam \u_SCSI_SM|u_scsi_sm_outputs|WE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E[18]~11 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E[18]~11_combout  = (!\u_SCSI_SM|STATE [2] & (\u_SCSI_SM|STATE [4] & (\u_SCSI_SM|STATE [3] & \u_SCSI_SM|STATE [1])))

	.dataa(\u_SCSI_SM|STATE [2]),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|STATE [3]),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[18]~11 .lut_mask = 16'h4000;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|WE~2 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|WE~2_combout  = (!\u_SCSI_SM|u_scsi_sm_inputs|E[18]~11_combout  & (((!\u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout ) # (!\u_SCSI_SM|STATE [4])) # (!\u_SCSI_SM|STATE [0])))

	.dataa(\u_SCSI_SM|STATE [0]),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E[18]~11_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E1~2_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|WE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|WE~2 .lut_mask = 16'h070F;
defparam \u_SCSI_SM|u_scsi_sm_outputs|WE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|CPU2S (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|CPU2S~combout  = (\u_SCSI_SM|u_scsi_sm_outputs|WE~1_combout ) # (((\u_SCSI_SM|u_scsi_sm_inputs|E22~0_combout  & !\u_SCSI_SM|STATE [4])) # (!\u_SCSI_SM|u_scsi_sm_outputs|WE~2_combout ))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E22~0_combout ),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|u_scsi_sm_outputs|WE~1_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|WE~2_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|CPU2S~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|CPU2S .lut_mask = 16'hF2FF;
defparam \u_SCSI_SM|u_scsi_sm_outputs|CPU2S .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y8_N17
cycloneii_lcell_ff \u_SCSI_SM|CPU2S_o (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|CPU2S~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|CPU2S_o~regout ));

// Location: LCCOMB_X21_Y7_N24
cycloneii_lcell_comb \u_datapath|ID[0]~33 (
// Equation(s):
// \u_datapath|ID[0]~33_combout  = (\u_CPU_SM|DIEL~regout  & (\u_datapath|u_datapath_input|UD_LATCH [0])) # (!\u_CPU_SM|DIEL~regout  & ((\u_SCSI_SM|CPU2S_o~regout  & (\u_datapath|u_datapath_input|UD_LATCH [0])) # (!\u_SCSI_SM|CPU2S_o~regout  & ((\DATA[0]~0 
// )))))

	.dataa(\u_CPU_SM|DIEL~regout ),
	.datab(\u_datapath|u_datapath_input|UD_LATCH [0]),
	.datac(\DATA[0]~0 ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[0]~33 .lut_mask = 16'hCCD8;
defparam \u_datapath|ID[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N0
cycloneii_lcell_comb \u_datapath|ID[0]~64 (
// Equation(s):
// \u_datapath|ID[0]~64_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[0]~0 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|ID[0]~33_combout )))

	.dataa(\PD_PORT[0]~0 ),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(vcc),
	.datad(\u_datapath|ID[0]~33_combout ),
	.cin(gnd),
	.combout(\u_datapath|ID[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[0]~64 .lut_mask = 16'hBB88;
defparam \u_datapath|ID[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneii_lcell_comb \int_fifo|u_next_in_cntr|COUNT[0]~2 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[0]~2_combout  = !\int_fifo|u_next_in_cntr|COUNT [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[0]~2 .lut_mask = 16'h0F0F;
defparam \int_fifo|u_next_in_cntr|COUNT[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y6_N13
cycloneii_lcell_ff \int_fifo|u_next_in_cntr|COUNT[0] (
	.clk(\INCNI~combout ),
	.datain(\int_fifo|u_next_in_cntr|COUNT[0]~2_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_in_cntr|COUNT [0]));

// Location: LCCOMB_X25_Y6_N8
cycloneii_lcell_comb \int_fifo|u_next_in_cntr|COUNT[1]~0 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[1]~0_combout  = \int_fifo|u_next_in_cntr|COUNT [1] $ (\int_fifo|u_next_in_cntr|COUNT [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datad(\int_fifo|u_next_in_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[1]~0 .lut_mask = 16'h0FF0;
defparam \int_fifo|u_next_in_cntr|COUNT[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y6_N9
cycloneii_lcell_ff \int_fifo|u_next_in_cntr|COUNT[1] (
	.clk(\INCNI~combout ),
	.datain(\int_fifo|u_next_in_cntr|COUNT[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_in_cntr|COUNT [1]));

// Location: LCCOMB_X25_Y6_N16
cycloneii_lcell_comb \int_fifo|u_next_in_cntr|COUNT[2]~1 (
// Equation(s):
// \int_fifo|u_next_in_cntr|COUNT[2]~1_combout  = \int_fifo|u_next_in_cntr|COUNT [2] $ (((\int_fifo|u_next_in_cntr|COUNT [0] & \int_fifo|u_next_in_cntr|COUNT [1])))

	.dataa(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datab(\int_fifo|u_next_in_cntr|COUNT [1]),
	.datac(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|u_next_in_cntr|COUNT[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|u_next_in_cntr|COUNT[2]~1 .lut_mask = 16'h7878;
defparam \int_fifo|u_next_in_cntr|COUNT[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y6_N17
cycloneii_lcell_ff \int_fifo|u_next_in_cntr|COUNT[2] (
	.clk(\INCNI~combout ),
	.datain(\int_fifo|u_next_in_cntr|COUNT[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|u_next_in_cntr|COUNT [2]));

// Location: LCCOMB_X22_Y6_N24
cycloneii_lcell_comb \int_fifo|Decoder0~3 (
// Equation(s):
// \int_fifo|Decoder0~3_combout  = (\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_next_in_cntr|COUNT [2] & \int_fifo|u_next_in_cntr|COUNT [1]))

	.dataa(vcc),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Decoder0~3 .lut_mask = 16'hC000;
defparam \int_fifo|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N19
cycloneii_lcell_ff \int_fifo|BUFFER[7][0] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[0]~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][0]~regout ));

// Location: LCCOMB_X22_Y6_N10
cycloneii_lcell_comb \int_fifo|Decoder0~2 (
// Equation(s):
// \int_fifo|Decoder0~2_combout  = (!\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_next_in_cntr|COUNT [2] & !\int_fifo|u_next_in_cntr|COUNT [1]))

	.dataa(vcc),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Decoder0~2 .lut_mask = 16'h0030;
defparam \int_fifo|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N19
cycloneii_lcell_ff \int_fifo|BUFFER[4][0] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[0]~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][0]~regout ));

// Location: LCCOMB_X22_Y6_N16
cycloneii_lcell_comb \int_fifo|Decoder0~1 (
// Equation(s):
// \int_fifo|Decoder0~1_combout  = (\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_next_in_cntr|COUNT [2] & !\int_fifo|u_next_in_cntr|COUNT [1]))

	.dataa(vcc),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Decoder0~1 .lut_mask = 16'h00C0;
defparam \int_fifo|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N29
cycloneii_lcell_ff \int_fifo|BUFFER[5][0] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[0]~64_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][0]~regout ));

// Location: LCCOMB_X20_Y6_N18
cycloneii_lcell_comb \int_fifo|Mux31~0 (
// Equation(s):
// \int_fifo|Mux31~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][0]~regout ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][0]~regout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][0]~regout ),
	.datad(\int_fifo|BUFFER[5][0]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux31~0 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneii_lcell_comb \int_fifo|Mux31~1 (
// Equation(s):
// \int_fifo|Mux31~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux31~0_combout  & ((\int_fifo|BUFFER[7][0]~regout ))) # (!\int_fifo|Mux31~0_combout  & (\int_fifo|BUFFER[6][0]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux31~0_combout ))))

	.dataa(\int_fifo|BUFFER[6][0]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][0]~regout ),
	.datad(\int_fifo|Mux31~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux31~1 .lut_mask = 16'hF388;
defparam \int_fifo|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneii_lcell_comb \int_fifo|Mux31~4 (
// Equation(s):
// \int_fifo|Mux31~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux31~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux31~3_combout ))

	.dataa(\int_fifo|Mux31~3_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(vcc),
	.datad(\int_fifo|Mux31~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux31~4 .lut_mask = 16'hEE22;
defparam \int_fifo|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N17
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[0] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux31~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [0]));

// Location: LCCOMB_X20_Y7_N16
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[0]~32 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~32_combout  = (\u_datapath|u_datapath_output|LD_LATCH [0] & \u_CPU_SM|F2CPUL~regout )

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [0]),
	.datac(vcc),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~32 .lut_mask = 16'hCC00;
defparam \u_datapath|u_datapath_output|DATA[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N29
cycloneii_lcell_ff \u_registers|u_registers_istr|FE (
	.clk(\u_registers|u_addr_decoder|ISTR_RD_~combout ),
	.datain(gnd),
	.sdata(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|FE~regout ));

// Location: LCCOMB_X21_Y10_N0
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[0]~34 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[0]~34_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_datapath|u_datapath_output|DATA[0]~32_combout ) # ((\u_datapath|u_datapath_output|DATA[5]~33_combout  & !\u_registers|u_registers_istr|FE~regout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[5]~33_combout ),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_datapath|u_datapath_output|DATA[0]~32_combout ),
	.datad(\u_registers|u_registers_istr|FE~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[0]~34 .lut_mask = 16'h3032;
defparam \u_datapath|u_datapath_output|DATA[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[15]~35 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[15]~35_combout  = (\u_SCSI_SM|S2CPU_o~regout ) # ((\u_CPU_SM|BGACK~regout  & \u_registers|u_registers_cntr|CNTR_O [1]))

	.dataa(\u_CPU_SM|BGACK~regout ),
	.datab(vcc),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[15]~35 .lut_mask = 16'hFAF0;
defparam \u_datapath|u_datapath_output|DATA[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N31
cycloneii_lcell_ff \u_registers|u_registers_istr|FF (
	.clk(\u_registers|u_addr_decoder|ISTR_RD_~combout ),
	.datain(gnd),
	.sdata(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|FF~regout ));

// Location: LCCOMB_X21_Y10_N16
cycloneii_lcell_comb \u_registers|u_addr_decoder|CONTR_RD_~1 (
// Equation(s):
// \u_registers|u_addr_decoder|CONTR_RD_~1_combout  = (\R_W~0  & \u_registers|u_addr_decoder|CONTR_RD_~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\R_W~0 ),
	.datad(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|CONTR_RD_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|CONTR_RD_~1 .lut_mask = 16'hF000;
defparam \u_registers|u_addr_decoder|CONTR_RD_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[1]~36 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~36_combout  = (\u_registers|u_addr_decoder|CONTR_RD_~1_combout  & (((\u_registers|u_registers_cntr|CNTR_O [1])))) # (!\u_registers|u_addr_decoder|CONTR_RD_~1_combout  & (\u_registers|u_addr_decoder|ISTR_RD_~combout  & 
// ((\u_registers|u_registers_istr|FF~regout ))))

	.dataa(\u_registers|u_addr_decoder|ISTR_RD_~combout ),
	.datab(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datac(\u_registers|u_registers_istr|FF~regout ),
	.datad(\u_registers|u_addr_decoder|CONTR_RD_~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~36 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_output|DATA[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneii_lcell_comb \u_datapath|ID[1]~66 (
// Equation(s):
// \u_datapath|ID[1]~66_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[1]~1 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|ID[1]~36_combout ))

	.dataa(\u_datapath|ID[1]~36_combout ),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(vcc),
	.datad(\PD_PORT[1]~1 ),
	.cin(gnd),
	.combout(\u_datapath|ID[1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[1]~66 .lut_mask = 16'hEE22;
defparam \u_datapath|ID[1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneii_lcell_comb \int_fifo|Decoder0~7 (
// Equation(s):
// \int_fifo|Decoder0~7_combout  = (\int_fifo|u_next_in_cntr|COUNT [0] & (!\int_fifo|u_next_in_cntr|COUNT [2] & \int_fifo|u_next_in_cntr|COUNT [1]))

	.dataa(vcc),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Decoder0~7 .lut_mask = 16'h0C00;
defparam \int_fifo|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N9
cycloneii_lcell_ff \int_fifo|BUFFER[3][1] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[1]~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][1]~regout ));

// Location: LCCOMB_X22_Y6_N22
cycloneii_lcell_comb \int_fifo|Decoder0~4 (
// Equation(s):
// \int_fifo|Decoder0~4_combout  = (\int_fifo|u_next_in_cntr|COUNT [0] & (!\int_fifo|u_next_in_cntr|COUNT [2] & !\int_fifo|u_next_in_cntr|COUNT [1]))

	.dataa(vcc),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Decoder0~4 .lut_mask = 16'h000C;
defparam \int_fifo|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N7
cycloneii_lcell_ff \int_fifo|BUFFER[1][1] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[1]~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][1]~regout ));

// Location: LCCOMB_X22_Y6_N20
cycloneii_lcell_comb \int_fifo|Decoder0~5 (
// Equation(s):
// \int_fifo|Decoder0~5_combout  = (!\int_fifo|u_next_in_cntr|COUNT [0] & (!\int_fifo|u_next_in_cntr|COUNT [2] & \int_fifo|u_next_in_cntr|COUNT [1]))

	.dataa(vcc),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Decoder0~5 .lut_mask = 16'h0300;
defparam \int_fifo|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N29
cycloneii_lcell_ff \int_fifo|BUFFER[2][1] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[1]~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][1]~regout ));

// Location: LCCOMB_X22_Y6_N26
cycloneii_lcell_comb \int_fifo|Decoder0~6 (
// Equation(s):
// \int_fifo|Decoder0~6_combout  = (!\int_fifo|u_next_in_cntr|COUNT [0] & (!\int_fifo|u_next_in_cntr|COUNT [2] & !\int_fifo|u_next_in_cntr|COUNT [1]))

	.dataa(vcc),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Decoder0~6 .lut_mask = 16'h0003;
defparam \int_fifo|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N15
cycloneii_lcell_ff \int_fifo|BUFFER[0][1] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[1]~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][1]~regout ));

// Location: LCCOMB_X18_Y6_N14
cycloneii_lcell_comb \int_fifo|Mux30~2 (
// Equation(s):
// \int_fifo|Mux30~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][1]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][1]~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][1]~regout ),
	.datac(\int_fifo|BUFFER[0][1]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux30~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneii_lcell_comb \int_fifo|Mux30~3 (
// Equation(s):
// \int_fifo|Mux30~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux30~2_combout  & (\int_fifo|BUFFER[3][1]~regout )) # (!\int_fifo|Mux30~2_combout  & ((\int_fifo|BUFFER[1][1]~regout ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux30~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][1]~regout ),
	.datac(\int_fifo|BUFFER[1][1]~regout ),
	.datad(\int_fifo|Mux30~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux30~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneii_lcell_comb \int_fifo|Mux30~4 (
// Equation(s):
// \int_fifo|Mux30~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux30~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux30~3_combout )))

	.dataa(\int_fifo|Mux30~1_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(vcc),
	.datad(\int_fifo|Mux30~3_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux30~4 .lut_mask = 16'hBB88;
defparam \int_fifo|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N13
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[1] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux30~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [1]));

// Location: LCCOMB_X18_Y10_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[1]~37 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[1]~37_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_CPU_SM|F2CPUL~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [1]))) # (!\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|DATA[1]~36_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[1]~36_combout ),
	.datab(\u_CPU_SM|F2CPUL~regout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [1]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[1]~37 .lut_mask = 16'h00E2;
defparam \u_datapath|u_datapath_output|DATA[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N19
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[2] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[18]~18 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [2]));

// Location: LCCOMB_X24_Y12_N0
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E60~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E60~0_combout  = (!\u_CPU_SM|STATE [1] & (!\u_CPU_SM|STATE [4] & (\u_CPU_SM|STATE [0] & \u_CPU_SM|STATE [3])))

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(\u_CPU_SM|STATE [4]),
	.datac(\u_CPU_SM|STATE [0]),
	.datad(\u_CPU_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E60~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E60~0 .lut_mask = 16'h1000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout  = (!\u_CPU_SM|u_CPU_SM_inputs|E60~0_combout  & ((\int_fifo|u_full_empty_ctr|FIFOFULL~regout ) # ((!\u_CPU_SM|u_CPU_SM_inputs|E32~1_combout ) # (!\u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout ))))

	.dataa(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~2_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E32~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E60~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0 .lut_mask = 16'h00BF;
defparam \u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0_combout  = (\u_CPU_SM|STATE [4] & (((!\u_CPU_SM|STATE [3])))) # (!\u_CPU_SM|STATE [4] & (\_STERM~combout  & ((!\u_CPU_SM|STATE [3]) # (!\u_CPU_SM|STATE [2]))))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\_STERM~combout ),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0 .lut_mask = 16'h0F4C;
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~1_combout  = (\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0_combout  & (\u_CPU_SM|STATE [1] & !\u_CPU_SM|STATE [0]))

	.dataa(vcc),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~0_combout ),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~1 .lut_mask = 16'h00C0;
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~2_combout  = (\u_CPU_SM|STATE [2] & (((!\u_CPU_SM|STATE [4] & !\u_CPU_SM|STATE [0])))) # (!\u_CPU_SM|STATE [2] & (!\u_CPU_SM|STATE [1] & (\u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|STATE [1]),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~2 .lut_mask = 16'h101A;
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~3_combout  = (\_STERM~combout  & (\u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~2_combout  & (!DSACK_LATCHED_[0] & !DSACK_LATCHED_[1])))

	.dataa(\_STERM~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~2_combout ),
	.datac(DSACK_LATCHED_[0]),
	.datad(DSACK_LATCHED_[1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~3 .lut_mask = 16'h0008;
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~2_combout  = ((\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~1_combout ) # ((!\u_CPU_SM|STATE [3] & \u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~3_combout ))) # (!\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout )

	.dataa(\u_CPU_SM|STATE [3]),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|PLLW_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|DIEH_Z~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~2 .lut_mask = 16'hF7F3;
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E25_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E25_d~0_combout  = (!\u_CPU_SM|STATE [3] & (((!\_DSACK[1]~1  & !\_DSACK[0]~0 )) # (!\_BERR~combout )))

	.dataa(\_DSACK[1]~1 ),
	.datab(\_BERR~combout ),
	.datac(\u_CPU_SM|STATE [3]),
	.datad(\_DSACK[0]~0 ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E25_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E25_d~0 .lut_mask = 16'h0307;
defparam \u_CPU_SM|u_CPU_SM_inputs|E25_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~3 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~3_combout  = (\u_CPU_SM|u_cpudff1|p1a~3_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout  & (\u_CPU_SM|u_CPU_SM_inputs|E25_d~0_combout  & \u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|u_CPU_SM_inputs|E23_sd~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E25_d~0_combout ),
	.datac(\u_CPU_SM|STATE [4]),
	.datad(\u_CPU_SM|u_cpudff1|p1a~3_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~3 .lut_mask = 16'hFF80;
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~4 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~4_combout  = (\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~2_combout ) # ((\u_CPU_SM|u_cpudff1|p1b~0_combout ) # ((!\DSACK_CPU_SM~0_combout  & \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~3_combout )))

	.dataa(\DSACK_CPU_SM~0_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~2_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~3_combout ),
	.datad(\u_CPU_SM|u_cpudff1|p1b~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~4 .lut_mask = 16'hFFDC;
defparam \u_CPU_SM|u_CPU_SM_outputs|DIEL_d~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y8_N23
cycloneii_lcell_ff \u_CPU_SM|DIEL (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|DIEL_d~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|DIEL~regout ));

// Location: LCCOMB_X20_Y9_N24
cycloneii_lcell_comb \u_datapath|ID[2]~41 (
// Equation(s):
// \u_datapath|ID[2]~41_combout  = (\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_input|UD_LATCH [2])))) # (!\u_SCSI_SM|CPU2S_o~regout  & ((\u_CPU_SM|DIEL~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [2]))) # (!\u_CPU_SM|DIEL~regout  & 
// (\DATA[2]~2 ))))

	.dataa(\DATA[2]~2 ),
	.datab(\u_datapath|u_datapath_input|UD_LATCH [2]),
	.datac(\u_SCSI_SM|CPU2S_o~regout ),
	.datad(\u_CPU_SM|DIEL~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[2]~41 .lut_mask = 16'hCCCA;
defparam \u_datapath|ID[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N8
cycloneii_lcell_comb \u_datapath|ID[2]~68 (
// Equation(s):
// \u_datapath|ID[2]~68_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[2]~2 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|ID[2]~41_combout )))

	.dataa(\PD_PORT[2]~2 ),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(vcc),
	.datad(\u_datapath|ID[2]~41_combout ),
	.cin(gnd),
	.combout(\u_datapath|ID[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[2]~68 .lut_mask = 16'hBB88;
defparam \u_datapath|ID[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneii_lcell_comb \int_fifo|BUFFER[2][2]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][2]~feeder_combout  = \u_datapath|ID[2]~68_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[2]~68_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][2]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N21
cycloneii_lcell_ff \int_fifo|BUFFER[2][2] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[2][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][2]~regout ));

// Location: LCFF_X18_Y6_N27
cycloneii_lcell_ff \int_fifo|BUFFER[0][2] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[2]~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][2]~regout ));

// Location: LCCOMB_X18_Y6_N26
cycloneii_lcell_comb \int_fifo|Mux29~2 (
// Equation(s):
// \int_fifo|Mux29~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][2]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][2]~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][2]~regout ),
	.datac(\int_fifo|BUFFER[0][2]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux29~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N19
cycloneii_lcell_ff \int_fifo|BUFFER[1][2] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[2]~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][2]~regout ));

// Location: LCFF_X19_Y6_N13
cycloneii_lcell_ff \int_fifo|BUFFER[3][2] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[2]~68_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][2]~regout ));

// Location: LCCOMB_X19_Y6_N18
cycloneii_lcell_comb \int_fifo|Mux29~3 (
// Equation(s):
// \int_fifo|Mux29~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux29~2_combout  & ((\int_fifo|BUFFER[3][2]~regout ))) # (!\int_fifo|Mux29~2_combout  & (\int_fifo|BUFFER[1][2]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux29~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux29~2_combout ),
	.datac(\int_fifo|BUFFER[1][2]~regout ),
	.datad(\int_fifo|BUFFER[3][2]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux29~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneii_lcell_comb \int_fifo|Mux29~4 (
// Equation(s):
// \int_fifo|Mux29~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux29~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux29~3_combout )))

	.dataa(\int_fifo|Mux29~1_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(vcc),
	.datad(\int_fifo|Mux29~3_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux29~4 .lut_mask = 16'hBB88;
defparam \int_fifo|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[2]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[2]~feeder_combout  = \int_fifo|Mux29~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux29~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[2]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N21
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[2] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [2]));

// Location: LCCOMB_X21_Y10_N28
cycloneii_lcell_comb \u_registers|u_addr_decoder|h_0C~0 (
// Equation(s):
// \u_registers|u_addr_decoder|h_0C~0_combout  = (\u_registers|u_addr_decoder|ST_DMA~0_combout  & !\ADDR~combout [4])

	.dataa(vcc),
	.datab(\u_registers|u_addr_decoder|ST_DMA~0_combout ),
	.datac(vcc),
	.datad(\ADDR~combout [4]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|h_0C~0 .lut_mask = 16'h00CC;
defparam \u_registers|u_addr_decoder|h_0C~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[2]~38 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[2]~38_combout  = (!\u_registers|u_addr_decoder|ISTR_RD_~combout  & (\R_W~0  & (\ADDR~combout [2] & !\ADDR~combout [3])))

	.dataa(\u_registers|u_addr_decoder|ISTR_RD_~combout ),
	.datab(\R_W~0 ),
	.datac(\ADDR~combout [2]),
	.datad(\ADDR~combout [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[2]~38 .lut_mask = 16'h0040;
defparam \u_datapath|u_datapath_output|DATA[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[2]~39 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[2]~39_combout  = (\u_registers|u_addr_decoder|CONTR_RD_~1_combout  & ((\u_registers|u_registers_cntr|CNTR_O [2]) # ((\u_registers|u_addr_decoder|h_0C~0_combout  & \u_datapath|u_datapath_output|DATA[2]~38_combout )))) # 
// (!\u_registers|u_addr_decoder|CONTR_RD_~1_combout  & (\u_registers|u_addr_decoder|h_0C~0_combout  & ((\u_datapath|u_datapath_output|DATA[2]~38_combout ))))

	.dataa(\u_registers|u_addr_decoder|CONTR_RD_~1_combout ),
	.datab(\u_registers|u_addr_decoder|h_0C~0_combout ),
	.datac(\u_registers|u_registers_cntr|CNTR_O [2]),
	.datad(\u_datapath|u_datapath_output|DATA[2]~38_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[2]~39 .lut_mask = 16'hECA0;
defparam \u_datapath|u_datapath_output|DATA[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[2]~40 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[2]~40_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [2])) # (!\u_CPU_SM|F2CPUL~regout  & ((\u_datapath|u_datapath_output|DATA[2]~39_combout )))))

	.dataa(\u_SCSI_SM|S2CPU_o~regout ),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [2]),
	.datac(\u_datapath|u_datapath_output|DATA[2]~39_combout ),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[2]~40 .lut_mask = 16'h4450;
defparam \u_datapath|u_datapath_output|DATA[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N23
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[3] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[19]~19 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [3]));

// Location: LCCOMB_X21_Y7_N6
cycloneii_lcell_comb \u_datapath|ID[3]~44 (
// Equation(s):
// \u_datapath|ID[3]~44_combout  = (\u_SCSI_SM|CPU2S_o~regout  & (\u_datapath|u_datapath_input|UD_LATCH [3])) # (!\u_SCSI_SM|CPU2S_o~regout  & ((\u_CPU_SM|DIEL~regout  & (\u_datapath|u_datapath_input|UD_LATCH [3])) # (!\u_CPU_SM|DIEL~regout  & ((\DATA[3]~3 
// )))))

	.dataa(\u_SCSI_SM|CPU2S_o~regout ),
	.datab(\u_datapath|u_datapath_input|UD_LATCH [3]),
	.datac(\u_CPU_SM|DIEL~regout ),
	.datad(\DATA[3]~3 ),
	.cin(gnd),
	.combout(\u_datapath|ID[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[3]~44 .lut_mask = 16'hCDC8;
defparam \u_datapath|ID[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneii_lcell_comb \u_datapath|ID[3]~70 (
// Equation(s):
// \u_datapath|ID[3]~70_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[3]~3 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|ID[3]~44_combout ))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(vcc),
	.datac(\u_datapath|ID[3]~44_combout ),
	.datad(\PD_PORT[3]~3 ),
	.cin(gnd),
	.combout(\u_datapath|ID[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[3]~70 .lut_mask = 16'hFA50;
defparam \u_datapath|ID[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N5
cycloneii_lcell_ff \int_fifo|BUFFER[2][3] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[3]~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][3]~regout ));

// Location: LCFF_X18_Y6_N11
cycloneii_lcell_ff \int_fifo|BUFFER[0][3] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[3]~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][3]~regout ));

// Location: LCCOMB_X18_Y6_N10
cycloneii_lcell_comb \int_fifo|Mux28~2 (
// Equation(s):
// \int_fifo|Mux28~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][3]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][3]~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][3]~regout ),
	.datac(\int_fifo|BUFFER[0][3]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux28~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y6_N1
cycloneii_lcell_ff \int_fifo|BUFFER[1][3] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[3]~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][3]~regout ));

// Location: LCFF_X17_Y6_N23
cycloneii_lcell_ff \int_fifo|BUFFER[3][3] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[3]~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][3]~regout ));

// Location: LCCOMB_X17_Y6_N0
cycloneii_lcell_comb \int_fifo|Mux28~3 (
// Equation(s):
// \int_fifo|Mux28~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux28~2_combout  & ((\int_fifo|BUFFER[3][3]~regout ))) # (!\int_fifo|Mux28~2_combout  & (\int_fifo|BUFFER[1][3]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux28~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux28~2_combout ),
	.datac(\int_fifo|BUFFER[1][3]~regout ),
	.datad(\int_fifo|BUFFER[3][3]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux28~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N11
cycloneii_lcell_ff \int_fifo|BUFFER[7][3] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[3]~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][3]~regout ));

// Location: LCCOMB_X22_Y6_N14
cycloneii_lcell_comb \int_fifo|Decoder0~0 (
// Equation(s):
// \int_fifo|Decoder0~0_combout  = (!\int_fifo|u_next_in_cntr|COUNT [0] & (\int_fifo|u_next_in_cntr|COUNT [2] & \int_fifo|u_next_in_cntr|COUNT [1]))

	.dataa(vcc),
	.datab(\int_fifo|u_next_in_cntr|COUNT [0]),
	.datac(\int_fifo|u_next_in_cntr|COUNT [2]),
	.datad(\int_fifo|u_next_in_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Decoder0~0 .lut_mask = 16'h3000;
defparam \int_fifo|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N1
cycloneii_lcell_ff \int_fifo|BUFFER[6][3] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[3]~70_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][3]~regout ));

// Location: LCCOMB_X21_Y6_N10
cycloneii_lcell_comb \int_fifo|Mux28~1 (
// Equation(s):
// \int_fifo|Mux28~1_combout  = (\int_fifo|Mux28~0_combout  & (((\int_fifo|BUFFER[7][3]~regout )) # (!\int_fifo|u_next_out_cntr|COUNT [1]))) # (!\int_fifo|Mux28~0_combout  & (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[6][3]~regout ))))

	.dataa(\int_fifo|Mux28~0_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][3]~regout ),
	.datad(\int_fifo|BUFFER[6][3]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux28~1 .lut_mask = 16'hE6A2;
defparam \int_fifo|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneii_lcell_comb \int_fifo|Mux28~4 (
// Equation(s):
// \int_fifo|Mux28~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux28~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux28~3_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datab(\int_fifo|Mux28~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|Mux28~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux28~4 .lut_mask = 16'hEE44;
defparam \int_fifo|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[3]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[3]~feeder_combout  = \int_fifo|Mux28~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux28~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[3]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N7
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[3] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [3]));

// Location: LCCOMB_X20_Y10_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[3]~41 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[3]~41_combout  = (\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [3] & !\u_SCSI_SM|S2CPU_o~regout ))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [3]),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[3]~41 .lut_mask = 16'h0088;
defparam \u_datapath|u_datapath_output|DATA[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneii_lcell_comb \u_registers|u_addr_decoder|CLR_INT~0 (
// Equation(s):
// \u_registers|u_addr_decoder|CLR_INT~0_combout  = (!\ADDR~combout [2] & \ADDR~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ADDR~combout [2]),
	.datad(\ADDR~combout [3]),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|CLR_INT~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|CLR_INT~0 .lut_mask = 16'h0F00;
defparam \u_registers|u_addr_decoder|CLR_INT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneii_lcell_comb \u_registers|u_registers_istr|CLR_INT_~0 (
// Equation(s):
// \u_registers|u_registers_istr|CLR_INT_~0_combout  = ((\ADDR~combout [4] & (\u_registers|u_addr_decoder|ST_DMA~0_combout  & \u_registers|u_addr_decoder|CLR_INT~0_combout ))) # (!\_RST~combout )

	.dataa(\ADDR~combout [4]),
	.datab(\u_registers|u_addr_decoder|ST_DMA~0_combout ),
	.datac(\_RST~combout ),
	.datad(\u_registers|u_addr_decoder|CLR_INT~0_combout ),
	.cin(gnd),
	.combout(\u_registers|u_registers_istr|CLR_INT_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_registers_istr|CLR_INT_~0 .lut_mask = 16'h8F0F;
defparam \u_registers|u_registers_istr|CLR_INT_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N15
cycloneii_lcell_ff \u_registers|u_registers_istr|INT_P (
	.clk(\u_registers|u_addr_decoder|ISTR_RD_~combout ),
	.datain(gnd),
	.sdata(\u_registers|u_registers_istr|INT~combout ),
	.aclr(\u_registers|u_registers_istr|CLR_INT_~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|INT_P~regout ));

// Location: LCFF_X21_Y10_N25
cycloneii_lcell_ff \u_registers|u_registers_cntr|CNTR_O[4] (
	.clk(\u_registers|u_addr_decoder|CONTR_WR~combout ),
	.datain(gnd),
	.sdata(\DATA[4]~4 ),
	.aclr(!\_RST~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_cntr|CNTR_O [4]));

// Location: LCCOMB_X21_Y10_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[4]~42 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~42_combout  = (\u_registers|u_addr_decoder|CONTR_RD_~1_combout  & (((\u_registers|u_registers_cntr|CNTR_O [4])))) # (!\u_registers|u_addr_decoder|CONTR_RD_~1_combout  & (\u_registers|u_registers_istr|INT_P~regout  & 
// (\u_registers|u_addr_decoder|ISTR_RD_~combout )))

	.dataa(\u_registers|u_addr_decoder|CONTR_RD_~1_combout ),
	.datab(\u_registers|u_registers_istr|INT_P~regout ),
	.datac(\u_registers|u_addr_decoder|ISTR_RD_~combout ),
	.datad(\u_registers|u_registers_cntr|CNTR_O [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~42 .lut_mask = 16'hEA40;
defparam \u_datapath|u_datapath_output|DATA[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N3
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[4] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[20]~20 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [4]));

// Location: LCCOMB_X20_Y9_N16
cycloneii_lcell_comb \u_datapath|ID[4]~49 (
// Equation(s):
// \u_datapath|ID[4]~49_combout  = (\u_CPU_SM|DIEL~regout  & (((\u_datapath|u_datapath_input|UD_LATCH [4])))) # (!\u_CPU_SM|DIEL~regout  & ((\u_SCSI_SM|CPU2S_o~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [4]))) # (!\u_SCSI_SM|CPU2S_o~regout  & 
// (\DATA[4]~4 ))))

	.dataa(\u_CPU_SM|DIEL~regout ),
	.datab(\DATA[4]~4 ),
	.datac(\u_SCSI_SM|CPU2S_o~regout ),
	.datad(\u_datapath|u_datapath_input|UD_LATCH [4]),
	.cin(gnd),
	.combout(\u_datapath|ID[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[4]~49 .lut_mask = 16'hFE04;
defparam \u_datapath|ID[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N4
cycloneii_lcell_comb \u_datapath|ID[4]~72 (
// Equation(s):
// \u_datapath|ID[4]~72_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[4]~4 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|ID[4]~49_combout ))

	.dataa(vcc),
	.datab(\u_datapath|ID[4]~49_combout ),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\PD_PORT[4]~4 ),
	.cin(gnd),
	.combout(\u_datapath|ID[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[4]~72 .lut_mask = 16'hFC0C;
defparam \u_datapath|ID[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N1
cycloneii_lcell_ff \int_fifo|BUFFER[2][4] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[4]~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][4]~regout ));

// Location: LCFF_X18_Y6_N31
cycloneii_lcell_ff \int_fifo|BUFFER[0][4] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[4]~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][4]~regout ));

// Location: LCCOMB_X18_Y6_N30
cycloneii_lcell_comb \int_fifo|Mux27~2 (
// Equation(s):
// \int_fifo|Mux27~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][4]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][4]~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][4]~regout ),
	.datac(\int_fifo|BUFFER[0][4]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux27~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y6_N21
cycloneii_lcell_ff \int_fifo|BUFFER[1][4] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[4]~72_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][4]~regout ));

// Location: LCCOMB_X17_Y6_N20
cycloneii_lcell_comb \int_fifo|Mux27~3 (
// Equation(s):
// \int_fifo|Mux27~3_combout  = (\int_fifo|Mux27~2_combout  & ((\int_fifo|BUFFER[3][4]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux27~2_combout  & (((\int_fifo|BUFFER[1][4]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|BUFFER[3][4]~regout ),
	.datab(\int_fifo|Mux27~2_combout ),
	.datac(\int_fifo|BUFFER[1][4]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux27~3 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N28
cycloneii_lcell_comb \int_fifo|Mux27~4 (
// Equation(s):
// \int_fifo|Mux27~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux27~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux27~3_combout )))

	.dataa(\int_fifo|Mux27~1_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(vcc),
	.datad(\int_fifo|Mux27~3_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux27~4 .lut_mask = 16'hBB88;
defparam \int_fifo|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N3
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[4] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux27~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [4]));

// Location: LCCOMB_X22_Y10_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[4]~43 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[4]~43_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_CPU_SM|F2CPUL~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [4]))) # (!\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|DATA[4]~42_combout ))))

	.dataa(\u_SCSI_SM|S2CPU_o~regout ),
	.datab(\u_datapath|u_datapath_output|DATA[4]~42_combout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [4]),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[4]~43 .lut_mask = 16'h5044;
defparam \u_datapath|u_datapath_output|DATA[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneii_lcell_comb \u_datapath|ID[5]~74 (
// Equation(s):
// \u_datapath|ID[5]~74_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[5]~5 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|ID[5]~52_combout ))

	.dataa(\u_datapath|ID[5]~52_combout ),
	.datab(vcc),
	.datac(\PD_PORT[5]~5 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[5]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[5]~74 .lut_mask = 16'hF0AA;
defparam \u_datapath|ID[5]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y6_N31
cycloneii_lcell_ff \int_fifo|BUFFER[3][5] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[5]~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][5]~regout ));

// Location: LCFF_X17_Y6_N17
cycloneii_lcell_ff \int_fifo|BUFFER[1][5] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[5]~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][5]~regout ));

// Location: LCCOMB_X17_Y6_N16
cycloneii_lcell_comb \int_fifo|Mux26~3 (
// Equation(s):
// \int_fifo|Mux26~3_combout  = (\int_fifo|Mux26~2_combout  & ((\int_fifo|BUFFER[3][5]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux26~2_combout  & (((\int_fifo|BUFFER[1][5]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux26~2_combout ),
	.datab(\int_fifo|BUFFER[3][5]~regout ),
	.datac(\int_fifo|BUFFER[1][5]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux26~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N3
cycloneii_lcell_ff \int_fifo|BUFFER[7][5] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[5]~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][5]~regout ));

// Location: LCFF_X20_Y6_N23
cycloneii_lcell_ff \int_fifo|BUFFER[4][5] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[5]~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][5]~regout ));

// Location: LCFF_X20_Y6_N1
cycloneii_lcell_ff \int_fifo|BUFFER[5][5] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[5]~74_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][5]~regout ));

// Location: LCCOMB_X20_Y6_N22
cycloneii_lcell_comb \int_fifo|Mux26~0 (
// Equation(s):
// \int_fifo|Mux26~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|u_next_out_cntr|COUNT [0])) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][5]~regout ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][5]~regout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[4][5]~regout ),
	.datad(\int_fifo|BUFFER[5][5]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux26~0 .lut_mask = 16'hDC98;
defparam \int_fifo|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneii_lcell_comb \int_fifo|Mux26~1 (
// Equation(s):
// \int_fifo|Mux26~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux26~0_combout  & ((\int_fifo|BUFFER[7][5]~regout ))) # (!\int_fifo|Mux26~0_combout  & (\int_fifo|BUFFER[6][5]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux26~0_combout ))))

	.dataa(\int_fifo|BUFFER[6][5]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[7][5]~regout ),
	.datad(\int_fifo|Mux26~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux26~1 .lut_mask = 16'hF388;
defparam \int_fifo|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneii_lcell_comb \int_fifo|Mux26~4 (
// Equation(s):
// \int_fifo|Mux26~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux26~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux26~3_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datab(\int_fifo|Mux26~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|Mux26~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux26~4 .lut_mask = 16'hEE44;
defparam \int_fifo|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N29
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[5] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux26~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [5]));

// Location: LCCOMB_X20_Y7_N26
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[5]~44 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[5]~44_combout  = (\u_datapath|u_datapath_output|LD_LATCH [5] & \u_CPU_SM|F2CPUL~regout )

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [5]),
	.datac(vcc),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[5]~44 .lut_mask = 16'hCC00;
defparam \u_datapath|u_datapath_output|DATA[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N5
cycloneii_lcell_ff \u_registers|u_registers_istr|INT_F (
	.clk(\u_registers|u_addr_decoder|ISTR_RD_~combout ),
	.datain(gnd),
	.sdata(\INTA~combout ),
	.aclr(\u_registers|u_registers_istr|CLR_INT_~0_combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_registers|u_registers_istr|INT_F~regout ));

// Location: LCCOMB_X21_Y10_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[5]~45 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[5]~45_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_datapath|u_datapath_output|DATA[5]~44_combout ) # ((\u_datapath|u_datapath_output|DATA[5]~33_combout  & \u_registers|u_registers_istr|INT_F~regout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[5]~33_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[5]~44_combout ),
	.datac(\u_registers|u_registers_istr|INT_F~regout ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[5]~45 .lut_mask = 16'h00EC;
defparam \u_datapath|u_datapath_output|DATA[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N9
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[6] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[22]~22 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [6]));

// Location: LCCOMB_X19_Y6_N16
cycloneii_lcell_comb \u_datapath|ID[6]~57 (
// Equation(s):
// \u_datapath|ID[6]~57_combout  = (\u_CPU_SM|DIEL~regout  & (\u_datapath|u_datapath_input|UD_LATCH [6])) # (!\u_CPU_SM|DIEL~regout  & ((\u_SCSI_SM|CPU2S_o~regout  & (\u_datapath|u_datapath_input|UD_LATCH [6])) # (!\u_SCSI_SM|CPU2S_o~regout  & ((\DATA[6]~6 
// )))))

	.dataa(\u_CPU_SM|DIEL~regout ),
	.datab(\u_datapath|u_datapath_input|UD_LATCH [6]),
	.datac(\DATA[6]~6 ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[6]~57 .lut_mask = 16'hCCD8;
defparam \u_datapath|ID[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneii_lcell_comb \u_datapath|ID[6]~76 (
// Equation(s):
// \u_datapath|ID[6]~76_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[6]~6 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|ID[6]~57_combout )))

	.dataa(vcc),
	.datab(\PD_PORT[6]~6 ),
	.datac(\u_datapath|ID[6]~57_combout ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[6]~76 .lut_mask = 16'hCCF0;
defparam \u_datapath|ID[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneii_lcell_comb \int_fifo|BUFFER[0][6]~feeder (
// Equation(s):
// \int_fifo|BUFFER[0][6]~feeder_combout  = \u_datapath|ID[6]~76_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[6]~76_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[0][6]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y6_N23
cycloneii_lcell_ff \int_fifo|BUFFER[0][6] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[0][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][6]~regout ));

// Location: LCFF_X18_Y6_N17
cycloneii_lcell_ff \int_fifo|BUFFER[2][6] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[6]~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][6]~regout ));

// Location: LCCOMB_X18_Y6_N16
cycloneii_lcell_comb \int_fifo|Mux25~2 (
// Equation(s):
// \int_fifo|Mux25~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][6]~regout ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[0][6]~regout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[0][6]~regout ),
	.datac(\int_fifo|BUFFER[2][6]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux25~2 .lut_mask = 16'hFA44;
defparam \int_fifo|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y6_N23
cycloneii_lcell_ff \int_fifo|BUFFER[1][6] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[6]~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][6]~regout ));

// Location: LCFF_X19_Y6_N29
cycloneii_lcell_ff \int_fifo|BUFFER[3][6] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[6]~76_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][6]~regout ));

// Location: LCCOMB_X19_Y6_N22
cycloneii_lcell_comb \int_fifo|Mux25~3 (
// Equation(s):
// \int_fifo|Mux25~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux25~2_combout  & ((\int_fifo|BUFFER[3][6]~regout ))) # (!\int_fifo|Mux25~2_combout  & (\int_fifo|BUFFER[1][6]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux25~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux25~2_combout ),
	.datac(\int_fifo|BUFFER[1][6]~regout ),
	.datad(\int_fifo|BUFFER[3][6]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux25~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N16
cycloneii_lcell_comb \int_fifo|Mux25~4 (
// Equation(s):
// \int_fifo|Mux25~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux25~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux25~3_combout )))

	.dataa(\int_fifo|Mux25~1_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(vcc),
	.datad(\int_fifo|Mux25~3_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux25~4 .lut_mask = 16'hBB88;
defparam \int_fifo|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N7
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[6] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux25~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [6]));

// Location: LCCOMB_X20_Y7_N24
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[6]~46 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[6]~46_combout  = (\u_datapath|u_datapath_output|LD_LATCH [6] & \u_CPU_SM|F2CPUL~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [6]),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[6]~46 .lut_mask = 16'hF000;
defparam \u_datapath|u_datapath_output|DATA[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[6]~47 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[6]~47_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_datapath|u_datapath_output|DATA[6]~46_combout ) # ((\u_datapath|u_datapath_output|DATA[5]~33_combout  & \u_registers|u_registers_istr|INT_F~regout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[5]~33_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[6]~46_combout ),
	.datac(\u_registers|u_registers_istr|INT_F~regout ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[6]~47 .lut_mask = 16'h00EC;
defparam \u_datapath|u_datapath_output|DATA[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N27
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[7] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[23]~23 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [7]));

// Location: LCCOMB_X20_Y9_N20
cycloneii_lcell_comb \u_datapath|ID[7]~60 (
// Equation(s):
// \u_datapath|ID[7]~60_combout  = (\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_input|UD_LATCH [7])))) # (!\u_SCSI_SM|CPU2S_o~regout  & ((\u_CPU_SM|DIEL~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [7]))) # (!\u_CPU_SM|DIEL~regout  & 
// (\DATA[7]~7 ))))

	.dataa(\DATA[7]~7 ),
	.datab(\u_datapath|u_datapath_input|UD_LATCH [7]),
	.datac(\u_SCSI_SM|CPU2S_o~regout ),
	.datad(\u_CPU_SM|DIEL~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[7]~60 .lut_mask = 16'hCCCA;
defparam \u_datapath|ID[7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneii_lcell_comb \u_datapath|ID[7]~78 (
// Equation(s):
// \u_datapath|ID[7]~78_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[7]~7 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|ID[7]~60_combout ))

	.dataa(vcc),
	.datab(\u_datapath|ID[7]~60_combout ),
	.datac(\PD_PORT[7]~7 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[7]~78 .lut_mask = 16'hF0CC;
defparam \u_datapath|ID[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N21
cycloneii_lcell_ff \int_fifo|BUFFER[6][7] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[7]~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][7]~regout ));

// Location: LCFF_X21_Y6_N7
cycloneii_lcell_ff \int_fifo|BUFFER[7][7] (
	.clk(\int_fifo|u_write_strobes|LLWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[7]~78_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][7]~regout ));

// Location: LCCOMB_X21_Y6_N20
cycloneii_lcell_comb \int_fifo|Mux24~1 (
// Equation(s):
// \int_fifo|Mux24~1_combout  = (\int_fifo|Mux24~0_combout  & (((\int_fifo|BUFFER[7][7]~regout )) # (!\int_fifo|u_next_out_cntr|COUNT [1]))) # (!\int_fifo|Mux24~0_combout  & (\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[6][7]~regout )))

	.dataa(\int_fifo|Mux24~0_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[6][7]~regout ),
	.datad(\int_fifo|BUFFER[7][7]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux24~1 .lut_mask = 16'hEA62;
defparam \int_fifo|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N24
cycloneii_lcell_comb \int_fifo|Mux24~4 (
// Equation(s):
// \int_fifo|Mux24~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux24~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux24~3_combout ))

	.dataa(\int_fifo|Mux24~3_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(vcc),
	.datad(\int_fifo|Mux24~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux24~4 .lut_mask = 16'hEE22;
defparam \int_fifo|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N9
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[7] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux24~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [7]));

// Location: LCCOMB_X20_Y7_N30
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[7]~48 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[7]~48_combout  = (\u_datapath|u_datapath_output|LD_LATCH [7] & \u_CPU_SM|F2CPUL~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [7]),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[7]~48 .lut_mask = 16'hF000;
defparam \u_datapath|u_datapath_output|DATA[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[7]~49 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[7]~49_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_datapath|u_datapath_output|DATA[7]~48_combout ) # ((\u_registers|u_registers_istr|INT_F~regout  & \u_datapath|u_datapath_output|DATA[5]~33_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[7]~48_combout ),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_registers|u_registers_istr|INT_F~regout ),
	.datad(\u_datapath|u_datapath_output|DATA[5]~33_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[7]~49 .lut_mask = 16'h3222;
defparam \u_datapath|u_datapath_output|DATA[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[8]~51 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[8]~51_combout  = (\u_registers|u_registers_cntr|CNTR_O [8] & (\u_registers|u_addr_decoder|CONTR_RD_~0_combout  & (\R_W~0  & !\u_CPU_SM|F2CPUL~regout )))

	.dataa(\u_registers|u_registers_cntr|CNTR_O [8]),
	.datab(\u_registers|u_addr_decoder|CONTR_RD_~0_combout ),
	.datac(\R_W~0 ),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[8]~51 .lut_mask = 16'h0080;
defparam \u_datapath|u_datapath_output|DATA[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_RX[0]~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_RX[0]~0_combout  = (\PD_PORT[0]~0  & ((\u_SCSI_SM|S2F_o~regout ) # (\u_SCSI_SM|S2CPU_o~regout )))

	.dataa(\PD_PORT[0]~0 ),
	.datab(vcc),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[0]~0 .lut_mask = 16'hAAA0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N27
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[0] (
	.clk(!\u_SCSI_SM|nLS2CPU~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0]));

// Location: LCFF_X20_Y9_N13
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[8] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[24]~24 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [8]));

// Location: LCCOMB_X20_Y9_N12
cycloneii_lcell_comb \u_datapath|ID[8]~35 (
// Equation(s):
// \u_datapath|ID[8]~35_combout  = (\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_input|UD_LATCH [8])))) # (!\u_SCSI_SM|CPU2S_o~regout  & ((\u_CPU_SM|DIEL~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [8]))) # (!\u_CPU_SM|DIEL~regout  & 
// (\DATA[8]~8 ))))

	.dataa(\DATA[8]~8 ),
	.datab(\u_SCSI_SM|CPU2S_o~regout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [8]),
	.datad(\u_CPU_SM|DIEL~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[8]~35 .lut_mask = 16'hF0E2;
defparam \u_datapath|ID[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N2
cycloneii_lcell_comb \u_datapath|ID[8]~65 (
// Equation(s):
// \u_datapath|ID[8]~65_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[0]~0 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|ID[8]~35_combout ))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(vcc),
	.datac(\u_datapath|ID[8]~35_combout ),
	.datad(\PD_PORT[0]~0 ),
	.cin(gnd),
	.combout(\u_datapath|ID[8]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[8]~65 .lut_mask = 16'hFA50;
defparam \u_datapath|ID[8]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N25
cycloneii_lcell_ff \int_fifo|BUFFER[6][8] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[8]~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][8]~regout ));

// Location: LCFF_X18_Y5_N19
cycloneii_lcell_ff \int_fifo|BUFFER[7][8] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[8]~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][8]~regout ));

// Location: LCFF_X17_Y5_N15
cycloneii_lcell_ff \int_fifo|BUFFER[4][8] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[8]~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][8]~regout ));

// Location: LCCOMB_X17_Y5_N14
cycloneii_lcell_comb \int_fifo|Mux23~0 (
// Equation(s):
// \int_fifo|Mux23~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][8]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][8]~regout )))))

	.dataa(\int_fifo|BUFFER[5][8]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][8]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux23~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cycloneii_lcell_comb \int_fifo|Mux23~1 (
// Equation(s):
// \int_fifo|Mux23~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux23~0_combout  & ((\int_fifo|BUFFER[7][8]~regout ))) # (!\int_fifo|Mux23~0_combout  & (\int_fifo|BUFFER[6][8]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux23~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][8]~regout ),
	.datac(\int_fifo|BUFFER[7][8]~regout ),
	.datad(\int_fifo|Mux23~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux23~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N26
cycloneii_lcell_comb \int_fifo|BUFFER[3][8]~feeder (
// Equation(s):
// \int_fifo|BUFFER[3][8]~feeder_combout  = \u_datapath|ID[8]~65_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[8]~65_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][8]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N27
cycloneii_lcell_ff \int_fifo|BUFFER[3][8] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[3][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][8]~regout ));

// Location: LCFF_X20_Y5_N29
cycloneii_lcell_ff \int_fifo|BUFFER[1][8] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[8]~65_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][8]~regout ));

// Location: LCCOMB_X20_Y5_N28
cycloneii_lcell_comb \int_fifo|Mux23~3 (
// Equation(s):
// \int_fifo|Mux23~3_combout  = (\int_fifo|Mux23~2_combout  & ((\int_fifo|BUFFER[3][8]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux23~2_combout  & (((\int_fifo|BUFFER[1][8]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux23~2_combout ),
	.datab(\int_fifo|BUFFER[3][8]~regout ),
	.datac(\int_fifo|BUFFER[1][8]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux23~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneii_lcell_comb \int_fifo|Mux23~4 (
// Equation(s):
// \int_fifo|Mux23~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux23~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux23~3_combout )))

	.dataa(vcc),
	.datab(\int_fifo|Mux23~1_combout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\int_fifo|Mux23~3_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux23~4 .lut_mask = 16'hCFC0;
defparam \int_fifo|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[8]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[8]~feeder_combout  = \int_fifo|Mux23~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux23~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[8]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N19
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[8] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [8]));

// Location: LCCOMB_X20_Y7_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[8]~50 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[8]~50_combout  = (\u_datapath|u_datapath_output|LD_LATCH [8] & \u_CPU_SM|F2CPUL~regout )

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [8]),
	.datac(vcc),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[8]~50 .lut_mask = 16'hCC00;
defparam \u_datapath|u_datapath_output|DATA[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[8]~52 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[8]~52_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0])))) # (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_datapath|u_datapath_output|DATA[8]~51_combout ) # 
// ((\u_datapath|u_datapath_output|DATA[8]~50_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[8]~51_combout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0]),
	.datac(\u_datapath|u_datapath_output|DATA[8]~50_combout ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[8]~52 .lut_mask = 16'hCCFA;
defparam \u_datapath|u_datapath_output|DATA[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_RX[1]~1 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_RX[1]~1_combout  = (\PD_PORT[1]~1  & ((\u_SCSI_SM|S2F_o~regout ) # (\u_SCSI_SM|S2CPU_o~regout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(vcc),
	.datac(\PD_PORT[1]~1 ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[1]~1 .lut_mask = 16'hF0A0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N17
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[1] (
	.clk(!\u_SCSI_SM|nLS2CPU~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1]));

// Location: LCFF_X21_Y7_N21
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[9] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[25]~25 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [9]));

// Location: LCCOMB_X21_Y7_N20
cycloneii_lcell_comb \u_datapath|ID[9]~39 (
// Equation(s):
// \u_datapath|ID[9]~39_combout  = (\u_CPU_SM|DIEL~regout  & (((\u_datapath|u_datapath_input|UD_LATCH [9])))) # (!\u_CPU_SM|DIEL~regout  & ((\u_SCSI_SM|CPU2S_o~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [9]))) # (!\u_SCSI_SM|CPU2S_o~regout  & 
// (\DATA[9]~9 ))))

	.dataa(\u_CPU_SM|DIEL~regout ),
	.datab(\DATA[9]~9 ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [9]),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[9]~39 .lut_mask = 16'hF0E4;
defparam \u_datapath|ID[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneii_lcell_comb \u_datapath|ID[9]~67 (
// Equation(s):
// \u_datapath|ID[9]~67_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[1]~1 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|ID[9]~39_combout ))

	.dataa(vcc),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(\u_datapath|ID[9]~39_combout ),
	.datad(\PD_PORT[1]~1 ),
	.cin(gnd),
	.combout(\u_datapath|ID[9]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[9]~67 .lut_mask = 16'hFC30;
defparam \u_datapath|ID[9]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N19
cycloneii_lcell_ff \int_fifo|BUFFER[4][9] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[9]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][9]~regout ));

// Location: LCCOMB_X17_Y5_N18
cycloneii_lcell_comb \int_fifo|Mux22~0 (
// Equation(s):
// \int_fifo|Mux22~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][9]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][9]~regout )))))

	.dataa(\int_fifo|BUFFER[5][9]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][9]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux22~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N27
cycloneii_lcell_ff \int_fifo|BUFFER[7][9] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[9]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][9]~regout ));

// Location: LCFF_X18_Y5_N1
cycloneii_lcell_ff \int_fifo|BUFFER[6][9] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[9]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][9]~regout ));

// Location: LCCOMB_X18_Y5_N26
cycloneii_lcell_comb \int_fifo|Mux22~1 (
// Equation(s):
// \int_fifo|Mux22~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux22~0_combout  & (\int_fifo|BUFFER[7][9]~regout )) # (!\int_fifo|Mux22~0_combout  & ((\int_fifo|BUFFER[6][9]~regout ))))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (\int_fifo|Mux22~0_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|Mux22~0_combout ),
	.datac(\int_fifo|BUFFER[7][9]~regout ),
	.datad(\int_fifo|BUFFER[6][9]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux22~1 .lut_mask = 16'hE6C4;
defparam \int_fifo|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
cycloneii_lcell_comb \int_fifo|Mux22~4 (
// Equation(s):
// \int_fifo|Mux22~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux22~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux22~3_combout ))

	.dataa(\int_fifo|Mux22~3_combout ),
	.datab(\int_fifo|Mux22~1_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux22~4 .lut_mask = 16'hCCAA;
defparam \int_fifo|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[9]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[9]~feeder_combout  = \int_fifo|Mux22~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux22~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[9]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N31
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[9] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [9]));

// Location: LCCOMB_X18_Y7_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[9]~53 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[9]~53_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1])) # (!\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_output|LD_LATCH [9] & \u_CPU_SM|F2CPUL~regout ))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1]),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [9]),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_CPU_SM|F2CPUL~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[9]~53 .lut_mask = 16'hACA0;
defparam \u_datapath|u_datapath_output|DATA[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N15
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[10] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[26]~26 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [10]));

// Location: LCCOMB_X20_Y9_N14
cycloneii_lcell_comb \u_datapath|ID[10]~43 (
// Equation(s):
// \u_datapath|ID[10]~43_combout  = (\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_input|UD_LATCH [10])))) # (!\u_SCSI_SM|CPU2S_o~regout  & ((\u_CPU_SM|DIEL~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [10]))) # (!\u_CPU_SM|DIEL~regout  & 
// (\DATA[10]~10 ))))

	.dataa(\DATA[10]~10 ),
	.datab(\u_SCSI_SM|CPU2S_o~regout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [10]),
	.datad(\u_CPU_SM|DIEL~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[10]~43 .lut_mask = 16'hF0E2;
defparam \u_datapath|ID[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N16
cycloneii_lcell_comb \u_datapath|ID[10]~69 (
// Equation(s):
// \u_datapath|ID[10]~69_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[2]~2 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|ID[10]~43_combout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\PD_PORT[2]~2 ),
	.datac(vcc),
	.datad(\u_datapath|ID[10]~43_combout ),
	.cin(gnd),
	.combout(\u_datapath|ID[10]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[10]~69 .lut_mask = 16'hDD88;
defparam \u_datapath|ID[10]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N9
cycloneii_lcell_ff \int_fifo|BUFFER[6][10] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[10]~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][10]~regout ));

// Location: LCFF_X18_Y5_N7
cycloneii_lcell_ff \int_fifo|BUFFER[7][10] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[10]~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][10]~regout ));

// Location: LCFF_X17_Y5_N31
cycloneii_lcell_ff \int_fifo|BUFFER[4][10] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[10]~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][10]~regout ));

// Location: LCCOMB_X17_Y5_N30
cycloneii_lcell_comb \int_fifo|Mux21~0 (
// Equation(s):
// \int_fifo|Mux21~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][10]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][10]~regout )))))

	.dataa(\int_fifo|BUFFER[5][10]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][10]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux21~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cycloneii_lcell_comb \int_fifo|Mux21~1 (
// Equation(s):
// \int_fifo|Mux21~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux21~0_combout  & ((\int_fifo|BUFFER[7][10]~regout ))) # (!\int_fifo|Mux21~0_combout  & (\int_fifo|BUFFER[6][10]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux21~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][10]~regout ),
	.datac(\int_fifo|BUFFER[7][10]~regout ),
	.datad(\int_fifo|Mux21~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux21~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N19
cycloneii_lcell_ff \int_fifo|BUFFER[0][10] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[10]~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][10]~regout ));

// Location: LCFF_X21_Y5_N13
cycloneii_lcell_ff \int_fifo|BUFFER[2][10] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[10]~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][10]~regout ));

// Location: LCCOMB_X21_Y5_N18
cycloneii_lcell_comb \int_fifo|Mux21~2 (
// Equation(s):
// \int_fifo|Mux21~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0]) # ((\int_fifo|BUFFER[2][10]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|BUFFER[0][10]~regout )))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[0][10]~regout ),
	.datad(\int_fifo|BUFFER[2][10]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux21~2 .lut_mask = 16'hBA98;
defparam \int_fifo|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N5
cycloneii_lcell_ff \int_fifo|BUFFER[1][10] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[10]~69_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][10]~regout ));

// Location: LCCOMB_X20_Y5_N4
cycloneii_lcell_comb \int_fifo|Mux21~3 (
// Equation(s):
// \int_fifo|Mux21~3_combout  = (\int_fifo|Mux21~2_combout  & ((\int_fifo|BUFFER[3][10]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux21~2_combout  & (((\int_fifo|BUFFER[1][10]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|BUFFER[3][10]~regout ),
	.datab(\int_fifo|Mux21~2_combout ),
	.datac(\int_fifo|BUFFER[1][10]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux21~3 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneii_lcell_comb \int_fifo|Mux21~4 (
// Equation(s):
// \int_fifo|Mux21~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux21~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux21~3_combout )))

	.dataa(vcc),
	.datab(\int_fifo|Mux21~1_combout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\int_fifo|Mux21~3_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux21~4 .lut_mask = 16'hCFC0;
defparam \int_fifo|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[10]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[10]~feeder_combout  = \int_fifo|Mux21~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux21~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[10]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N9
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[10] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [10]));

// Location: LCCOMB_X20_Y8_N6
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_RX[2]~2 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_RX[2]~2_combout  = (\PD_PORT[2]~2  & ((\u_SCSI_SM|S2F_o~regout ) # (\u_SCSI_SM|S2CPU_o~regout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(vcc),
	.datac(\PD_PORT[2]~2 ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[2]~2 .lut_mask = 16'hF0A0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N7
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[2] (
	.clk(!\u_SCSI_SM|nLS2CPU~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2]));

// Location: LCCOMB_X20_Y8_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[10]~54 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[10]~54_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [10])))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [10]),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[10]~54 .lut_mask = 16'hF808;
defparam \u_datapath|u_datapath_output|DATA[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N29
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[11] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[27]~27 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [11]));

// Location: LCCOMB_X21_Y7_N28
cycloneii_lcell_comb \u_datapath|ID[11]~47 (
// Equation(s):
// \u_datapath|ID[11]~47_combout  = (\u_CPU_SM|DIEL~regout  & (((\u_datapath|u_datapath_input|UD_LATCH [11])))) # (!\u_CPU_SM|DIEL~regout  & ((\u_SCSI_SM|CPU2S_o~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [11]))) # (!\u_SCSI_SM|CPU2S_o~regout  & 
// (\DATA[11]~11 ))))

	.dataa(\u_CPU_SM|DIEL~regout ),
	.datab(\DATA[11]~11 ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [11]),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[11]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[11]~47 .lut_mask = 16'hF0E4;
defparam \u_datapath|ID[11]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N18
cycloneii_lcell_comb \u_datapath|ID[11]~71 (
// Equation(s):
// \u_datapath|ID[11]~71_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[3]~3 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|ID[11]~47_combout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\PD_PORT[3]~3 ),
	.datac(vcc),
	.datad(\u_datapath|ID[11]~47_combout ),
	.cin(gnd),
	.combout(\u_datapath|ID[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[11]~71 .lut_mask = 16'hDD88;
defparam \u_datapath|ID[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N5
cycloneii_lcell_ff \int_fifo|BUFFER[6][11] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[11]~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][11]~regout ));

// Location: LCFF_X18_Y5_N31
cycloneii_lcell_ff \int_fifo|BUFFER[7][11] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[11]~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][11]~regout ));

// Location: LCFF_X17_Y5_N3
cycloneii_lcell_ff \int_fifo|BUFFER[4][11] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[11]~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][11]~regout ));

// Location: LCCOMB_X17_Y5_N2
cycloneii_lcell_comb \int_fifo|Mux20~0 (
// Equation(s):
// \int_fifo|Mux20~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][11]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][11]~regout )))))

	.dataa(\int_fifo|BUFFER[5][11]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][11]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux20~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
cycloneii_lcell_comb \int_fifo|Mux20~1 (
// Equation(s):
// \int_fifo|Mux20~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux20~0_combout  & ((\int_fifo|BUFFER[7][11]~regout ))) # (!\int_fifo|Mux20~0_combout  & (\int_fifo|BUFFER[6][11]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux20~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][11]~regout ),
	.datac(\int_fifo|BUFFER[7][11]~regout ),
	.datad(\int_fifo|Mux20~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux20~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cycloneii_lcell_comb \int_fifo|Mux20~4 (
// Equation(s):
// \int_fifo|Mux20~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux20~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux20~3_combout ))

	.dataa(\int_fifo|Mux20~3_combout ),
	.datab(\int_fifo|Mux20~1_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux20~4 .lut_mask = 16'hCCAA;
defparam \int_fifo|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[11]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[11]~feeder_combout  = \int_fifo|Mux20~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux20~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[11]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N31
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[11] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [11]));

// Location: LCCOMB_X20_Y10_N24
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_RX[3]~3 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_RX[3]~3_combout  = (\PD_PORT[3]~3  & ((\u_SCSI_SM|S2F_o~regout ) # (\u_SCSI_SM|S2CPU_o~regout )))

	.dataa(vcc),
	.datab(\PD_PORT[3]~3 ),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[3]~3 .lut_mask = 16'hCCC0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N25
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[3] (
	.clk(!\u_SCSI_SM|nLS2CPU~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]));

// Location: LCCOMB_X20_Y8_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[11]~55 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[11]~55_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [11])))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [11]),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[11]~55 .lut_mask = 16'hF808;
defparam \u_datapath|u_datapath_output|DATA[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_RX[4]~4 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_RX[4]~4_combout  = (\PD_PORT[4]~4  & ((\u_SCSI_SM|S2F_o~regout ) # (\u_SCSI_SM|S2CPU_o~regout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\PD_PORT[4]~4 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[4]~4 .lut_mask = 16'hE0E0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N29
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[4] (
	.clk(!\u_SCSI_SM|nLS2CPU~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]));

// Location: LCCOMB_X20_Y6_N12
cycloneii_lcell_comb \u_datapath|ID[12]~73 (
// Equation(s):
// \u_datapath|ID[12]~73_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[4]~4 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|ID[12]~51_combout ))

	.dataa(\u_datapath|ID[12]~51_combout ),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(vcc),
	.datad(\PD_PORT[4]~4 ),
	.cin(gnd),
	.combout(\u_datapath|ID[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[12]~73 .lut_mask = 16'hEE22;
defparam \u_datapath|ID[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
cycloneii_lcell_comb \int_fifo|BUFFER[2][12]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][12]~feeder_combout  = \u_datapath|ID[12]~73_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[12]~73_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][12]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N29
cycloneii_lcell_ff \int_fifo|BUFFER[2][12] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[2][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][12]~regout ));

// Location: LCFF_X21_Y5_N31
cycloneii_lcell_ff \int_fifo|BUFFER[0][12] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[12]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][12]~regout ));

// Location: LCCOMB_X21_Y5_N30
cycloneii_lcell_comb \int_fifo|Mux19~2 (
// Equation(s):
// \int_fifo|Mux19~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[2][12]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|BUFFER[0][12]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[2][12]~regout ),
	.datac(\int_fifo|BUFFER[0][12]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux19~2 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N11
cycloneii_lcell_ff \int_fifo|BUFFER[1][12] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[12]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][12]~regout ));

// Location: LCCOMB_X20_Y5_N10
cycloneii_lcell_comb \int_fifo|Mux19~3 (
// Equation(s):
// \int_fifo|Mux19~3_combout  = (\int_fifo|Mux19~2_combout  & ((\int_fifo|BUFFER[3][12]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux19~2_combout  & (((\int_fifo|BUFFER[1][12]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|BUFFER[3][12]~regout ),
	.datab(\int_fifo|Mux19~2_combout ),
	.datac(\int_fifo|BUFFER[1][12]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux19~3 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N17
cycloneii_lcell_ff \int_fifo|BUFFER[6][12] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[12]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][12]~regout ));

// Location: LCFF_X18_Y5_N11
cycloneii_lcell_ff \int_fifo|BUFFER[7][12] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[12]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][12]~regout ));

// Location: LCFF_X17_Y5_N27
cycloneii_lcell_ff \int_fifo|BUFFER[4][12] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[12]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][12]~regout ));

// Location: LCCOMB_X17_Y5_N26
cycloneii_lcell_comb \int_fifo|Mux19~0 (
// Equation(s):
// \int_fifo|Mux19~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[5][12]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[4][12]~regout )))))

	.dataa(\int_fifo|BUFFER[5][12]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[4][12]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux19~0 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneii_lcell_comb \int_fifo|Mux19~1 (
// Equation(s):
// \int_fifo|Mux19~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux19~0_combout  & ((\int_fifo|BUFFER[7][12]~regout ))) # (!\int_fifo|Mux19~0_combout  & (\int_fifo|BUFFER[6][12]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux19~0_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[6][12]~regout ),
	.datac(\int_fifo|BUFFER[7][12]~regout ),
	.datad(\int_fifo|Mux19~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux19~1 .lut_mask = 16'hF588;
defparam \int_fifo|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneii_lcell_comb \int_fifo|Mux19~4 (
// Equation(s):
// \int_fifo|Mux19~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux19~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux19~3_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datab(\int_fifo|Mux19~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|Mux19~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux19~4 .lut_mask = 16'hEE44;
defparam \int_fifo|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[12]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[12]~feeder_combout  = \int_fifo|Mux19~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux19~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[12]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y5_N9
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[12] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [12]));

// Location: LCCOMB_X20_Y8_N22
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[12]~56 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[12]~56_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [12]))))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [12]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[12]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[12]~56 .lut_mask = 16'hCAC0;
defparam \u_datapath|u_datapath_output|DATA[12]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y9_N5
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[13] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[29]~29 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [13]));

// Location: LCCOMB_X20_Y9_N4
cycloneii_lcell_comb \u_datapath|ID[13]~55 (
// Equation(s):
// \u_datapath|ID[13]~55_combout  = (\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_input|UD_LATCH [13])))) # (!\u_SCSI_SM|CPU2S_o~regout  & ((\u_CPU_SM|DIEL~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [13]))) # (!\u_CPU_SM|DIEL~regout  & 
// (\DATA[13]~13 ))))

	.dataa(\DATA[13]~13 ),
	.datab(\u_SCSI_SM|CPU2S_o~regout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [13]),
	.datad(\u_CPU_SM|DIEL~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[13]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[13]~55 .lut_mask = 16'hF0E2;
defparam \u_datapath|ID[13]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N24
cycloneii_lcell_comb \u_datapath|ID[13]~75 (
// Equation(s):
// \u_datapath|ID[13]~75_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[5]~5 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|ID[13]~55_combout ))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\u_datapath|ID[13]~55_combout ),
	.datac(\PD_PORT[5]~5 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|ID[13]~75_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[13]~75 .lut_mask = 16'hE4E4;
defparam \u_datapath|ID[13]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N25
cycloneii_lcell_ff \int_fifo|BUFFER[3][13] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\u_datapath|ID[13]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][13]~regout ));

// Location: LCFF_X20_Y5_N23
cycloneii_lcell_ff \int_fifo|BUFFER[1][13] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[13]~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][13]~regout ));

// Location: LCCOMB_X20_Y5_N22
cycloneii_lcell_comb \int_fifo|Mux18~3 (
// Equation(s):
// \int_fifo|Mux18~3_combout  = (\int_fifo|Mux18~2_combout  & ((\int_fifo|BUFFER[3][13]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux18~2_combout  & (((\int_fifo|BUFFER[1][13]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux18~2_combout ),
	.datab(\int_fifo|BUFFER[3][13]~regout ),
	.datac(\int_fifo|BUFFER[1][13]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux18~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y5_N17
cycloneii_lcell_ff \int_fifo|BUFFER[5][13] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[13]~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][13]~regout ));

// Location: LCCOMB_X17_Y5_N16
cycloneii_lcell_comb \int_fifo|Mux18~0 (
// Equation(s):
// \int_fifo|Mux18~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][13]~regout ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][13]~regout ))))

	.dataa(\int_fifo|BUFFER[4][13]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[5][13]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux18~0 .lut_mask = 16'hFC22;
defparam \int_fifo|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y5_N23
cycloneii_lcell_ff \int_fifo|BUFFER[6][13] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[13]~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][13]~regout ));

// Location: LCFF_X18_Y5_N13
cycloneii_lcell_ff \int_fifo|BUFFER[7][13] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[13]~75_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][13]~regout ));

// Location: LCCOMB_X18_Y5_N22
cycloneii_lcell_comb \int_fifo|Mux18~1 (
// Equation(s):
// \int_fifo|Mux18~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux18~0_combout  & ((\int_fifo|BUFFER[7][13]~regout ))) # (!\int_fifo|Mux18~0_combout  & (\int_fifo|BUFFER[6][13]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (\int_fifo|Mux18~0_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|Mux18~0_combout ),
	.datac(\int_fifo|BUFFER[6][13]~regout ),
	.datad(\int_fifo|BUFFER[7][13]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux18~1 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneii_lcell_comb \int_fifo|Mux18~4 (
// Equation(s):
// \int_fifo|Mux18~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux18~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux18~3_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datab(\int_fifo|Mux18~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|Mux18~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux18~4 .lut_mask = 16'hEE44;
defparam \int_fifo|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N15
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[13] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux18~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [13]));

// Location: LCCOMB_X20_Y8_N12
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_RX[5]~5 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_RX[5]~5_combout  = (\PD_PORT[5]~5  & ((\u_SCSI_SM|S2CPU_o~regout ) # (\u_SCSI_SM|S2F_o~regout )))

	.dataa(\PD_PORT[5]~5 ),
	.datab(vcc),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[5]~5 .lut_mask = 16'hAAA0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N13
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[5] (
	.clk(!\u_SCSI_SM|nLS2CPU~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]));

// Location: LCCOMB_X20_Y8_N14
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[13]~57 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[13]~57_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & (\u_datapath|u_datapath_output|LD_LATCH [13])))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [13]),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[13]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[13]~57 .lut_mask = 16'hEC20;
defparam \u_datapath|u_datapath_output|DATA[13]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_RX[6]~6 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_RX[6]~6_combout  = (\PD_PORT[6]~6  & ((\u_SCSI_SM|S2F_o~regout ) # (\u_SCSI_SM|S2CPU_o~regout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(vcc),
	.datac(\PD_PORT[6]~6 ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[6]~6 .lut_mask = 16'hF0A0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N3
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[6] (
	.clk(!\u_SCSI_SM|nLS2CPU~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]));

// Location: LCFF_X20_Y9_N31
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[14] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[30]~30 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [14]));

// Location: LCCOMB_X20_Y9_N30
cycloneii_lcell_comb \u_datapath|ID[14]~59 (
// Equation(s):
// \u_datapath|ID[14]~59_combout  = (\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_input|UD_LATCH [14])))) # (!\u_SCSI_SM|CPU2S_o~regout  & ((\u_CPU_SM|DIEL~regout  & ((\u_datapath|u_datapath_input|UD_LATCH [14]))) # (!\u_CPU_SM|DIEL~regout  & 
// (\DATA[14]~14 ))))

	.dataa(\DATA[14]~14 ),
	.datab(\u_SCSI_SM|CPU2S_o~regout ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [14]),
	.datad(\u_CPU_SM|DIEL~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[14]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[14]~59 .lut_mask = 16'hF0E2;
defparam \u_datapath|ID[14]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N12
cycloneii_lcell_comb \u_datapath|ID[14]~77 (
// Equation(s):
// \u_datapath|ID[14]~77_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[6]~6 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\u_datapath|ID[14]~59_combout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\PD_PORT[6]~6 ),
	.datac(vcc),
	.datad(\u_datapath|ID[14]~59_combout ),
	.cin(gnd),
	.combout(\u_datapath|ID[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[14]~77 .lut_mask = 16'hDD88;
defparam \u_datapath|ID[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneii_lcell_comb \int_fifo|BUFFER[0][14]~feeder (
// Equation(s):
// \int_fifo|BUFFER[0][14]~feeder_combout  = \u_datapath|ID[14]~77_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[14]~77_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[0][14]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y5_N23
cycloneii_lcell_ff \int_fifo|BUFFER[0][14] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[0][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][14]~regout ));

// Location: LCFF_X21_Y5_N25
cycloneii_lcell_ff \int_fifo|BUFFER[2][14] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[14]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][14]~regout ));

// Location: LCCOMB_X21_Y5_N24
cycloneii_lcell_comb \int_fifo|Mux17~2 (
// Equation(s):
// \int_fifo|Mux17~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|BUFFER[2][14]~regout ) # (\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[0][14]~regout  & 
// ((!\int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[0][14]~regout ),
	.datac(\int_fifo|BUFFER[2][14]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux17~2 .lut_mask = 16'hAAE4;
defparam \int_fifo|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y5_N15
cycloneii_lcell_ff \int_fifo|BUFFER[1][14] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[14]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][14]~regout ));

// Location: LCCOMB_X20_Y5_N14
cycloneii_lcell_comb \int_fifo|Mux17~3 (
// Equation(s):
// \int_fifo|Mux17~3_combout  = (\int_fifo|Mux17~2_combout  & ((\int_fifo|BUFFER[3][14]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux17~2_combout  & (((\int_fifo|BUFFER[1][14]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|BUFFER[3][14]~regout ),
	.datab(\int_fifo|Mux17~2_combout ),
	.datac(\int_fifo|BUFFER[1][14]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux17~3 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneii_lcell_comb \int_fifo|Mux17~4 (
// Equation(s):
// \int_fifo|Mux17~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux17~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux17~3_combout )))

	.dataa(\int_fifo|Mux17~1_combout ),
	.datab(\int_fifo|Mux17~3_combout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\int_fifo|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux17~4 .lut_mask = 16'hACAC;
defparam \int_fifo|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N13
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[14] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux17~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [14]));

// Location: LCCOMB_X20_Y10_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[14]~58 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[14]~58_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [14]))))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [14]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[14]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[14]~58 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_output|DATA[14]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|SCSI_DATA_RX[7]~7 (
// Equation(s):
// \u_datapath|u_datapath_scsi|SCSI_DATA_RX[7]~7_combout  = (\PD_PORT[7]~7  & ((\u_SCSI_SM|S2F_o~regout ) # (\u_SCSI_SM|S2CPU_o~regout )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(vcc),
	.datac(\PD_PORT[7]~7 ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[7]~7 .lut_mask = 16'hF0A0;
defparam \u_datapath|u_datapath_scsi|SCSI_DATA_RX[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N31
cycloneii_lcell_ff \u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED[7] (
	.clk(!\u_SCSI_SM|nLS2CPU~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_scsi|SCSI_DATA_RX[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7]));

// Location: LCCOMB_X18_Y5_N24
cycloneii_lcell_comb \u_datapath|ID[15]~79 (
// Equation(s):
// \u_datapath|ID[15]~79_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[7]~7 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\u_datapath|ID[15]~63_combout ))

	.dataa(\u_datapath|ID[15]~63_combout ),
	.datab(\PD_PORT[7]~7 ),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[15]~79 .lut_mask = 16'hCCAA;
defparam \u_datapath|ID[15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y5_N31
cycloneii_lcell_ff \int_fifo|BUFFER[3][15] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[15]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][15]~regout ));

// Location: LCFF_X15_Y5_N17
cycloneii_lcell_ff \int_fifo|BUFFER[1][15] (
	.clk(\int_fifo|u_write_strobes|LMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[15]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][15]~regout ));

// Location: LCCOMB_X15_Y5_N16
cycloneii_lcell_comb \int_fifo|Mux16~3 (
// Equation(s):
// \int_fifo|Mux16~3_combout  = (\int_fifo|Mux16~2_combout  & ((\int_fifo|BUFFER[3][15]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux16~2_combout  & (((\int_fifo|BUFFER[1][15]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux16~2_combout ),
	.datab(\int_fifo|BUFFER[3][15]~regout ),
	.datac(\int_fifo|BUFFER[1][15]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux16~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cycloneii_lcell_comb \int_fifo|Mux16~4 (
// Equation(s):
// \int_fifo|Mux16~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux16~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux16~3_combout )))

	.dataa(\int_fifo|Mux16~1_combout ),
	.datab(\int_fifo|Mux16~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux16~4 .lut_mask = 16'hAACC;
defparam \int_fifo|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|LD_LATCH[15]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|LD_LATCH[15]~feeder_combout  = \int_fifo|Mux16~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux16~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|LD_LATCH[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|LD_LATCH[15]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|LD_LATCH[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y5_N3
cycloneii_lcell_ff \u_datapath|u_datapath_output|LD_LATCH[15] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|LD_LATCH[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|LD_LATCH [15]));

// Location: LCCOMB_X20_Y10_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[15]~59 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[15]~59_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7])))) # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_CPU_SM|F2CPUL~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [15]))))

	.dataa(\u_CPU_SM|F2CPUL~regout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7]),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [15]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[15]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[15]~59 .lut_mask = 16'hCCA0;
defparam \u_datapath|u_datapath_output|DATA[15]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneii_lcell_comb \u_CPU_SM|u_cpudff2|p2c~0 (
// Equation(s):
// \u_CPU_SM|u_cpudff2|p2c~0_combout  = (\_STERM~combout  & (!DSACK_LATCHED_[0] & !DSACK_LATCHED_[1]))

	.dataa(\_STERM~combout ),
	.datab(vcc),
	.datac(DSACK_LATCHED_[0]),
	.datad(DSACK_LATCHED_[1]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_cpudff2|p2c~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_cpudff2|p2c~0 .lut_mask = 16'h000A;
defparam \u_CPU_SM|u_cpudff2|p2c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_Z~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_Z~0_combout  = (\u_CPU_SM|u_cpudff2|p2c~1_combout  & (\u_CPU_SM|u_cpudff2|p2c~0_combout  & (\u_CPU_SM|STATE [1] $ (!\u_CPU_SM|STATE [2]))))

	.dataa(\u_CPU_SM|u_cpudff2|p2c~1_combout ),
	.datab(\u_CPU_SM|u_cpudff2|p2c~0_combout ),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_Z~0 .lut_mask = 16'h8008;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0_combout  = \u_CPU_SM|STATE [1] $ (\u_CPU_SM|STATE [2])

	.dataa(\u_CPU_SM|STATE [1]),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0 .lut_mask = 16'h5A5A;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~1_combout  = (\u_CPU_SM|u_cpudff3|p3b~0_combout  & (\u_CPU_SM|u_cpudff4|p4a~0_combout  & (!\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0_combout  & !\DSK1_IN_~0_combout )))

	.dataa(\u_CPU_SM|u_cpudff3|p3b~0_combout ),
	.datab(\u_CPU_SM|u_cpudff4|p4a~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~0_combout ),
	.datad(\DSK1_IN_~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~1 .lut_mask = 16'h0008;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E39_s~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E39_s~0_combout  = (\u_CPU_SM|u_cpudff2|p2c~1_combout  & (\u_CPU_SM|STATE [1] & \u_CPU_SM|STATE [2]))

	.dataa(\u_CPU_SM|u_cpudff2|p2c~1_combout ),
	.datab(vcc),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [2]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E39_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E39_s~0 .lut_mask = 16'hA000;
defparam \u_CPU_SM|u_CPU_SM_inputs|E39_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout  = (!\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~1_combout  & (!\u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~combout  & ((\_STERM~combout ) # (!\u_CPU_SM|u_CPU_SM_inputs|E39_s~0_combout ))))

	.dataa(\_STERM~combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_X~1_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E39_s~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E37_s_E44_s~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0 .lut_mask = 16'h0023;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2_combout  = ((\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_Z~0_combout ) # ((!\u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout ) # (!\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout ))) # (!\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1_combout )

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~1_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_Z~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~0_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_outputs|PAS_d~0_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2 .lut_mask = 16'hDFFF;
defparam \u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N7
cycloneii_lcell_ff \u_CPU_SM|F2CPUH (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|F2CPUH_d~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|F2CPUH~regout ));

// Location: LCCOMB_X20_Y10_N22
cycloneii_lcell_comb \u_datapath|ID[16]~32 (
// Equation(s):
// \u_datapath|ID[16]~32_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[0]~0 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\DATA[0]~0 )))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(vcc),
	.datac(\PD_PORT[0]~0 ),
	.datad(\DATA[0]~0 ),
	.cin(gnd),
	.combout(\u_datapath|ID[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[16]~32 .lut_mask = 16'hF5A0;
defparam \u_datapath|ID[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneii_lcell_comb \int_fifo|BUFFER[5][16]~feeder (
// Equation(s):
// \int_fifo|BUFFER[5][16]~feeder_combout  = \u_datapath|ID[16]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[16]~32_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[5][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[5][16]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[5][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N31
cycloneii_lcell_ff \int_fifo|BUFFER[5][16] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[5][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][16]~regout ));

// Location: LCFF_X18_Y9_N1
cycloneii_lcell_ff \int_fifo|BUFFER[4][16] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[16]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][16]~regout ));

// Location: LCCOMB_X18_Y9_N0
cycloneii_lcell_comb \int_fifo|Mux15~0 (
// Equation(s):
// \int_fifo|Mux15~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][16]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][16]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[5][16]~regout ),
	.datac(\int_fifo|BUFFER[4][16]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux15~0 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N19
cycloneii_lcell_ff \int_fifo|BUFFER[7][16] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[16]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][16]~regout ));

// Location: LCCOMB_X19_Y9_N24
cycloneii_lcell_comb \int_fifo|BUFFER[6][16]~feeder (
// Equation(s):
// \int_fifo|BUFFER[6][16]~feeder_combout  = \u_datapath|ID[16]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[16]~32_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][16]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[6][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N25
cycloneii_lcell_ff \int_fifo|BUFFER[6][16] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[6][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][16]~regout ));

// Location: LCCOMB_X18_Y9_N18
cycloneii_lcell_comb \int_fifo|Mux15~1 (
// Equation(s):
// \int_fifo|Mux15~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux15~0_combout  & (\int_fifo|BUFFER[7][16]~regout )) # (!\int_fifo|Mux15~0_combout  & ((\int_fifo|BUFFER[6][16]~regout ))))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (\int_fifo|Mux15~0_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|Mux15~0_combout ),
	.datac(\int_fifo|BUFFER[7][16]~regout ),
	.datad(\int_fifo|BUFFER[6][16]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux15~1 .lut_mask = 16'hE6C4;
defparam \int_fifo|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneii_lcell_comb \int_fifo|Mux15~4 (
// Equation(s):
// \int_fifo|Mux15~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux15~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux15~3_combout ))

	.dataa(\int_fifo|Mux15~3_combout ),
	.datab(\int_fifo|Mux15~1_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux15~4 .lut_mask = 16'hCCAA;
defparam \int_fifo|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N15
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[0] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux15~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [0]));

// Location: LCCOMB_X24_Y10_N26
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout  = (\u_CPU_SM|STATE [4] & (\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout  & ((\DSACK_CPU_SM~0_combout ) # (!\_STERM~combout ))))

	.dataa(\u_CPU_SM|STATE [4]),
	.datab(\u_CPU_SM|u_CPU_SM_inputs|E30_d~0_combout ),
	.datac(\DSACK_CPU_SM~0_combout ),
	.datad(\_STERM~combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0 .lut_mask = 16'h8088;
defparam \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~1_combout  = (\u_CPU_SM|STATE [2] & (\u_CPU_SM|u_cpudff3|p3b~0_combout  & (\u_CPU_SM|STATE [1] & !\u_CPU_SM|STATE [4])))

	.dataa(\u_CPU_SM|STATE [2]),
	.datab(\u_CPU_SM|u_cpudff3|p3b~0_combout ),
	.datac(\u_CPU_SM|STATE [1]),
	.datad(\u_CPU_SM|STATE [4]),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~1 .lut_mask = 16'h0080;
defparam \u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneii_lcell_comb \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1 (
// Equation(s):
// \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout  = (\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Z~2_combout ) # ((\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ) # ((\u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~1_combout ) # (\u_CPU_SM|u_CPU_SM_inputs|E53~4_combout 
// )))

	.dataa(\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_Z~2_combout ),
	.datab(\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~0_combout ),
	.datac(\u_CPU_SM|u_CPU_SM_inputs|E40_s_E41_s~1_combout ),
	.datad(\u_CPU_SM|u_CPU_SM_inputs|E53~4_combout ),
	.cin(gnd),
	.combout(\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1 .lut_mask = 16'hFFFE;
defparam \u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N11
cycloneii_lcell_ff \u_CPU_SM|BRIDGEOUT (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_CPU_SM|u_CPU_SM_outputs|BRIDGEOUT_d~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_CPU_SM|BRIDGEOUT~regout ));

// Location: LCCOMB_X19_Y7_N14
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[16]~60 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[16]~60_combout  = (\u_CPU_SM|F2CPUH~regout  & (((\u_datapath|u_datapath_output|UD_LATCH [0])))) # (!\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|LD_LATCH [0] & ((\u_CPU_SM|BRIDGEOUT~regout ))))

	.dataa(\u_datapath|u_datapath_output|LD_LATCH [0]),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [0]),
	.datad(\u_CPU_SM|BRIDGEOUT~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[16]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[16]~60 .lut_mask = 16'hE2C0;
defparam \u_datapath|u_datapath_output|DATA[16]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[16]~61 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[16]~61_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & \u_datapath|u_datapath_output|DATA[16]~60_combout )

	.dataa(vcc),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_datapath|u_datapath_output|DATA[16]~60_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[16]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[16]~61 .lut_mask = 16'h3030;
defparam \u_datapath|u_datapath_output|DATA[16]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneii_lcell_comb \u_datapath|ID[17]~37 (
// Equation(s):
// \u_datapath|ID[17]~37_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[1]~1 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA[1]~1 ))

	.dataa(vcc),
	.datab(\DATA[1]~1 ),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\PD_PORT[1]~1 ),
	.cin(gnd),
	.combout(\u_datapath|ID[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[17]~37 .lut_mask = 16'hFC0C;
defparam \u_datapath|ID[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N17
cycloneii_lcell_ff \int_fifo|BUFFER[1][17] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[17]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][17]~regout ));

// Location: LCCOMB_X17_Y8_N18
cycloneii_lcell_comb \int_fifo|BUFFER[3][17]~feeder (
// Equation(s):
// \int_fifo|BUFFER[3][17]~feeder_combout  = \u_datapath|ID[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[17]~37_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][17]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N19
cycloneii_lcell_ff \int_fifo|BUFFER[3][17] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[3][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][17]~regout ));

// Location: LCCOMB_X17_Y8_N16
cycloneii_lcell_comb \int_fifo|Mux14~3 (
// Equation(s):
// \int_fifo|Mux14~3_combout  = (\int_fifo|Mux14~2_combout  & (((\int_fifo|BUFFER[3][17]~regout )) # (!\int_fifo|u_next_out_cntr|COUNT [0]))) # (!\int_fifo|Mux14~2_combout  & (\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[1][17]~regout )))

	.dataa(\int_fifo|Mux14~2_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[1][17]~regout ),
	.datad(\int_fifo|BUFFER[3][17]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux14~3 .lut_mask = 16'hEA62;
defparam \int_fifo|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneii_lcell_comb \int_fifo|Mux14~4 (
// Equation(s):
// \int_fifo|Mux14~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux14~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux14~3_combout )))

	.dataa(\int_fifo|Mux14~1_combout ),
	.datab(\int_fifo|Mux14~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux14~4 .lut_mask = 16'hAACC;
defparam \int_fifo|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N9
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[1] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux14~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [1]));

// Location: LCCOMB_X18_Y7_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[17]~62 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[17]~62_combout  = (\u_CPU_SM|F2CPUH~regout  & (((\u_datapath|u_datapath_output|UD_LATCH [1])))) # (!\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_output|LD_LATCH [1] & (\u_CPU_SM|BRIDGEOUT~regout )))

	.dataa(\u_datapath|u_datapath_output|LD_LATCH [1]),
	.datab(\u_CPU_SM|BRIDGEOUT~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [1]),
	.datad(\u_CPU_SM|F2CPUH~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[17]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[17]~62 .lut_mask = 16'hF088;
defparam \u_datapath|u_datapath_output|DATA[17]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[17]~63 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[17]~63_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & \u_datapath|u_datapath_output|DATA[17]~62_combout )

	.dataa(vcc),
	.datab(\u_SCSI_SM|S2CPU_o~regout ),
	.datac(\u_datapath|u_datapath_output|DATA[17]~62_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[17]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[17]~63 .lut_mask = 16'h3030;
defparam \u_datapath|u_datapath_output|DATA[17]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
cycloneii_lcell_comb \u_datapath|ID[18]~40 (
// Equation(s):
// \u_datapath|ID[18]~40_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[2]~2 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA[2]~2 ))

	.dataa(\DATA[2]~2 ),
	.datab(vcc),
	.datac(\PD_PORT[2]~2 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[18]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[18]~40 .lut_mask = 16'hF0AA;
defparam \u_datapath|ID[18]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneii_lcell_comb \int_fifo|BUFFER[6][18]~feeder (
// Equation(s):
// \int_fifo|BUFFER[6][18]~feeder_combout  = \u_datapath|ID[18]~40_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[18]~40_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][18]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[6][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N29
cycloneii_lcell_ff \int_fifo|BUFFER[6][18] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[6][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][18]~regout ));

// Location: LCFF_X18_Y9_N11
cycloneii_lcell_ff \int_fifo|BUFFER[7][18] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[18]~40_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][18]~regout ));

// Location: LCCOMB_X18_Y9_N10
cycloneii_lcell_comb \int_fifo|Mux13~1 (
// Equation(s):
// \int_fifo|Mux13~1_combout  = (\int_fifo|Mux13~0_combout  & (((\int_fifo|BUFFER[7][18]~regout ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux13~0_combout  & (\int_fifo|BUFFER[6][18]~regout  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|Mux13~0_combout ),
	.datab(\int_fifo|BUFFER[6][18]~regout ),
	.datac(\int_fifo|BUFFER[7][18]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux13~1 .lut_mask = 16'hE4AA;
defparam \int_fifo|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneii_lcell_comb \int_fifo|Mux13~4 (
// Equation(s):
// \int_fifo|Mux13~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux13~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux13~3_combout ))

	.dataa(\int_fifo|Mux13~3_combout ),
	.datab(\int_fifo|Mux13~1_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux13~4 .lut_mask = 16'hCCAA;
defparam \int_fifo|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N29
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[2] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux13~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [2]));

// Location: LCCOMB_X21_Y8_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[18]~64 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[18]~64_combout  = (\u_CPU_SM|F2CPUH~regout  & (((\u_datapath|u_datapath_output|UD_LATCH [2])))) # (!\u_CPU_SM|F2CPUH~regout  & (\u_CPU_SM|BRIDGEOUT~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [2]))))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [2]),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [2]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[18]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[18]~64 .lut_mask = 16'hE2C0;
defparam \u_datapath|u_datapath_output|DATA[18]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[18]~65 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[18]~65_combout  = (\u_datapath|u_datapath_output|DATA[18]~64_combout  & !\u_SCSI_SM|S2CPU_o~regout )

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_output|DATA[18]~64_combout ),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[18]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[18]~65 .lut_mask = 16'h00CC;
defparam \u_datapath|u_datapath_output|DATA[18]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneii_lcell_comb \u_datapath|ID[19]~45 (
// Equation(s):
// \u_datapath|ID[19]~45_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[3]~3 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\DATA[3]~3 )))

	.dataa(vcc),
	.datab(\PD_PORT[3]~3 ),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\DATA[3]~3 ),
	.cin(gnd),
	.combout(\u_datapath|ID[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[19]~45 .lut_mask = 16'hCFC0;
defparam \u_datapath|ID[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N1
cycloneii_lcell_ff \int_fifo|BUFFER[2][19] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[19]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][19]~regout ));

// Location: LCFF_X18_Y8_N19
cycloneii_lcell_ff \int_fifo|BUFFER[0][19] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[19]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][19]~regout ));

// Location: LCCOMB_X18_Y8_N18
cycloneii_lcell_comb \int_fifo|Mux12~2 (
// Equation(s):
// \int_fifo|Mux12~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][19]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][19]~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][19]~regout ),
	.datac(\int_fifo|BUFFER[0][19]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux12~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N5
cycloneii_lcell_ff \int_fifo|BUFFER[1][19] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[19]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][19]~regout ));

// Location: LCCOMB_X17_Y8_N4
cycloneii_lcell_comb \int_fifo|Mux12~3 (
// Equation(s):
// \int_fifo|Mux12~3_combout  = (\int_fifo|Mux12~2_combout  & ((\int_fifo|BUFFER[3][19]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux12~2_combout  & (((\int_fifo|BUFFER[1][19]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|BUFFER[3][19]~regout ),
	.datab(\int_fifo|Mux12~2_combout ),
	.datac(\int_fifo|BUFFER[1][19]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux12~3 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cycloneii_lcell_comb \int_fifo|Mux12~4 (
// Equation(s):
// \int_fifo|Mux12~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux12~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux12~3_combout )))

	.dataa(\int_fifo|Mux12~1_combout ),
	.datab(\int_fifo|Mux12~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux12~4 .lut_mask = 16'hAACC;
defparam \int_fifo|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N13
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[3] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux12~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [3]));

// Location: LCCOMB_X21_Y8_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[19]~66 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[19]~66_combout  = (\u_CPU_SM|F2CPUH~regout  & (((\u_datapath|u_datapath_output|UD_LATCH [3])))) # (!\u_CPU_SM|F2CPUH~regout  & (\u_CPU_SM|BRIDGEOUT~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [3]))))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [3]),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[19]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[19]~66 .lut_mask = 16'hE2C0;
defparam \u_datapath|u_datapath_output|DATA[19]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[19]~67 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[19]~67_combout  = (\u_datapath|u_datapath_output|DATA[19]~66_combout  & !\u_SCSI_SM|S2CPU_o~regout )

	.dataa(\u_datapath|u_datapath_output|DATA[19]~66_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[19]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[19]~67 .lut_mask = 16'h00AA;
defparam \u_datapath|u_datapath_output|DATA[19]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneii_lcell_comb \u_datapath|ID[20]~48 (
// Equation(s):
// \u_datapath|ID[20]~48_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[4]~4 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA[4]~4 ))

	.dataa(vcc),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(\DATA[4]~4 ),
	.datad(\PD_PORT[4]~4 ),
	.cin(gnd),
	.combout(\u_datapath|ID[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[20]~48 .lut_mask = 16'hFC30;
defparam \u_datapath|ID[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneii_lcell_comb \int_fifo|BUFFER[2][20]~feeder (
// Equation(s):
// \int_fifo|BUFFER[2][20]~feeder_combout  = \u_datapath|ID[20]~48_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[20]~48_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[2][20]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y8_N29
cycloneii_lcell_ff \int_fifo|BUFFER[2][20] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[2][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][20]~regout ));

// Location: LCFF_X18_Y8_N15
cycloneii_lcell_ff \int_fifo|BUFFER[0][20] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[20]~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][20]~regout ));

// Location: LCCOMB_X18_Y8_N14
cycloneii_lcell_comb \int_fifo|Mux11~2 (
// Equation(s):
// \int_fifo|Mux11~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][20]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][20]~regout )))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[2][20]~regout ),
	.datac(\int_fifo|BUFFER[0][20]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux11~2 .lut_mask = 16'hEE50;
defparam \int_fifo|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y8_N25
cycloneii_lcell_ff \int_fifo|BUFFER[1][20] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[20]~48_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][20]~regout ));

// Location: LCCOMB_X17_Y8_N24
cycloneii_lcell_comb \int_fifo|Mux11~3 (
// Equation(s):
// \int_fifo|Mux11~3_combout  = (\int_fifo|Mux11~2_combout  & ((\int_fifo|BUFFER[3][20]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux11~2_combout  & (((\int_fifo|BUFFER[1][20]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|BUFFER[3][20]~regout ),
	.datab(\int_fifo|Mux11~2_combout ),
	.datac(\int_fifo|BUFFER[1][20]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux11~3 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cycloneii_lcell_comb \int_fifo|Mux11~4 (
// Equation(s):
// \int_fifo|Mux11~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux11~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux11~3_combout )))

	.dataa(\int_fifo|Mux11~1_combout ),
	.datab(\int_fifo|Mux11~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux11~4 .lut_mask = 16'hAACC;
defparam \int_fifo|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N5
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[4] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux11~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [4]));

// Location: LCCOMB_X21_Y8_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[20]~68 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[20]~68_combout  = (\u_CPU_SM|F2CPUH~regout  & (((\u_datapath|u_datapath_output|UD_LATCH [4])))) # (!\u_CPU_SM|F2CPUH~regout  & (\u_CPU_SM|BRIDGEOUT~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [4]))))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [4]),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[20]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[20]~68 .lut_mask = 16'hE2C0;
defparam \u_datapath|u_datapath_output|DATA[20]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[20]~69 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[20]~69_combout  = (\u_datapath|u_datapath_output|DATA[20]~68_combout  & !\u_SCSI_SM|S2CPU_o~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_datapath|u_datapath_output|DATA[20]~68_combout ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[20]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[20]~69 .lut_mask = 16'h00F0;
defparam \u_datapath|u_datapath_output|DATA[20]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneii_lcell_comb \u_datapath|ID[21]~53 (
// Equation(s):
// \u_datapath|ID[21]~53_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[5]~5 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA[5]~5 ))

	.dataa(vcc),
	.datab(\DATA[5]~5 ),
	.datac(\PD_PORT[5]~5 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[21]~53 .lut_mask = 16'hF0CC;
defparam \u_datapath|ID[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N27
cycloneii_lcell_ff \int_fifo|BUFFER[3][21] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[21]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][21]~regout ));

// Location: LCFF_X19_Y8_N1
cycloneii_lcell_ff \int_fifo|BUFFER[1][21] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[21]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][21]~regout ));

// Location: LCCOMB_X19_Y8_N0
cycloneii_lcell_comb \int_fifo|Mux10~3 (
// Equation(s):
// \int_fifo|Mux10~3_combout  = (\int_fifo|Mux10~2_combout  & ((\int_fifo|BUFFER[3][21]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux10~2_combout  & (((\int_fifo|BUFFER[1][21]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux10~2_combout ),
	.datab(\int_fifo|BUFFER[3][21]~regout ),
	.datac(\int_fifo|BUFFER[1][21]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux10~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N3
cycloneii_lcell_ff \int_fifo|BUFFER[5][21] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[21]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][21]~regout ));

// Location: LCFF_X18_Y9_N5
cycloneii_lcell_ff \int_fifo|BUFFER[4][21] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[21]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][21]~regout ));

// Location: LCCOMB_X18_Y9_N4
cycloneii_lcell_comb \int_fifo|Mux10~0 (
// Equation(s):
// \int_fifo|Mux10~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][21]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][21]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[5][21]~regout ),
	.datac(\int_fifo|BUFFER[4][21]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux10~0 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N31
cycloneii_lcell_ff \int_fifo|BUFFER[7][21] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[21]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][21]~regout ));

// Location: LCFF_X19_Y9_N21
cycloneii_lcell_ff \int_fifo|BUFFER[6][21] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[21]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][21]~regout ));

// Location: LCCOMB_X18_Y9_N30
cycloneii_lcell_comb \int_fifo|Mux10~1 (
// Equation(s):
// \int_fifo|Mux10~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux10~0_combout  & (\int_fifo|BUFFER[7][21]~regout )) # (!\int_fifo|Mux10~0_combout  & ((\int_fifo|BUFFER[6][21]~regout ))))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (\int_fifo|Mux10~0_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|Mux10~0_combout ),
	.datac(\int_fifo|BUFFER[7][21]~regout ),
	.datad(\int_fifo|BUFFER[6][21]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux10~1 .lut_mask = 16'hE6C4;
defparam \int_fifo|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneii_lcell_comb \int_fifo|Mux10~4 (
// Equation(s):
// \int_fifo|Mux10~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux10~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux10~3_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datab(\int_fifo|Mux10~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|Mux10~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux10~4 .lut_mask = 16'hEE44;
defparam \int_fifo|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N7
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[5] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux10~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [5]));

// Location: LCCOMB_X20_Y7_N6
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[21]~70 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[21]~70_combout  = (\u_CPU_SM|F2CPUH~regout  & (((\u_datapath|u_datapath_output|UD_LATCH [5])))) # (!\u_CPU_SM|F2CPUH~regout  & (\u_CPU_SM|BRIDGEOUT~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [5]))))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [5]),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [5]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[21]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[21]~70 .lut_mask = 16'hE2C0;
defparam \u_datapath|u_datapath_output|DATA[21]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[21]~71 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[21]~71_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & \u_datapath|u_datapath_output|DATA[21]~70_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_output|DATA[21]~70_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[21]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[21]~71 .lut_mask = 16'h0F00;
defparam \u_datapath|u_datapath_output|DATA[21]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneii_lcell_comb \u_datapath|ID[22]~56 (
// Equation(s):
// \u_datapath|ID[22]~56_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[6]~6 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\DATA[6]~6 )))

	.dataa(vcc),
	.datab(\PD_PORT[6]~6 ),
	.datac(\DATA[6]~6 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[22]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[22]~56 .lut_mask = 16'hCCF0;
defparam \u_datapath|ID[22]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneii_lcell_comb \int_fifo|BUFFER[6][22]~feeder (
// Equation(s):
// \int_fifo|BUFFER[6][22]~feeder_combout  = \u_datapath|ID[22]~56_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[22]~56_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[6][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[6][22]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[6][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N25
cycloneii_lcell_ff \int_fifo|BUFFER[6][22] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[6][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][22]~regout ));

// Location: LCFF_X18_Y9_N7
cycloneii_lcell_ff \int_fifo|BUFFER[7][22] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[22]~56_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][22]~regout ));

// Location: LCCOMB_X18_Y9_N6
cycloneii_lcell_comb \int_fifo|Mux9~1 (
// Equation(s):
// \int_fifo|Mux9~1_combout  = (\int_fifo|Mux9~0_combout  & (((\int_fifo|BUFFER[7][22]~regout ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux9~0_combout  & (\int_fifo|BUFFER[6][22]~regout  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|Mux9~0_combout ),
	.datab(\int_fifo|BUFFER[6][22]~regout ),
	.datac(\int_fifo|BUFFER[7][22]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux9~1 .lut_mask = 16'hE4AA;
defparam \int_fifo|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneii_lcell_comb \int_fifo|Mux9~4 (
// Equation(s):
// \int_fifo|Mux9~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux9~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux9~3_combout ))

	.dataa(\int_fifo|Mux9~3_combout ),
	.datab(vcc),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\int_fifo|Mux9~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux9~4 .lut_mask = 16'hFA0A;
defparam \int_fifo|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N19
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[6] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux9~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [6]));

// Location: LCCOMB_X20_Y7_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[22]~72 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[22]~72_combout  = (\u_CPU_SM|F2CPUH~regout  & (((\u_datapath|u_datapath_output|UD_LATCH [6])))) # (!\u_CPU_SM|F2CPUH~regout  & (\u_CPU_SM|BRIDGEOUT~regout  & (\u_datapath|u_datapath_output|LD_LATCH [6])))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [6]),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [6]),
	.datad(\u_CPU_SM|F2CPUH~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[22]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[22]~72 .lut_mask = 16'hF088;
defparam \u_datapath|u_datapath_output|DATA[22]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N0
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[22]~73 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[22]~73_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & \u_datapath|u_datapath_output|DATA[22]~72_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_output|DATA[22]~72_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[22]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[22]~73 .lut_mask = 16'h0F00;
defparam \u_datapath|u_datapath_output|DATA[22]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
cycloneii_lcell_comb \u_datapath|ID[23]~61 (
// Equation(s):
// \u_datapath|ID[23]~61_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[7]~7 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA[7]~7 ))

	.dataa(\DATA[7]~7 ),
	.datab(\PD_PORT[7]~7 ),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[23]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[23]~61 .lut_mask = 16'hCCAA;
defparam \u_datapath|ID[23]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N29
cycloneii_lcell_ff \int_fifo|BUFFER[3][23] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[23]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][23]~regout ));

// Location: LCFF_X19_Y8_N31
cycloneii_lcell_ff \int_fifo|BUFFER[1][23] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[23]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][23]~regout ));

// Location: LCCOMB_X19_Y8_N30
cycloneii_lcell_comb \int_fifo|Mux8~3 (
// Equation(s):
// \int_fifo|Mux8~3_combout  = (\int_fifo|Mux8~2_combout  & ((\int_fifo|BUFFER[3][23]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux8~2_combout  & (((\int_fifo|BUFFER[1][23]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux8~2_combout ),
	.datab(\int_fifo|BUFFER[3][23]~regout ),
	.datac(\int_fifo|BUFFER[1][23]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux8~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N9
cycloneii_lcell_ff \int_fifo|BUFFER[6][23] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[23]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][23]~regout ));

// Location: LCFF_X19_Y9_N23
cycloneii_lcell_ff \int_fifo|BUFFER[5][23] (
	.clk(\int_fifo|u_write_strobes|UMWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[23]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][23]~regout ));

// Location: LCCOMB_X19_Y9_N22
cycloneii_lcell_comb \int_fifo|Mux8~0 (
// Equation(s):
// \int_fifo|Mux8~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][23]~regout ))) # 
// (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][23]~regout ))))

	.dataa(\int_fifo|BUFFER[4][23]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[5][23]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux8~0 .lut_mask = 16'hFC22;
defparam \int_fifo|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneii_lcell_comb \int_fifo|Mux8~1 (
// Equation(s):
// \int_fifo|Mux8~1_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|Mux8~0_combout  & (\int_fifo|BUFFER[7][23]~regout )) # (!\int_fifo|Mux8~0_combout  & ((\int_fifo|BUFFER[6][23]~regout ))))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & 
// (((\int_fifo|Mux8~0_combout ))))

	.dataa(\int_fifo|BUFFER[7][23]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datac(\int_fifo|BUFFER[6][23]~regout ),
	.datad(\int_fifo|Mux8~0_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux8~1 .lut_mask = 16'hBBC0;
defparam \int_fifo|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneii_lcell_comb \int_fifo|Mux8~4 (
// Equation(s):
// \int_fifo|Mux8~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux8~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux8~3_combout ))

	.dataa(vcc),
	.datab(\int_fifo|Mux8~3_combout ),
	.datac(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datad(\int_fifo|Mux8~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux8~4 .lut_mask = 16'hFC0C;
defparam \int_fifo|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N25
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[7] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux8~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [7]));

// Location: LCCOMB_X19_Y7_N24
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[23]~74 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[23]~74_combout  = (\u_CPU_SM|F2CPUH~regout  & (((\u_datapath|u_datapath_output|UD_LATCH [7])))) # (!\u_CPU_SM|F2CPUH~regout  & (\u_CPU_SM|BRIDGEOUT~regout  & (\u_datapath|u_datapath_output|LD_LATCH [7])))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [7]),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [7]),
	.datad(\u_CPU_SM|F2CPUH~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[23]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[23]~74 .lut_mask = 16'hF088;
defparam \u_datapath|u_datapath_output|DATA[23]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N22
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[23]~75 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[23]~75_combout  = (!\u_SCSI_SM|S2CPU_o~regout  & \u_datapath|u_datapath_output|DATA[23]~74_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_output|DATA[23]~74_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[23]~75_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[23]~75 .lut_mask = 16'h0F00;
defparam \u_datapath|u_datapath_output|DATA[23]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N6
cycloneii_lcell_comb \u_datapath|ID[24]~34 (
// Equation(s):
// \u_datapath|ID[24]~34_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[0]~0 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\DATA[8]~8 )))

	.dataa(\PD_PORT[0]~0 ),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(vcc),
	.datad(\DATA[8]~8 ),
	.cin(gnd),
	.combout(\u_datapath|ID[24]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[24]~34 .lut_mask = 16'hBB88;
defparam \u_datapath|ID[24]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N1
cycloneii_lcell_ff \int_fifo|BUFFER[6][24] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[24]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][24]~regout ));

// Location: LCFF_X17_Y4_N3
cycloneii_lcell_ff \int_fifo|BUFFER[7][24] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[24]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][24]~regout ));

// Location: LCCOMB_X17_Y4_N2
cycloneii_lcell_comb \int_fifo|Mux7~1 (
// Equation(s):
// \int_fifo|Mux7~1_combout  = (\int_fifo|Mux7~0_combout  & (((\int_fifo|BUFFER[7][24]~regout ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux7~0_combout  & (\int_fifo|BUFFER[6][24]~regout  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|Mux7~0_combout ),
	.datab(\int_fifo|BUFFER[6][24]~regout ),
	.datac(\int_fifo|BUFFER[7][24]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux7~1 .lut_mask = 16'hE4AA;
defparam \int_fifo|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N30
cycloneii_lcell_comb \int_fifo|Mux7~4 (
// Equation(s):
// \int_fifo|Mux7~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux7~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux7~3_combout ))

	.dataa(\int_fifo|Mux7~3_combout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [2]),
	.datac(vcc),
	.datad(\int_fifo|Mux7~1_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux7~4 .lut_mask = 16'hEE22;
defparam \int_fifo|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N3
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[8] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux7~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [8]));

// Location: LCCOMB_X19_Y7_N2
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[24]~76 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[24]~76_combout  = (\u_CPU_SM|F2CPUH~regout  & (((\u_datapath|u_datapath_output|UD_LATCH [8])))) # (!\u_CPU_SM|F2CPUH~regout  & (\u_CPU_SM|BRIDGEOUT~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [8]))))

	.dataa(\u_CPU_SM|BRIDGEOUT~regout ),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [8]),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [8]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[24]~76_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[24]~76 .lut_mask = 16'hE2C0;
defparam \u_datapath|u_datapath_output|DATA[24]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[24]~77 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[24]~77_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0])) # (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_datapath|u_datapath_output|DATA[24]~76_combout )))

	.dataa(vcc),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [0]),
	.datac(\u_datapath|u_datapath_output|DATA[24]~76_combout ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[24]~77_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[24]~77 .lut_mask = 16'hCCF0;
defparam \u_datapath|u_datapath_output|DATA[24]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[25]~78 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[25]~78_combout  = (\u_SCSI_SM|S2CPU_o~regout ) # ((!\u_CPU_SM|F2CPUH~regout  & \u_CPU_SM|BRIDGEOUT~regout ))

	.dataa(vcc),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_CPU_SM|BRIDGEOUT~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[25]~78_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[25]~78 .lut_mask = 16'hF3F0;
defparam \u_datapath|u_datapath_output|DATA[25]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[25]~80 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[25]~80_combout  = (\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1])) # (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1])) # 
// (!\u_CPU_SM|F2CPUH~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [9])))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [1]),
	.datab(\u_datapath|u_datapath_output|LD_LATCH [9]),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_CPU_SM|F2CPUH~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[25]~80_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[25]~80 .lut_mask = 16'hAAAC;
defparam \u_datapath|u_datapath_output|DATA[25]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneii_lcell_comb \u_datapath|ID[25]~38 (
// Equation(s):
// \u_datapath|ID[25]~38_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[1]~1 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA[9]~9 ))

	.dataa(\DATA[9]~9 ),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(vcc),
	.datad(\PD_PORT[1]~1 ),
	.cin(gnd),
	.combout(\u_datapath|ID[25]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[25]~38 .lut_mask = 16'hEE22;
defparam \u_datapath|ID[25]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N17
cycloneii_lcell_ff \int_fifo|BUFFER[3][25] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[25]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][25]~regout ));

// Location: LCFF_X18_Y7_N23
cycloneii_lcell_ff \int_fifo|BUFFER[1][25] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[25]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][25]~regout ));

// Location: LCFF_X17_Y7_N3
cycloneii_lcell_ff \int_fifo|BUFFER[0][25] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[25]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][25]~regout ));

// Location: LCCOMB_X17_Y7_N2
cycloneii_lcell_comb \int_fifo|Mux6~2 (
// Equation(s):
// \int_fifo|Mux6~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][25]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][25]~regout )))))

	.dataa(\int_fifo|BUFFER[2][25]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[0][25]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux6~2 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cycloneii_lcell_comb \int_fifo|Mux6~3 (
// Equation(s):
// \int_fifo|Mux6~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux6~2_combout  & (\int_fifo|BUFFER[3][25]~regout )) # (!\int_fifo|Mux6~2_combout  & ((\int_fifo|BUFFER[1][25]~regout ))))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (((\int_fifo|Mux6~2_combout ))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[3][25]~regout ),
	.datac(\int_fifo|BUFFER[1][25]~regout ),
	.datad(\int_fifo|Mux6~2_combout ),
	.cin(gnd),
	.combout(\int_fifo|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux6~3 .lut_mask = 16'hDDA0;
defparam \int_fifo|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneii_lcell_comb \int_fifo|Mux6~4 (
// Equation(s):
// \int_fifo|Mux6~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux6~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux6~3_combout )))

	.dataa(\int_fifo|Mux6~1_combout ),
	.datab(\int_fifo|Mux6~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux6~4 .lut_mask = 16'hAACC;
defparam \int_fifo|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N11
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[9] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux6~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [9]));

// Location: LCCOMB_X20_Y10_N12
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[25]~79 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[25]~79_combout  = (\u_CPU_SM|F2CPUH~regout  & !\u_SCSI_SM|S2CPU_o~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_CPU_SM|F2CPUH~regout ),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[25]~79_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[25]~79 .lut_mask = 16'h00F0;
defparam \u_datapath|u_datapath_output|DATA[25]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[25]~81 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[25]~81_combout  = (\u_datapath|u_datapath_output|DATA[25]~78_combout  & ((\u_datapath|u_datapath_output|DATA[25]~80_combout ) # ((\u_datapath|u_datapath_output|UD_LATCH [9] & 
// \u_datapath|u_datapath_output|DATA[25]~79_combout )))) # (!\u_datapath|u_datapath_output|DATA[25]~78_combout  & (((\u_datapath|u_datapath_output|UD_LATCH [9] & \u_datapath|u_datapath_output|DATA[25]~79_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[25]~78_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[25]~80_combout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [9]),
	.datad(\u_datapath|u_datapath_output|DATA[25]~79_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[25]~81_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[25]~81 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[25]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[26]~82 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[26]~82_combout  = (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2])) # (!\u_CPU_SM|F2CPUH~regout  & ((\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2])) # 
// (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [10])))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [2]),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [10]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[26]~82_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[26]~82 .lut_mask = 16'hAAB8;
defparam \u_datapath|u_datapath_output|DATA[26]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N22
cycloneii_lcell_comb \u_datapath|ID[26]~42 (
// Equation(s):
// \u_datapath|ID[26]~42_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[2]~2 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA[10]~10 ))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\DATA[10]~10 ),
	.datac(\PD_PORT[2]~2 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|ID[26]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[26]~42 .lut_mask = 16'hE4E4;
defparam \u_datapath|ID[26]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N1
cycloneii_lcell_ff \int_fifo|BUFFER[5][26] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[26]~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][26]~regout ));

// Location: LCFF_X15_Y4_N19
cycloneii_lcell_ff \int_fifo|BUFFER[4][26] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[26]~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][26]~regout ));

// Location: LCCOMB_X15_Y4_N18
cycloneii_lcell_comb \int_fifo|Mux5~0 (
// Equation(s):
// \int_fifo|Mux5~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|BUFFER[5][26]~regout ) # ((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[4][26]~regout  & 
// !\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[5][26]~regout ),
	.datac(\int_fifo|BUFFER[4][26]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux5~0 .lut_mask = 16'hAAD8;
defparam \int_fifo|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N31
cycloneii_lcell_ff \int_fifo|BUFFER[7][26] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[26]~42_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[7][26]~regout ));

// Location: LCCOMB_X17_Y4_N30
cycloneii_lcell_comb \int_fifo|Mux5~1 (
// Equation(s):
// \int_fifo|Mux5~1_combout  = (\int_fifo|Mux5~0_combout  & (((\int_fifo|BUFFER[7][26]~regout ) # (!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux5~0_combout  & (\int_fifo|BUFFER[6][26]~regout  & ((\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[6][26]~regout ),
	.datab(\int_fifo|Mux5~0_combout ),
	.datac(\int_fifo|BUFFER[7][26]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux5~1 .lut_mask = 16'hE2CC;
defparam \int_fifo|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneii_lcell_comb \int_fifo|Mux5~4 (
// Equation(s):
// \int_fifo|Mux5~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux5~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux5~3_combout ))

	.dataa(\int_fifo|Mux5~3_combout ),
	.datab(vcc),
	.datac(\int_fifo|Mux5~1_combout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux5~4 .lut_mask = 16'hF0AA;
defparam \int_fifo|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH[10]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH[10]~feeder_combout  = \int_fifo|Mux5~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux5~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[10]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|UD_LATCH[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N25
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[10] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [10]));

// Location: LCCOMB_X20_Y8_N26
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[26]~83 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[26]~83_combout  = (\u_datapath|u_datapath_output|DATA[26]~82_combout  & ((\u_datapath|u_datapath_output|DATA[25]~78_combout ) # ((\u_datapath|u_datapath_output|DATA[25]~79_combout  & 
// \u_datapath|u_datapath_output|UD_LATCH [10])))) # (!\u_datapath|u_datapath_output|DATA[26]~82_combout  & (\u_datapath|u_datapath_output|DATA[25]~79_combout  & ((\u_datapath|u_datapath_output|UD_LATCH [10]))))

	.dataa(\u_datapath|u_datapath_output|DATA[26]~82_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[25]~79_combout ),
	.datac(\u_datapath|u_datapath_output|DATA[25]~78_combout ),
	.datad(\u_datapath|u_datapath_output|UD_LATCH [10]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[26]~83_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[26]~83 .lut_mask = 16'hECA0;
defparam \u_datapath|u_datapath_output|DATA[26]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cycloneii_lcell_comb \u_datapath|ID[27]~46 (
// Equation(s):
// \u_datapath|ID[27]~46_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[3]~3 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA[11]~11 ))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\DATA[11]~11 ),
	.datac(vcc),
	.datad(\PD_PORT[3]~3 ),
	.cin(gnd),
	.combout(\u_datapath|ID[27]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[27]~46 .lut_mask = 16'hEE44;
defparam \u_datapath|ID[27]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N3
cycloneii_lcell_ff \int_fifo|BUFFER[3][27] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[27]~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][27]~regout ));

// Location: LCFF_X15_Y7_N1
cycloneii_lcell_ff \int_fifo|BUFFER[1][27] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[27]~46_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][27]~regout ));

// Location: LCCOMB_X15_Y7_N0
cycloneii_lcell_comb \int_fifo|Mux4~3 (
// Equation(s):
// \int_fifo|Mux4~3_combout  = (\int_fifo|Mux4~2_combout  & ((\int_fifo|BUFFER[3][27]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux4~2_combout  & (((\int_fifo|BUFFER[1][27]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux4~2_combout ),
	.datab(\int_fifo|BUFFER[3][27]~regout ),
	.datac(\int_fifo|BUFFER[1][27]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux4~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N2
cycloneii_lcell_comb \int_fifo|Mux4~4 (
// Equation(s):
// \int_fifo|Mux4~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux4~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux4~3_combout )))

	.dataa(\int_fifo|Mux4~1_combout ),
	.datab(\int_fifo|Mux4~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux4~4 .lut_mask = 16'hAACC;
defparam \int_fifo|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH[11]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH[11]~feeder_combout  = \int_fifo|Mux4~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux4~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[11]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|UD_LATCH[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N15
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[11] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [11]));

// Location: LCCOMB_X20_Y8_N8
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[27]~84 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[27]~84_combout  = (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3])) # (!\u_CPU_SM|F2CPUH~regout  & ((\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3])) # 
// (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [11])))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [3]),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [11]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[27]~84_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[27]~84 .lut_mask = 16'hABA8;
defparam \u_datapath|u_datapath_output|DATA[27]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[27]~85 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[27]~85_combout  = (\u_datapath|u_datapath_output|UD_LATCH [11] & ((\u_datapath|u_datapath_output|DATA[25]~79_combout ) # ((\u_datapath|u_datapath_output|DATA[27]~84_combout  & 
// \u_datapath|u_datapath_output|DATA[25]~78_combout )))) # (!\u_datapath|u_datapath_output|UD_LATCH [11] & (\u_datapath|u_datapath_output|DATA[27]~84_combout  & (\u_datapath|u_datapath_output|DATA[25]~78_combout )))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [11]),
	.datab(\u_datapath|u_datapath_output|DATA[27]~84_combout ),
	.datac(\u_datapath|u_datapath_output|DATA[25]~78_combout ),
	.datad(\u_datapath|u_datapath_output|DATA[25]~79_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[27]~85_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[27]~85 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[27]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[28]~86 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[28]~86_combout  = (\u_CPU_SM|F2CPUH~regout  & (((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4])))) # (!\u_CPU_SM|F2CPUH~regout  & ((\u_SCSI_SM|S2CPU_o~regout  & ((\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]))) 
// # (!\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_output|LD_LATCH [12]))))

	.dataa(\u_datapath|u_datapath_output|LD_LATCH [12]),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [4]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[28]~86 .lut_mask = 16'hFE02;
defparam \u_datapath|u_datapath_output|DATA[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N24
cycloneii_lcell_comb \u_datapath|ID[28]~50 (
// Equation(s):
// \u_datapath|ID[28]~50_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[4]~4 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA[12]~12 ))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\DATA[12]~12 ),
	.datac(\PD_PORT[4]~4 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|ID[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[28]~50 .lut_mask = 16'hE4E4;
defparam \u_datapath|ID[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N19
cycloneii_lcell_ff \int_fifo|BUFFER[3][28] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[28]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][28]~regout ));

// Location: LCFF_X15_Y7_N5
cycloneii_lcell_ff \int_fifo|BUFFER[1][28] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[28]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][28]~regout ));

// Location: LCCOMB_X15_Y7_N4
cycloneii_lcell_comb \int_fifo|Mux3~3 (
// Equation(s):
// \int_fifo|Mux3~3_combout  = (\int_fifo|Mux3~2_combout  & ((\int_fifo|BUFFER[3][28]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux3~2_combout  & (((\int_fifo|BUFFER[1][28]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|Mux3~2_combout ),
	.datab(\int_fifo|BUFFER[3][28]~regout ),
	.datac(\int_fifo|BUFFER[1][28]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux3~3 .lut_mask = 16'hD8AA;
defparam \int_fifo|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N18
cycloneii_lcell_comb \int_fifo|Mux3~4 (
// Equation(s):
// \int_fifo|Mux3~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux3~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux3~3_combout )))

	.dataa(\int_fifo|Mux3~1_combout ),
	.datab(\int_fifo|Mux3~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux3~4 .lut_mask = 16'hAACC;
defparam \int_fifo|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N1
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[12] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\int_fifo|Mux3~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [12]));

// Location: LCCOMB_X20_Y8_N0
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[28]~87 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[28]~87_combout  = (\u_datapath|u_datapath_output|DATA[28]~86_combout  & ((\u_datapath|u_datapath_output|DATA[25]~78_combout ) # ((\u_datapath|u_datapath_output|UD_LATCH [12] & 
// \u_datapath|u_datapath_output|DATA[25]~79_combout )))) # (!\u_datapath|u_datapath_output|DATA[28]~86_combout  & (((\u_datapath|u_datapath_output|UD_LATCH [12] & \u_datapath|u_datapath_output|DATA[25]~79_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[28]~86_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[25]~78_combout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [12]),
	.datad(\u_datapath|u_datapath_output|DATA[25]~79_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[28]~87 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[29]~88 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[29]~88_combout  = (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5])) # (!\u_CPU_SM|F2CPUH~regout  & ((\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5])) # 
// (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [13])))))

	.dataa(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [5]),
	.datab(\u_CPU_SM|F2CPUH~regout ),
	.datac(\u_SCSI_SM|S2CPU_o~regout ),
	.datad(\u_datapath|u_datapath_output|LD_LATCH [13]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[29]~88_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[29]~88 .lut_mask = 16'hABA8;
defparam \u_datapath|u_datapath_output|DATA[29]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N14
cycloneii_lcell_comb \u_datapath|ID[29]~54 (
// Equation(s):
// \u_datapath|ID[29]~54_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[5]~5 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA[13]~13 ))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\DATA[13]~13 ),
	.datac(\PD_PORT[5]~5 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|ID[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[29]~54 .lut_mask = 16'hE4E4;
defparam \u_datapath|ID[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N31
cycloneii_lcell_ff \int_fifo|BUFFER[0][29] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[29]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][29]~regout ));

// Location: LCCOMB_X17_Y7_N30
cycloneii_lcell_comb \int_fifo|Mux2~2 (
// Equation(s):
// \int_fifo|Mux2~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[2][29]~regout )) # 
// (!\int_fifo|u_next_out_cntr|COUNT [1] & ((\int_fifo|BUFFER[0][29]~regout )))))

	.dataa(\int_fifo|BUFFER[2][29]~regout ),
	.datab(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datac(\int_fifo|BUFFER[0][29]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux2~2 .lut_mask = 16'hEE30;
defparam \int_fifo|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y7_N29
cycloneii_lcell_ff \int_fifo|BUFFER[1][29] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[29]~54_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][29]~regout ));

// Location: LCCOMB_X15_Y7_N28
cycloneii_lcell_comb \int_fifo|Mux2~3 (
// Equation(s):
// \int_fifo|Mux2~3_combout  = (\int_fifo|Mux2~2_combout  & ((\int_fifo|BUFFER[3][29]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|Mux2~2_combout  & (((\int_fifo|BUFFER[1][29]~regout  & \int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|BUFFER[3][29]~regout ),
	.datab(\int_fifo|Mux2~2_combout ),
	.datac(\int_fifo|BUFFER[1][29]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux2~3 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cycloneii_lcell_comb \int_fifo|Mux2~4 (
// Equation(s):
// \int_fifo|Mux2~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux2~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux2~3_combout )))

	.dataa(\int_fifo|Mux2~1_combout ),
	.datab(\int_fifo|Mux2~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux2~4 .lut_mask = 16'hAACC;
defparam \int_fifo|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH[13]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH[13]~feeder_combout  = \int_fifo|Mux2~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux2~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[13]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|UD_LATCH[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y5_N21
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[13] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [13]));

// Location: LCCOMB_X20_Y8_N30
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[29]~89 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[29]~89_combout  = (\u_datapath|u_datapath_output|DATA[29]~88_combout  & ((\u_datapath|u_datapath_output|DATA[25]~78_combout ) # ((\u_datapath|u_datapath_output|UD_LATCH [13] & 
// \u_datapath|u_datapath_output|DATA[25]~79_combout )))) # (!\u_datapath|u_datapath_output|DATA[29]~88_combout  & (((\u_datapath|u_datapath_output|UD_LATCH [13] & \u_datapath|u_datapath_output|DATA[25]~79_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[29]~88_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[25]~78_combout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [13]),
	.datad(\u_datapath|u_datapath_output|DATA[25]~79_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[29]~89_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[29]~89 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[29]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneii_lcell_comb \u_datapath|ID[30]~58 (
// Equation(s):
// \u_datapath|ID[30]~58_combout  = (\u_SCSI_SM|S2F_o~regout  & ((\PD_PORT[6]~6 ))) # (!\u_SCSI_SM|S2F_o~regout  & (\DATA[14]~14 ))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\DATA[14]~14 ),
	.datac(vcc),
	.datad(\PD_PORT[6]~6 ),
	.cin(gnd),
	.combout(\u_datapath|ID[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[30]~58 .lut_mask = 16'hEE44;
defparam \u_datapath|ID[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N23
cycloneii_lcell_ff \int_fifo|BUFFER[0][30] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[30]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[0][30]~regout ));

// Location: LCFF_X17_Y7_N25
cycloneii_lcell_ff \int_fifo|BUFFER[2][30] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[30]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[2][30]~regout ));

// Location: LCCOMB_X17_Y7_N24
cycloneii_lcell_comb \int_fifo|Mux1~2 (
// Equation(s):
// \int_fifo|Mux1~2_combout  = (\int_fifo|u_next_out_cntr|COUNT [1] & (((\int_fifo|BUFFER[2][30]~regout ) # (\int_fifo|u_next_out_cntr|COUNT [0])))) # (!\int_fifo|u_next_out_cntr|COUNT [1] & (\int_fifo|BUFFER[0][30]~regout  & 
// ((!\int_fifo|u_next_out_cntr|COUNT [0]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [1]),
	.datab(\int_fifo|BUFFER[0][30]~regout ),
	.datac(\int_fifo|BUFFER[2][30]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [0]),
	.cin(gnd),
	.combout(\int_fifo|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux1~2 .lut_mask = 16'hAAE4;
defparam \int_fifo|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N3
cycloneii_lcell_ff \int_fifo|BUFFER[1][30] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[30]~58_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[1][30]~regout ));

// Location: LCCOMB_X19_Y7_N30
cycloneii_lcell_comb \int_fifo|BUFFER[3][30]~feeder (
// Equation(s):
// \int_fifo|BUFFER[3][30]~feeder_combout  = \u_datapath|ID[30]~58_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[30]~58_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[3][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[3][30]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[3][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N31
cycloneii_lcell_ff \int_fifo|BUFFER[3][30] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[3][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[3][30]~regout ));

// Location: LCCOMB_X18_Y7_N2
cycloneii_lcell_comb \int_fifo|Mux1~3 (
// Equation(s):
// \int_fifo|Mux1~3_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & ((\int_fifo|Mux1~2_combout  & ((\int_fifo|BUFFER[3][30]~regout ))) # (!\int_fifo|Mux1~2_combout  & (\int_fifo|BUFFER[1][30]~regout )))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & 
// (\int_fifo|Mux1~2_combout ))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|Mux1~2_combout ),
	.datac(\int_fifo|BUFFER[1][30]~regout ),
	.datad(\int_fifo|BUFFER[3][30]~regout ),
	.cin(gnd),
	.combout(\int_fifo|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux1~3 .lut_mask = 16'hEC64;
defparam \int_fifo|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneii_lcell_comb \int_fifo|Mux1~4 (
// Equation(s):
// \int_fifo|Mux1~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux1~1_combout )) # (!\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux1~3_combout )))

	.dataa(\int_fifo|Mux1~1_combout ),
	.datab(\int_fifo|Mux1~3_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux1~4 .lut_mask = 16'hAACC;
defparam \int_fifo|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH[14]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH[14]~feeder_combout  = \int_fifo|Mux1~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux1~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[14]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|UD_LATCH[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N5
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[14] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [14]));

// Location: LCCOMB_X20_Y10_N14
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[30]~90 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[30]~90_combout  = (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6])) # (!\u_CPU_SM|F2CPUH~regout  & ((\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6])) # 
// (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [14])))))

	.dataa(\u_CPU_SM|F2CPUH~regout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [6]),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [14]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[30]~90_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[30]~90 .lut_mask = 16'hCCD8;
defparam \u_datapath|u_datapath_output|DATA[30]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[30]~91 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[30]~91_combout  = (\u_datapath|u_datapath_output|UD_LATCH [14] & ((\u_datapath|u_datapath_output|DATA[25]~79_combout ) # ((\u_datapath|u_datapath_output|DATA[25]~78_combout  & 
// \u_datapath|u_datapath_output|DATA[30]~90_combout )))) # (!\u_datapath|u_datapath_output|UD_LATCH [14] & (\u_datapath|u_datapath_output|DATA[25]~78_combout  & (\u_datapath|u_datapath_output|DATA[30]~90_combout )))

	.dataa(\u_datapath|u_datapath_output|UD_LATCH [14]),
	.datab(\u_datapath|u_datapath_output|DATA[25]~78_combout ),
	.datac(\u_datapath|u_datapath_output|DATA[30]~90_combout ),
	.datad(\u_datapath|u_datapath_output|DATA[25]~79_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[30]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[30]~91 .lut_mask = 16'hEAC0;
defparam \u_datapath|u_datapath_output|DATA[30]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[31]~92 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[31]~92_combout  = (\u_CPU_SM|F2CPUH~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7])) # (!\u_CPU_SM|F2CPUH~regout  & ((\u_SCSI_SM|S2CPU_o~regout  & (\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7])) # 
// (!\u_SCSI_SM|S2CPU_o~regout  & ((\u_datapath|u_datapath_output|LD_LATCH [15])))))

	.dataa(\u_CPU_SM|F2CPUH~regout ),
	.datab(\u_datapath|u_datapath_scsi|SCSI_DATA_LATCHED [7]),
	.datac(\u_datapath|u_datapath_output|LD_LATCH [15]),
	.datad(\u_SCSI_SM|S2CPU_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[31]~92 .lut_mask = 16'hCCD8;
defparam \u_datapath|u_datapath_output|DATA[31]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneii_lcell_comb \u_datapath|ID[31]~62 (
// Equation(s):
// \u_datapath|ID[31]~62_combout  = (\u_SCSI_SM|S2F_o~regout  & (\PD_PORT[7]~7 )) # (!\u_SCSI_SM|S2F_o~regout  & ((\DATA[15]~15 )))

	.dataa(\PD_PORT[7]~7 ),
	.datab(\DATA[15]~15 ),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|ID[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|ID[31]~62 .lut_mask = 16'hAACC;
defparam \u_datapath|ID[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N22
cycloneii_lcell_comb \int_fifo|BUFFER[4][31]~feeder (
// Equation(s):
// \int_fifo|BUFFER[4][31]~feeder_combout  = \u_datapath|ID[31]~62_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_datapath|ID[31]~62_combout ),
	.cin(gnd),
	.combout(\int_fifo|BUFFER[4][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|BUFFER[4][31]~feeder .lut_mask = 16'hFF00;
defparam \int_fifo|BUFFER[4][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y4_N23
cycloneii_lcell_ff \int_fifo|BUFFER[4][31] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(\int_fifo|BUFFER[4][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\int_fifo|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[4][31]~regout ));

// Location: LCFF_X15_Y4_N25
cycloneii_lcell_ff \int_fifo|BUFFER[5][31] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[31]~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[5][31]~regout ));

// Location: LCCOMB_X15_Y4_N24
cycloneii_lcell_comb \int_fifo|Mux0~0 (
// Equation(s):
// \int_fifo|Mux0~0_combout  = (\int_fifo|u_next_out_cntr|COUNT [0] & (((\int_fifo|BUFFER[5][31]~regout ) # (\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|u_next_out_cntr|COUNT [0] & (\int_fifo|BUFFER[4][31]~regout  & 
// ((!\int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|u_next_out_cntr|COUNT [0]),
	.datab(\int_fifo|BUFFER[4][31]~regout ),
	.datac(\int_fifo|BUFFER[5][31]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux0~0 .lut_mask = 16'hAAE4;
defparam \int_fifo|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y4_N29
cycloneii_lcell_ff \int_fifo|BUFFER[6][31] (
	.clk(\int_fifo|u_write_strobes|UUWS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u_datapath|ID[31]~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\int_fifo|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\int_fifo|BUFFER[6][31]~regout ));

// Location: LCCOMB_X17_Y4_N28
cycloneii_lcell_comb \int_fifo|Mux0~1 (
// Equation(s):
// \int_fifo|Mux0~1_combout  = (\int_fifo|Mux0~0_combout  & ((\int_fifo|BUFFER[7][31]~regout ) # ((!\int_fifo|u_next_out_cntr|COUNT [1])))) # (!\int_fifo|Mux0~0_combout  & (((\int_fifo|BUFFER[6][31]~regout  & \int_fifo|u_next_out_cntr|COUNT [1]))))

	.dataa(\int_fifo|BUFFER[7][31]~regout ),
	.datab(\int_fifo|Mux0~0_combout ),
	.datac(\int_fifo|BUFFER[6][31]~regout ),
	.datad(\int_fifo|u_next_out_cntr|COUNT [1]),
	.cin(gnd),
	.combout(\int_fifo|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux0~1 .lut_mask = 16'hB8CC;
defparam \int_fifo|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneii_lcell_comb \int_fifo|Mux0~4 (
// Equation(s):
// \int_fifo|Mux0~4_combout  = (\int_fifo|u_next_out_cntr|COUNT [2] & ((\int_fifo|Mux0~1_combout ))) # (!\int_fifo|u_next_out_cntr|COUNT [2] & (\int_fifo|Mux0~3_combout ))

	.dataa(\int_fifo|Mux0~3_combout ),
	.datab(\int_fifo|Mux0~1_combout ),
	.datac(vcc),
	.datad(\int_fifo|u_next_out_cntr|COUNT [2]),
	.cin(gnd),
	.combout(\int_fifo|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_fifo|Mux0~4 .lut_mask = 16'hCCAA;
defparam \int_fifo|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N20
cycloneii_lcell_comb \u_datapath|u_datapath_output|UD_LATCH[15]~feeder (
// Equation(s):
// \u_datapath|u_datapath_output|UD_LATCH[15]~feeder_combout  = \int_fifo|Mux0~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\int_fifo|Mux0~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|UD_LATCH[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|UD_LATCH[15]~feeder .lut_mask = 16'hFF00;
defparam \u_datapath|u_datapath_output|UD_LATCH[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N21
cycloneii_lcell_ff \u_datapath|u_datapath_output|UD_LATCH[15] (
	.clk(\u_CPU_SM|PAS~clkctrl_outclk ),
	.datain(\u_datapath|u_datapath_output|UD_LATCH[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_output|UD_LATCH [15]));

// Location: LCCOMB_X20_Y10_N16
cycloneii_lcell_comb \u_datapath|u_datapath_output|DATA[31]~93 (
// Equation(s):
// \u_datapath|u_datapath_output|DATA[31]~93_combout  = (\u_datapath|u_datapath_output|DATA[31]~92_combout  & ((\u_datapath|u_datapath_output|DATA[25]~78_combout ) # ((\u_datapath|u_datapath_output|UD_LATCH [15] & 
// \u_datapath|u_datapath_output|DATA[25]~79_combout )))) # (!\u_datapath|u_datapath_output|DATA[31]~92_combout  & (((\u_datapath|u_datapath_output|UD_LATCH [15] & \u_datapath|u_datapath_output|DATA[25]~79_combout ))))

	.dataa(\u_datapath|u_datapath_output|DATA[31]~92_combout ),
	.datab(\u_datapath|u_datapath_output|DATA[25]~78_combout ),
	.datac(\u_datapath|u_datapath_output|UD_LATCH [15]),
	.datad(\u_datapath|u_datapath_output|DATA[25]~79_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_output|DATA[31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_output|DATA[31]~93 .lut_mask = 16'hF888;
defparam \u_datapath|u_datapath_output|DATA[31]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~2 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~2_combout  = (\PD_PORT[0]~0  & \u_SCSI_SM|S2F_o~regout )

	.dataa(\PD_PORT[0]~0 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~2 .lut_mask = 16'hAA00;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~3 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~3_combout  = (!\u_SCSI_SM|S2F_o~regout  & ((\ADDR~combout [3] & ((\DATA[0]~0 ))) # (!\ADDR~combout [3] & (\u_datapath|u_datapath_input|UD_LATCH [0]))))

	.dataa(\ADDR~combout [3]),
	.datab(\u_datapath|u_datapath_input|UD_LATCH [0]),
	.datac(\DATA[0]~0 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~3 .lut_mask = 16'h00E4;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|F2S~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|F2S~0_combout  = (\u_SCSI_SM|STATE [4] & (!\u_SCSI_SM|STATE [2] & (\u_SCSI_SM|STATE [1] & !\u_SCSI_SM|STATE [0]))) # (!\u_SCSI_SM|STATE [4] & (((!\u_SCSI_SM|STATE [1] & \u_SCSI_SM|STATE [0]))))

	.dataa(\u_SCSI_SM|STATE [2]),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|STATE [1]),
	.datad(\u_SCSI_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|F2S~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|F2S~0 .lut_mask = 16'h0340;
defparam \u_SCSI_SM|u_scsi_sm_outputs|F2S~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E[13]~10 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E[13]~10_combout  = (!\u_SCSI_SM|STATE [2] & (!\u_SCSI_SM|STATE [4] & !\u_SCSI_SM|STATE [0]))

	.dataa(\u_SCSI_SM|STATE [2]),
	.datab(vcc),
	.datac(\u_SCSI_SM|STATE [4]),
	.datad(\u_SCSI_SM|STATE [0]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[13]~10 .lut_mask = 16'h0005;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E[4]~8 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout  = (\u_SCSI_SM|STATE [3] & (\u_SCSI_SM|STATE [2] & !\u_SCSI_SM|STATE [1]))

	.dataa(vcc),
	.datab(\u_SCSI_SM|STATE [3]),
	.datac(\u_SCSI_SM|STATE [2]),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[4]~8 .lut_mask = 16'h00C0;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|F2S~1 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|F2S~1_combout  = (\u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout  & (!\u_SCSI_SM|u_scsi_sm_inputs|E[13]~10_combout  & ((!\u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout ) # (!\u_SCSI_SM|STATE [4])))) # 
// (!\u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout  & (((!\u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout ) # (!\u_SCSI_SM|STATE [4]))))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout ),
	.datab(\u_SCSI_SM|u_scsi_sm_inputs|E[13]~10_combout ),
	.datac(\u_SCSI_SM|STATE [4]),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|F2S~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|F2S~1 .lut_mask = 16'h0777;
defparam \u_SCSI_SM|u_scsi_sm_outputs|F2S~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|F2S~2 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|F2S~2_combout  = ((\u_SCSI_SM|u_scsi_sm_outputs|F2S~0_combout  & !\u_SCSI_SM|STATE [3])) # (!\u_SCSI_SM|u_scsi_sm_outputs|F2S~1_combout )

	.dataa(vcc),
	.datab(\u_SCSI_SM|u_scsi_sm_outputs|F2S~0_combout ),
	.datac(\u_SCSI_SM|STATE [3]),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|F2S~1_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|F2S~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|F2S~2 .lut_mask = 16'h0CFF;
defparam \u_SCSI_SM|u_scsi_sm_outputs|F2S~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y8_N23
cycloneii_lcell_ff \u_SCSI_SM|F2S_o (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|F2S~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|F2S_o~regout ));

// Location: LCCOMB_X24_Y7_N8
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  = (\int_fifo|u_byte_ptr|BO0~regout ) # (\u_SCSI_SM|F2S_o~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\int_fifo|u_byte_ptr|BO0~regout ),
	.datad(\u_SCSI_SM|F2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1 .lut_mask = 16'hFFF0;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~0_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout )) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & (\int_fifo|Mux31~4_combout )) # (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & 
// ((\int_fifo|Mux7~4_combout )))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.datac(\int_fifo|Mux31~4_combout ),
	.datad(\int_fifo|Mux7~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~0 .lut_mask = 16'hD9C8;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  = (!\u_SCSI_SM|F2S_o~regout  & (\int_fifo|u_byte_ptr|BO0~regout  $ (\int_fifo|u_byte_ptr|BO1~regout )))

	.dataa(vcc),
	.datab(\int_fifo|u_byte_ptr|BO0~regout ),
	.datac(\int_fifo|u_byte_ptr|BO1~regout ),
	.datad(\u_SCSI_SM|F2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0 .lut_mask = 16'h003C;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~1 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~1_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~0_combout  & (((\int_fifo|Mux23~4_combout ) # (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout )))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~0_combout  & (\int_fifo|Mux15~4_combout  & (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout )))

	.dataa(\int_fifo|Mux15~4_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~0_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.datad(\int_fifo|Mux23~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~1 .lut_mask = 16'hEC2C;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~4 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~4_combout  = (\u_SCSI_SM|CPU2S_o~regout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~2_combout ) # ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~3_combout )))) # 
// (!\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~1_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~2_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~3_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~1_combout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~4 .lut_mask = 16'hEEF0;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0_combout  = (\u_SCSI_SM|F2S_o~regout  & \u_SCSI_SM|CPU2S_o~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|F2S_o~regout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0 .lut_mask = 16'hF000;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Z[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N31
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[1] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[17]~17 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [1]));

// Location: LCCOMB_X21_Y7_N30
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~3 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~3_combout  = (!\u_SCSI_SM|S2F_o~regout  & ((\ADDR~combout [3] & (\DATA[1]~1 )) # (!\ADDR~combout [3] & ((\u_datapath|u_datapath_input|UD_LATCH [1])))))

	.dataa(\ADDR~combout [3]),
	.datab(\DATA[1]~1 ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [1]),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~3 .lut_mask = 16'h00D8;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~0_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & ((\int_fifo|Mux14~4_combout ) # ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout )))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & (((\int_fifo|Mux6~4_combout  & !\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ))))

	.dataa(\int_fifo|Mux14~4_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.datac(\int_fifo|Mux6~4_combout ),
	.datad(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~0 .lut_mask = 16'hCCB8;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~1 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~1_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~0_combout  & ((\int_fifo|Mux22~4_combout ))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~0_combout  & (\int_fifo|Mux30~4_combout )))) # (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~0_combout ))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~0_combout ),
	.datac(\int_fifo|Mux30~4_combout ),
	.datad(\int_fifo|Mux22~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~1 .lut_mask = 16'hEC64;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~2 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~2_combout  = (\u_SCSI_SM|S2F_o~regout  & \PD_PORT[1]~1 )

	.dataa(vcc),
	.datab(\u_SCSI_SM|S2F_o~regout ),
	.datac(vcc),
	.datad(\PD_PORT[1]~1 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~2 .lut_mask = 16'hCC00;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~4 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~4_combout  = (\u_SCSI_SM|CPU2S_o~regout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~3_combout ) # ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~2_combout )))) # 
// (!\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~1_combout ))))

	.dataa(\u_SCSI_SM|CPU2S_o~regout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~3_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~1_combout ),
	.datad(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~2_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~4 .lut_mask = 16'hFAD8;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~0_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout )))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & ((\int_fifo|Mux29~4_combout ))) # (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & 
// (\int_fifo|Mux5~4_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.datab(\int_fifo|Mux5~4_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.datad(\int_fifo|Mux29~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~0 .lut_mask = 16'hF4A4;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~1 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~1_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~0_combout  & ((\int_fifo|Mux21~4_combout ))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~0_combout  & (\int_fifo|Mux13~4_combout )))) # (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~0_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.datab(\int_fifo|Mux13~4_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~0_combout ),
	.datad(\int_fifo|Mux21~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~1 .lut_mask = 16'hF858;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~2 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~2_combout  = (\PD_PORT[2]~2  & \u_SCSI_SM|S2F_o~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PD_PORT[2]~2 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~2 .lut_mask = 16'hF000;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~3 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~3_combout  = (!\u_SCSI_SM|S2F_o~regout  & ((\ADDR~combout [3] & (\DATA[2]~2 )) # (!\ADDR~combout [3] & ((\u_datapath|u_datapath_input|UD_LATCH [2])))))

	.dataa(\DATA[2]~2 ),
	.datab(\ADDR~combout [3]),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [2]),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~3 .lut_mask = 16'h00B8;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~4 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~4_combout  = (\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~2_combout ) # (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~3_combout )))) # 
// (!\u_SCSI_SM|CPU2S_o~regout  & (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~1_combout ))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~1_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~2_combout ),
	.datac(\u_SCSI_SM|CPU2S_o~regout ),
	.datad(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~3_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~4 .lut_mask = 16'hFACA;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~0_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & ((\int_fifo|Mux12~4_combout ) # ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout )))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & (((\int_fifo|Mux4~4_combout  & !\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ))))

	.dataa(\int_fifo|Mux12~4_combout ),
	.datab(\int_fifo|Mux4~4_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.datad(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~0 .lut_mask = 16'hF0AC;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~1 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~1_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~0_combout  & (((\int_fifo|Mux20~4_combout ) # (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout )))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~0_combout  & (\int_fifo|Mux28~4_combout  & (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout )))

	.dataa(\int_fifo|Mux28~4_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~0_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.datad(\int_fifo|Mux20~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~1 .lut_mask = 16'hEC2C;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~2 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~2_combout  = (\PD_PORT[3]~3  & \u_SCSI_SM|S2F_o~regout )

	.dataa(vcc),
	.datab(\PD_PORT[3]~3 ),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~2 .lut_mask = 16'hCC00;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~3 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~3_combout  = (!\u_SCSI_SM|S2F_o~regout  & ((\ADDR~combout [3] & (\DATA[3]~3 )) # (!\ADDR~combout [3] & ((\u_datapath|u_datapath_input|UD_LATCH [3])))))

	.dataa(\ADDR~combout [3]),
	.datab(\DATA[3]~3 ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [3]),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~3 .lut_mask = 16'h00D8;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~4 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~4_combout  = (\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~2_combout ) # (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~3_combout )))) # 
// (!\u_SCSI_SM|CPU2S_o~regout  & (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~1_combout ))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~1_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~2_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~3_combout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~4 .lut_mask = 16'hFCAA;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~3 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~3_combout  = (!\u_SCSI_SM|S2F_o~regout  & ((\ADDR~combout [3] & (\DATA[4]~4 )) # (!\ADDR~combout [3] & ((\u_datapath|u_datapath_input|UD_LATCH [4])))))

	.dataa(\ADDR~combout [3]),
	.datab(\DATA[4]~4 ),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [4]),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~3 .lut_mask = 16'h00D8;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~2 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~2_combout  = (\u_SCSI_SM|S2F_o~regout  & \PD_PORT[4]~4 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(\PD_PORT[4]~4 ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~2 .lut_mask = 16'hF000;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~1 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~1_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~0_combout  & ((\int_fifo|Mux19~4_combout ) # ((!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout )))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~0_combout  & (((\int_fifo|Mux11~4_combout  & \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~0_combout ),
	.datab(\int_fifo|Mux19~4_combout ),
	.datac(\int_fifo|Mux11~4_combout ),
	.datad(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~1 .lut_mask = 16'hD8AA;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~4 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~4_combout  = (\u_SCSI_SM|CPU2S_o~regout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~3_combout ) # ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~2_combout )))) # 
// (!\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~1_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~3_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~2_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~1_combout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~4 .lut_mask = 16'hEEF0;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y7_N3
cycloneii_lcell_ff \u_datapath|u_datapath_input|UD_LATCH[5] (
	.clk(!\u_CPU_SM|PDS~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATA[21]~21 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_datapath|u_datapath_input|UD_LATCH [5]));

// Location: LCCOMB_X14_Y7_N24
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~5 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~5_combout  = (!\u_SCSI_SM|S2F_o~regout  & ((\ADDR~combout [3] & ((\DATA[5]~5 ))) # (!\ADDR~combout [3] & (\u_datapath|u_datapath_input|UD_LATCH [5]))))

	.dataa(\ADDR~combout [3]),
	.datab(\u_datapath|u_datapath_input|UD_LATCH [5]),
	.datac(\DATA[5]~5 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~5 .lut_mask = 16'h00E4;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~4 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~4_combout  = (\PD_PORT[5]~5  & \u_SCSI_SM|S2F_o~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PD_PORT[5]~5 ),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~4 .lut_mask = 16'hF000;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~2 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~2_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ) # ((\int_fifo|Mux10~4_combout )))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & ((\int_fifo|Mux2~4_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.datac(\int_fifo|Mux10~4_combout ),
	.datad(\int_fifo|Mux2~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~2 .lut_mask = 16'hB9A8;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~3 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~3_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~2_combout  & ((\int_fifo|Mux18~4_combout ) # ((!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout )))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~2_combout  & (((\int_fifo|Mux26~4_combout  & \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ))))

	.dataa(\int_fifo|Mux18~4_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~2_combout ),
	.datac(\int_fifo|Mux26~4_combout ),
	.datad(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~3 .lut_mask = 16'hB8CC;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~6 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~6_combout  = (\u_SCSI_SM|CPU2S_o~regout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~5_combout ) # ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~4_combout )))) # 
// (!\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~3_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~5_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~4_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~3_combout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~6 .lut_mask = 16'hEEF0;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~0_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout )))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & (\int_fifo|Mux25~4_combout )) # (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & 
// ((\int_fifo|Mux1~4_combout )))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.datab(\int_fifo|Mux25~4_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.datad(\int_fifo|Mux1~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~0 .lut_mask = 16'hE5E0;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~1 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~1_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~0_combout  & ((\int_fifo|Mux17~4_combout ))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~0_combout  & (\int_fifo|Mux9~4_combout )))) # (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~0_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.datab(\int_fifo|Mux9~4_combout ),
	.datac(\int_fifo|Mux17~4_combout ),
	.datad(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~0_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~1 .lut_mask = 16'hF588;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~3 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~3_combout  = (!\u_SCSI_SM|S2F_o~regout  & ((\ADDR~combout [3] & ((\DATA[6]~6 ))) # (!\ADDR~combout [3] & (\u_datapath|u_datapath_input|UD_LATCH [6]))))

	.dataa(\u_SCSI_SM|S2F_o~regout ),
	.datab(\u_datapath|u_datapath_input|UD_LATCH [6]),
	.datac(\DATA[6]~6 ),
	.datad(\ADDR~combout [3]),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~3 .lut_mask = 16'h5044;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N8
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~2 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~2_combout  = (\PD_PORT[6]~6  & \u_SCSI_SM|S2F_o~regout )

	.dataa(\PD_PORT[6]~6 ),
	.datab(vcc),
	.datac(\u_SCSI_SM|S2F_o~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~2 .lut_mask = 16'hA0A0;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N10
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~4 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~4_combout  = (\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~3_combout ) # (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~2_combout )))) # 
// (!\u_SCSI_SM|CPU2S_o~regout  & (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~1_combout ))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~1_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~3_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~2_combout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~4 .lut_mask = 16'hFCAA;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~3 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~3_combout  = (!\u_SCSI_SM|S2F_o~regout  & ((\ADDR~combout [3] & (\DATA[7]~7 )) # (!\ADDR~combout [3] & ((\u_datapath|u_datapath_input|UD_LATCH [7])))))

	.dataa(\DATA[7]~7 ),
	.datab(\ADDR~combout [3]),
	.datac(\u_datapath|u_datapath_input|UD_LATCH [7]),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~3 .lut_mask = 16'h00B8;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~2 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~2_combout  = (\PD_PORT[7]~7  & \u_SCSI_SM|S2F_o~regout )

	.dataa(vcc),
	.datab(\PD_PORT[7]~7 ),
	.datac(vcc),
	.datad(\u_SCSI_SM|S2F_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~2 .lut_mask = 16'hCC00;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~0 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~0_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & ((\int_fifo|Mux8~4_combout ) # ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout )))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout  & (((!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & \int_fifo|Mux0~4_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~0_combout ),
	.datab(\int_fifo|Mux8~4_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.datad(\int_fifo|Mux0~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~0 .lut_mask = 16'hADA8;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~1 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~1_combout  = (\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~0_combout  & ((\int_fifo|Mux16~4_combout ))) # 
// (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~0_combout  & (\int_fifo|Mux24~4_combout )))) # (!\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~0_combout ))))

	.dataa(\int_fifo|Mux24~4_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector5~1_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~0_combout ),
	.datad(\int_fifo|Mux16~4_combout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~1 .lut_mask = 16'hF838;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneii_lcell_comb \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~4 (
// Equation(s):
// \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~4_combout  = (\u_SCSI_SM|CPU2S_o~regout  & ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~3_combout ) # ((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~2_combout )))) # 
// (!\u_SCSI_SM|CPU2S_o~regout  & (((\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~1_combout ))))

	.dataa(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~3_combout ),
	.datab(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~2_combout ),
	.datac(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~1_combout ),
	.datad(\u_SCSI_SM|CPU2S_o~regout ),
	.cin(gnd),
	.combout(\u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~4 .lut_mask = 16'hEEF0;
defparam \u_datapath|u_datapath_scsi|u_datapath_8b_MUX|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|DACK~5 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|DACK~5_combout  = (\u_SCSI_SM|u_scsi_sm_inputs|E1~1_combout  & (!\int_fifo|u_full_empty_ctr|FIFOFULL~regout  & (!\u_SCSI_SM|STATE [4] & \u_SCSI_SM|u_scsi_sm_inputs|E1~0_combout )))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E1~1_combout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datac(\u_SCSI_SM|STATE [4]),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E1~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|DACK~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|DACK~5 .lut_mask = 16'h0200;
defparam \u_SCSI_SM|u_scsi_sm_outputs|DACK~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E0~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E0~0_combout  = (!\u_SCSI_SM|CCPUREQ~regout  & (!\u_SCSI_SM|STATE [1] & (!\u_SCSI_SM|STATE [3] & !\u_registers|u_registers_cntr|CNTR_O [1])))

	.dataa(\u_SCSI_SM|CCPUREQ~regout ),
	.datab(\u_SCSI_SM|STATE [1]),
	.datac(\u_SCSI_SM|STATE [3]),
	.datad(\u_registers|u_registers_cntr|CNTR_O [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E0~0 .lut_mask = 16'h0001;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E0~1 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E0~1_combout  = (!\u_SCSI_SM|CDREQ_~regout  & (!\u_SCSI_SM|STATE [0] & (!\u_SCSI_SM|RDFIFO_o~regout  & \int_fifo|u_full_empty_ctr|FIFOEMPTY~regout )))

	.dataa(\u_SCSI_SM|CDREQ_~regout ),
	.datab(\u_SCSI_SM|STATE [0]),
	.datac(\u_SCSI_SM|RDFIFO_o~regout ),
	.datad(\int_fifo|u_full_empty_ctr|FIFOEMPTY~regout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E0~1 .lut_mask = 16'h0100;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|DACK~4 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|DACK~4_combout  = (\u_SCSI_SM|STATE [4] & (\u_SCSI_SM|u_scsi_sm_inputs|E0~0_combout  & \u_SCSI_SM|u_scsi_sm_inputs|E0~1_combout ))

	.dataa(vcc),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E0~0_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E0~1_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|DACK~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|DACK~4 .lut_mask = 16'hC000;
defparam \u_SCSI_SM|u_scsi_sm_outputs|DACK~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_inputs|E[13]~9 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout  = (!\u_SCSI_SM|STATE [3] & \u_SCSI_SM|STATE [1])

	.dataa(vcc),
	.datab(\u_SCSI_SM|STATE [3]),
	.datac(vcc),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[13]~9 .lut_mask = 16'h3300;
defparam \u_SCSI_SM|u_scsi_sm_inputs|E[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|WE~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|WE~0_combout  = (\u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout  & (!\u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout  & ((!\u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout ) # (!\u_SCSI_SM|STATE [4])))) # 
// (!\u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout  & (((!\u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout )) # (!\u_SCSI_SM|STATE [4])))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E1~3_combout ),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|u_scsi_sm_inputs|E[4]~8_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E[13]~9_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|WE~0 .lut_mask = 16'h153F;
defparam \u_SCSI_SM|u_scsi_sm_outputs|WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|DACK (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|DACK~combout  = (\u_SCSI_SM|u_scsi_sm_outputs|DACK~6_combout ) # ((\u_SCSI_SM|u_scsi_sm_outputs|DACK~5_combout ) # ((\u_SCSI_SM|u_scsi_sm_outputs|DACK~4_combout ) # (!\u_SCSI_SM|u_scsi_sm_outputs|WE~0_combout )))

	.dataa(\u_SCSI_SM|u_scsi_sm_outputs|DACK~6_combout ),
	.datab(\u_SCSI_SM|u_scsi_sm_outputs|DACK~5_combout ),
	.datac(\u_SCSI_SM|u_scsi_sm_outputs|DACK~4_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|WE~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|DACK~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|DACK .lut_mask = 16'hFEFF;
defparam \u_SCSI_SM|u_scsi_sm_outputs|DACK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y7_N29
cycloneii_lcell_ff \u_SCSI_SM|DACK_o (
	.clk(\SCLK~combout ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|DACK~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|DACK_o~regout ));

// Location: LCCOMB_X26_Y8_N0
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|RE~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|RE~0_combout  = (\u_SCSI_SM|STATE [1] & (\u_SCSI_SM|STATE [4] $ (!\u_SCSI_SM|STATE [2])))

	.dataa(vcc),
	.datab(\u_SCSI_SM|STATE [4]),
	.datac(\u_SCSI_SM|STATE [2]),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|RE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|RE~0 .lut_mask = 16'hC300;
defparam \u_SCSI_SM|u_scsi_sm_outputs|RE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|RE~1 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|RE~1_combout  = (\u_SCSI_SM|STATE [3] & ((\u_SCSI_SM|u_scsi_sm_outputs|RE~0_combout ) # ((\R_W~0  & \u_SCSI_SM|u_scsi_sm_inputs|E[13]~10_combout ))))

	.dataa(\R_W~0 ),
	.datab(\u_SCSI_SM|u_scsi_sm_outputs|RE~0_combout ),
	.datac(\u_SCSI_SM|STATE [3]),
	.datad(\u_SCSI_SM|u_scsi_sm_inputs|E[13]~10_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|RE~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|RE~1 .lut_mask = 16'hE0C0;
defparam \u_SCSI_SM|u_scsi_sm_outputs|RE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N14
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|RE~3 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|RE~3_combout  = (\u_SCSI_SM|u_scsi_sm_outputs|RE~1_combout ) # (((\u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout  & !\int_fifo|u_full_empty_ctr|FIFOFULL~regout )) # (!\u_SCSI_SM|u_scsi_sm_outputs|RE~2_combout ))

	.dataa(\u_SCSI_SM|u_scsi_sm_inputs|E[7]~14_combout ),
	.datab(\int_fifo|u_full_empty_ctr|FIFOFULL~regout ),
	.datac(\u_SCSI_SM|u_scsi_sm_outputs|RE~1_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|RE~2_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|RE~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|RE~3 .lut_mask = 16'hF2FF;
defparam \u_SCSI_SM|u_scsi_sm_outputs|RE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y7_N15
cycloneii_lcell_ff \u_SCSI_SM|RE_o (
	.clk(\SCLK~combout ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|RE~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|RE_o~regout ));

// Location: LCCOMB_X25_Y7_N20
cycloneii_lcell_comb \_IOR~0 (
// Equation(s):
// \_IOR~0_combout  = (\u_SCSI_SM|RE_o~regout ) # (\u_registers|u_registers_cntr|CNTR_O [4])

	.dataa(vcc),
	.datab(\u_SCSI_SM|RE_o~regout ),
	.datac(vcc),
	.datad(\u_registers|u_registers_cntr|CNTR_O [4]),
	.cin(gnd),
	.combout(\_IOR~0_combout ),
	.cout());
// synopsys translate_off
defparam \_IOR~0 .lut_mask = 16'hFFCC;
defparam \_IOR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|WE (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|WE~combout  = ((\u_SCSI_SM|u_scsi_sm_outputs|WE~1_combout ) # (!\u_SCSI_SM|u_scsi_sm_outputs|WE~0_combout )) # (!\u_SCSI_SM|u_scsi_sm_outputs|WE~2_combout )

	.dataa(vcc),
	.datab(\u_SCSI_SM|u_scsi_sm_outputs|WE~2_combout ),
	.datac(\u_SCSI_SM|u_scsi_sm_outputs|WE~1_combout ),
	.datad(\u_SCSI_SM|u_scsi_sm_outputs|WE~0_combout ),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|WE~combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|WE .lut_mask = 16'hF3FF;
defparam \u_SCSI_SM|u_scsi_sm_outputs|WE .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y8_N5
cycloneii_lcell_ff \u_SCSI_SM|WE_o (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|WE~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|WE_o~regout ));

// Location: LCCOMB_X25_Y7_N8
cycloneii_lcell_comb \_IOW~0 (
// Equation(s):
// \_IOW~0_combout  = (\u_SCSI_SM|WE_o~regout ) # (\u_registers|u_registers_cntr|CNTR_O [4])

	.dataa(\u_SCSI_SM|WE_o~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_registers|u_registers_cntr|CNTR_O [4]),
	.cin(gnd),
	.combout(\_IOW~0_combout ),
	.cout());
// synopsys translate_off
defparam \_IOW~0 .lut_mask = 16'hFFAA;
defparam \_IOW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N20
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~0 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~0_combout  = (\u_SCSI_SM|STATE [4] & (\u_SCSI_SM|STATE [3] $ (((!\u_SCSI_SM|STATE [1]))))) # (!\u_SCSI_SM|STATE [4] & ((\u_SCSI_SM|STATE [3] & (!\u_SCSI_SM|STATE [2])) # (!\u_SCSI_SM|STATE [3] & (\u_SCSI_SM|STATE [2] & 
// \u_SCSI_SM|STATE [1]))))

	.dataa(\u_SCSI_SM|STATE [4]),
	.datab(\u_SCSI_SM|STATE [3]),
	.datac(\u_SCSI_SM|STATE [2]),
	.datad(\u_SCSI_SM|STATE [1]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~0 .lut_mask = 16'h9C26;
defparam \u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
cycloneii_lcell_comb \u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~1 (
// Equation(s):
// \u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~1_combout  = (\u_SCSI_SM|STATE [1] & ((\u_SCSI_SM|STATE [0]) # ((\u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~0_combout )))) # (!\u_SCSI_SM|STATE [1] & (\u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~0_combout  & (\u_SCSI_SM|STATE [0] $ 
// (\u_SCSI_SM|STATE [3]))))

	.dataa(\u_SCSI_SM|STATE [1]),
	.datab(\u_SCSI_SM|STATE [0]),
	.datac(\u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~0_combout ),
	.datad(\u_SCSI_SM|STATE [3]),
	.cin(gnd),
	.combout(\u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~1 .lut_mask = 16'hB8E8;
defparam \u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y7_N23
cycloneii_lcell_ff \u_SCSI_SM|SCSI_CS_o (
	.clk(\SCLK~clkctrl_outclk ),
	.datain(\u_SCSI_SM|u_scsi_sm_outputs|SCSI_CS~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u_SCSI_SM|SCSI_CS_o~regout ));

// Location: LCCOMB_X27_Y10_N8
cycloneii_lcell_comb \u_registers|u_addr_decoder|ADDR_VALID~0 (
// Equation(s):
// \u_registers|u_addr_decoder|ADDR_VALID~0_combout  = (!\_CS~combout  & !\_AS~0 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\_CS~combout ),
	.datad(\_AS~0 ),
	.cin(gnd),
	.combout(\u_registers|u_addr_decoder|ADDR_VALID~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_registers|u_addr_decoder|ADDR_VALID~0 .lut_mask = 16'h000F;
defparam \u_registers|u_addr_decoder|ADDR_VALID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N6
cycloneii_lcell_comb \_LED_RD~0 (
// Equation(s):
// \_LED_RD~0_combout  = (\u_CPU_SM|BGACK~regout  & (((!\u_registers|u_registers_cntr|CNTR_O [1])))) # (!\u_CPU_SM|BGACK~regout  & (((!\u_registers|u_addr_decoder|ADDR_VALID~0_combout )) # (!\R_W~0 )))

	.dataa(\R_W~0 ),
	.datab(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datac(\u_registers|u_addr_decoder|ADDR_VALID~0_combout ),
	.datad(\u_CPU_SM|BGACK~regout ),
	.cin(gnd),
	.combout(\_LED_RD~0_combout ),
	.cout());
// synopsys translate_off
defparam \_LED_RD~0 .lut_mask = 16'h335F;
defparam \_LED_RD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N12
cycloneii_lcell_comb \_LED_WR~0 (
// Equation(s):
// \_LED_WR~0_combout  = (\u_CPU_SM|BGACK~regout  & (((\u_registers|u_registers_cntr|CNTR_O [1])))) # (!\u_CPU_SM|BGACK~regout  & ((\R_W~0 ) # ((!\u_registers|u_addr_decoder|ADDR_VALID~0_combout ))))

	.dataa(\R_W~0 ),
	.datab(\u_registers|u_registers_cntr|CNTR_O [1]),
	.datac(\u_registers|u_addr_decoder|ADDR_VALID~0_combout ),
	.datad(\u_CPU_SM|BGACK~regout ),
	.cin(gnd),
	.combout(\_LED_WR~0_combout ),
	.cout());
// synopsys translate_off
defparam \_LED_WR~0 .lut_mask = 16'hCCAF;
defparam \_LED_WR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneii_lcell_comb \DATA_OE_~2 (
// Equation(s):
// \DATA_OE_~2_combout  = (\_CS~combout ) # ((\_AS~0 ) # (\u_registers|u_addr_decoder|h_0C~combout ))

	.dataa(\_CS~combout ),
	.datab(vcc),
	.datac(\_AS~0 ),
	.datad(\u_registers|u_addr_decoder|h_0C~combout ),
	.cin(gnd),
	.combout(\DATA_OE_~2_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_OE_~2 .lut_mask = 16'hFFFA;
defparam \DATA_OE_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_INT~I (
	.datain(!\u_registers|u_registers_istr|INT~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_INT));
// synopsys translate_off
defparam \_INT~I .input_async_reset = "none";
defparam \_INT~I .input_power_up = "low";
defparam \_INT~I .input_register_mode = "none";
defparam \_INT~I .input_sync_reset = "none";
defparam \_INT~I .oe_async_reset = "none";
defparam \_INT~I .oe_power_up = "low";
defparam \_INT~I .oe_register_mode = "none";
defparam \_INT~I .oe_sync_reset = "none";
defparam \_INT~I .open_drain_output = "true";
defparam \_INT~I .operation_mode = "output";
defparam \_INT~I .output_async_reset = "none";
defparam \_INT~I .output_power_up = "low";
defparam \_INT~I .output_register_mode = "none";
defparam \_INT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_BR~I (
	.datain(!\u_CPU_SM|BREQ~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_BR));
// synopsys translate_off
defparam \_BR~I .input_async_reset = "none";
defparam \_BR~I .input_power_up = "low";
defparam \_BR~I .input_register_mode = "none";
defparam \_BR~I .input_sync_reset = "none";
defparam \_BR~I .oe_async_reset = "none";
defparam \_BR~I .oe_power_up = "low";
defparam \_BR~I .oe_register_mode = "none";
defparam \_BR~I .oe_sync_reset = "none";
defparam \_BR~I .open_drain_output = "true";
defparam \_BR~I .operation_mode = "output";
defparam \_BR~I .output_async_reset = "none";
defparam \_BR~I .output_power_up = "low";
defparam \_BR~I .output_register_mode = "none";
defparam \_BR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SIZ1~I (
	.datain(\u_CPU_SM|SIZE1~regout ),
	.oe(\u_CPU_SM|BGACK~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SIZ1));
// synopsys translate_off
defparam \SIZ1~I .input_async_reset = "none";
defparam \SIZ1~I .input_power_up = "low";
defparam \SIZ1~I .input_register_mode = "none";
defparam \SIZ1~I .input_sync_reset = "none";
defparam \SIZ1~I .oe_async_reset = "none";
defparam \SIZ1~I .oe_power_up = "low";
defparam \SIZ1~I .oe_register_mode = "none";
defparam \SIZ1~I .oe_sync_reset = "none";
defparam \SIZ1~I .operation_mode = "bidir";
defparam \SIZ1~I .output_async_reset = "none";
defparam \SIZ1~I .output_power_up = "low";
defparam \SIZ1~I .output_register_mode = "none";
defparam \SIZ1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_DS~I (
	.datain(\DS_O_~regout ),
	.oe(\u_CPU_SM|BGACK~regout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DS));
// synopsys translate_off
defparam \_DS~I .input_async_reset = "none";
defparam \_DS~I .input_power_up = "low";
defparam \_DS~I .input_register_mode = "none";
defparam \_DS~I .input_sync_reset = "none";
defparam \_DS~I .oe_async_reset = "none";
defparam \_DS~I .oe_power_up = "low";
defparam \_DS~I .oe_register_mode = "none";
defparam \_DS~I .oe_sync_reset = "none";
defparam \_DS~I .operation_mode = "bidir";
defparam \_DS~I .output_async_reset = "none";
defparam \_DS~I .output_power_up = "low";
defparam \_DS~I .output_register_mode = "none";
defparam \_DS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_DMAEN~I (
	.datain(!\u_CPU_SM|BGACK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DMAEN));
// synopsys translate_off
defparam \_DMAEN~I .input_async_reset = "none";
defparam \_DMAEN~I .input_power_up = "low";
defparam \_DMAEN~I .input_register_mode = "none";
defparam \_DMAEN~I .input_sync_reset = "none";
defparam \_DMAEN~I .oe_async_reset = "none";
defparam \_DMAEN~I .oe_power_up = "low";
defparam \_DMAEN~I .oe_register_mode = "none";
defparam \_DMAEN~I .oe_sync_reset = "none";
defparam \_DMAEN~I .operation_mode = "output";
defparam \_DMAEN~I .output_async_reset = "none";
defparam \_DMAEN~I .output_power_up = "low";
defparam \_DMAEN~I .output_register_mode = "none";
defparam \_DMAEN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_DACK~I (
	.datain(!\u_SCSI_SM|DACK_o~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_DACK));
// synopsys translate_off
defparam \_DACK~I .input_async_reset = "none";
defparam \_DACK~I .input_power_up = "low";
defparam \_DACK~I .input_register_mode = "none";
defparam \_DACK~I .input_sync_reset = "none";
defparam \_DACK~I .oe_async_reset = "none";
defparam \_DACK~I .oe_power_up = "low";
defparam \_DACK~I .oe_register_mode = "none";
defparam \_DACK~I .oe_sync_reset = "none";
defparam \_DACK~I .operation_mode = "output";
defparam \_DACK~I .output_async_reset = "none";
defparam \_DACK~I .output_power_up = "low";
defparam \_DACK~I .output_register_mode = "none";
defparam \_DACK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_IOR~I (
	.datain(!\_IOR~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_IOR));
// synopsys translate_off
defparam \_IOR~I .input_async_reset = "none";
defparam \_IOR~I .input_power_up = "low";
defparam \_IOR~I .input_register_mode = "none";
defparam \_IOR~I .input_sync_reset = "none";
defparam \_IOR~I .oe_async_reset = "none";
defparam \_IOR~I .oe_power_up = "low";
defparam \_IOR~I .oe_register_mode = "none";
defparam \_IOR~I .oe_sync_reset = "none";
defparam \_IOR~I .operation_mode = "output";
defparam \_IOR~I .output_async_reset = "none";
defparam \_IOR~I .output_power_up = "low";
defparam \_IOR~I .output_register_mode = "none";
defparam \_IOR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_IOW~I (
	.datain(!\_IOW~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_IOW));
// synopsys translate_off
defparam \_IOW~I .input_async_reset = "none";
defparam \_IOW~I .input_power_up = "low";
defparam \_IOW~I .input_register_mode = "none";
defparam \_IOW~I .input_sync_reset = "none";
defparam \_IOW~I .oe_async_reset = "none";
defparam \_IOW~I .oe_power_up = "low";
defparam \_IOW~I .oe_register_mode = "none";
defparam \_IOW~I .oe_sync_reset = "none";
defparam \_IOW~I .operation_mode = "output";
defparam \_IOW~I .output_async_reset = "none";
defparam \_IOW~I .output_power_up = "low";
defparam \_IOW~I .output_register_mode = "none";
defparam \_IOW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_CSS~I (
	.datain(!\u_SCSI_SM|SCSI_CS_o~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_CSS));
// synopsys translate_off
defparam \_CSS~I .input_async_reset = "none";
defparam \_CSS~I .input_power_up = "low";
defparam \_CSS~I .input_register_mode = "none";
defparam \_CSS~I .input_sync_reset = "none";
defparam \_CSS~I .oe_async_reset = "none";
defparam \_CSS~I .oe_power_up = "low";
defparam \_CSS~I .oe_register_mode = "none";
defparam \_CSS~I .oe_sync_reset = "none";
defparam \_CSS~I .operation_mode = "output";
defparam \_CSS~I .output_async_reset = "none";
defparam \_CSS~I .output_power_up = "low";
defparam \_CSS~I .output_register_mode = "none";
defparam \_CSS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_LED_RD~I (
	.datain(\_LED_RD~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_LED_RD));
// synopsys translate_off
defparam \_LED_RD~I .input_async_reset = "none";
defparam \_LED_RD~I .input_power_up = "low";
defparam \_LED_RD~I .input_register_mode = "none";
defparam \_LED_RD~I .input_sync_reset = "none";
defparam \_LED_RD~I .oe_async_reset = "none";
defparam \_LED_RD~I .oe_power_up = "low";
defparam \_LED_RD~I .oe_register_mode = "none";
defparam \_LED_RD~I .oe_sync_reset = "none";
defparam \_LED_RD~I .operation_mode = "output";
defparam \_LED_RD~I .output_async_reset = "none";
defparam \_LED_RD~I .output_power_up = "low";
defparam \_LED_RD~I .output_register_mode = "none";
defparam \_LED_RD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_LED_WR~I (
	.datain(\_LED_WR~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_LED_WR));
// synopsys translate_off
defparam \_LED_WR~I .input_async_reset = "none";
defparam \_LED_WR~I .input_power_up = "low";
defparam \_LED_WR~I .input_register_mode = "none";
defparam \_LED_WR~I .input_sync_reset = "none";
defparam \_LED_WR~I .oe_async_reset = "none";
defparam \_LED_WR~I .oe_power_up = "low";
defparam \_LED_WR~I .oe_register_mode = "none";
defparam \_LED_WR~I .oe_sync_reset = "none";
defparam \_LED_WR~I .operation_mode = "output";
defparam \_LED_WR~I .output_async_reset = "none";
defparam \_LED_WR~I .output_power_up = "low";
defparam \_LED_WR~I .output_register_mode = "none";
defparam \_LED_WR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \_LED_DMA~I (
	.datain(!\u_CPU_SM|BGACK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(_LED_DMA));
// synopsys translate_off
defparam \_LED_DMA~I .input_async_reset = "none";
defparam \_LED_DMA~I .input_power_up = "low";
defparam \_LED_DMA~I .input_register_mode = "none";
defparam \_LED_DMA~I .input_sync_reset = "none";
defparam \_LED_DMA~I .oe_async_reset = "none";
defparam \_LED_DMA~I .oe_power_up = "low";
defparam \_LED_DMA~I .oe_register_mode = "none";
defparam \_LED_DMA~I .oe_sync_reset = "none";
defparam \_LED_DMA~I .operation_mode = "output";
defparam \_LED_DMA~I .output_async_reset = "none";
defparam \_LED_DMA~I .output_power_up = "low";
defparam \_LED_DMA~I .output_register_mode = "none";
defparam \_LED_DMA~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OWN_~I (
	.datain(!\u_CPU_SM|BGACK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OWN_));
// synopsys translate_off
defparam \OWN_~I .input_async_reset = "none";
defparam \OWN_~I .input_power_up = "low";
defparam \OWN_~I .input_register_mode = "none";
defparam \OWN_~I .input_sync_reset = "none";
defparam \OWN_~I .oe_async_reset = "none";
defparam \OWN_~I .oe_power_up = "low";
defparam \OWN_~I .oe_register_mode = "none";
defparam \OWN_~I .oe_sync_reset = "none";
defparam \OWN_~I .operation_mode = "output";
defparam \OWN_~I .output_async_reset = "none";
defparam \OWN_~I .output_power_up = "low";
defparam \OWN_~I .output_register_mode = "none";
defparam \OWN_~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_OE_~I (
	.datain(\DATA_OE_~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_OE_));
// synopsys translate_off
defparam \DATA_OE_~I .input_async_reset = "none";
defparam \DATA_OE_~I .input_power_up = "low";
defparam \DATA_OE_~I .input_register_mode = "none";
defparam \DATA_OE_~I .input_sync_reset = "none";
defparam \DATA_OE_~I .oe_async_reset = "none";
defparam \DATA_OE_~I .oe_power_up = "low";
defparam \DATA_OE_~I .oe_register_mode = "none";
defparam \DATA_OE_~I .oe_sync_reset = "none";
defparam \DATA_OE_~I .operation_mode = "output";
defparam \DATA_OE_~I .output_async_reset = "none";
defparam \DATA_OE_~I .output_power_up = "low";
defparam \DATA_OE_~I .output_register_mode = "none";
defparam \DATA_OE_~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
