// Seed: 317031404
module module_0 (
    output supply0 id_0,
    input tri1 id_1
);
  bit id_3;
  assign id_0 = 1 == -1;
  always begin : LABEL_0
    id_3 <= -1;
    $clog2(62);
    ;
  end
  assign module_1.id_11 = 0;
  assign id_0 = -1'd0;
endmodule
module module_1 #(
    parameter id_12 = 32'd14
) (
    output tri0 id_0,
    input tri1 id_1,
    output wand id_2,
    input supply1 id_3,
    output tri id_4,
    output wire id_5,
    output wor id_6,
    input wire id_7,
    output tri1 id_8,
    input tri0 id_9,
    input tri id_10,
    output tri id_11,
    input wire _id_12,
    output wire id_13,
    input wand id_14,
    input wand id_15,
    input wand id_16
);
  logic [-1 : ~  id_12] id_18;
  module_0 modCall_1 (
      id_6,
      id_15
  );
  wire id_19;
endmodule
