# Computer_Architecture
Lab Codes for Computer Architecture (Verilog)

#### [Lab1] ALU [[Final Report]('Computer-Architecture/lab1/Lab1_형준하_20160707_이현지_20160542.pdf')]
#### [Lab2] Vending Machine [[Final Report]('github.com/amy-hyunji/Computer-Architecture/blob/master/lab2/Lab2_%E1%84%92%E1%85%A7%E1%86%BC%E1%84%8C%E1%85%AE%E1%86%AB%E1%84%92%E1%85%A1_20160707_%E1%84%8B%E1%85%B5%E1%84%92%E1%85%A7%E1%86%AB%E1%84%8C%E1%85%B5_20160542.pdf')]
#### [Lab3] Single-Cycle CPU [[Final Report]('lab3/Lab3_이현지_20160542_형준하_20160707.pdf')]
#### [Lab4] Multi-Cycle CPU [[Final Report]('lab4/Lab4_이현지_20160542_형준하_20160707.pdf')]
#### [Lab5] Pipeline CPU [[Final Report]('lab5/lab5_형준하_이현지_20160707_20160542.pdf')]
#### [Lab6] Cache [[Final Report]('lab6/Lab6_형준하_20160707_이현지_20160542.pdf')]
