Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:00:32 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.820        0.000                      0                21621        0.042        0.000                      0                21621        3.225        0.000                       0                  9245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.820        0.000                      0                21621        0.042        0.000                      0                21621        3.225        0.000                       0                  9245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[3][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 1.686ns (27.361%)  route 4.476ns (72.639%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.036     0.036    par_reset2/clk
    SLICE_X21Y25         FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=6, routed)           0.348     0.480    fsm20/par_reset2_out
    SLICE_X21Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127     0.607 f  fsm20/out[3]_i_4__13/O
                         net (fo=14, routed)          0.341     0.948    fsm0/out[0]_i_2__5_0
    SLICE_X22Y28         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.062 f  fsm0/B_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.389     1.451    fsm/out_reg[0]_28
    SLICE_X17Y29         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     1.551 f  fsm/out[0]_i_2__5/O
                         net (fo=25, routed)          0.413     1.964    cond_stored8/mem_reg[2][3][0]
    SLICE_X14Y28         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.002 r  cond_stored8/mem[0][0][31]_i_11__4/O
                         net (fo=39, routed)          0.326     2.328    cond_stored18/mem[0][0][31]_i_5__1
    SLICE_X12Y30         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.492 r  cond_stored18/mem[0][0][31]_i_13__1/O
                         net (fo=3, routed)           0.205     2.697    i0/mem_reg[0][1][31]
    SLICE_X13Y30         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.845 r  i0/mem[0][0][31]_i_5__1/O
                         net (fo=144, routed)         0.736     3.581    C0_1/C0_1_addr0[0]
    SLICE_X15Y10         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     3.759 r  C0_1/out[13]_i_8/O
                         net (fo=2, routed)           0.018     3.777    C0_1/out[13]_i_8_n_0
    SLICE_X15Y10         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.853 r  C0_1/out_reg[13]_i_3__8/O
                         net (fo=1, routed)           0.000     3.853    C0_1/out_reg[13]_i_3__8_n_0
    SLICE_X15Y10         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.887 r  C0_1/out_reg[13]_i_1__8/O
                         net (fo=3, routed)           0.347     4.234    add7/C0_1_read_data[13]
    SLICE_X14Y11         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.411 r  add7/mem[0][0][15]_i_13/O
                         net (fo=1, routed)           0.024     4.435    add7/mem[0][0][15]_i_13_n_0
    SLICE_X14Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.637 r  add7/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.665    add7/mem_reg[0][0][15]_i_2_n_0
    SLICE_X14Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.688 r  add7/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.716    add7/mem_reg[0][0][23]_i_2_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.861 r  add7/mem_reg[0][0][31]_i_9/O[5]
                         net (fo=1, routed)           0.570     5.431    fsm15/out[29]
    SLICE_X15Y23         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.495 r  fsm15/mem[0][0][29]_i_1__0/O
                         net (fo=16, routed)          0.703     6.198    C0_1/D[29]
    SLICE_X9Y23          FDRE                                         r  C0_1/mem_reg[3][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.026     7.026    C0_1/clk
    SLICE_X9Y23          FDRE                                         r  C0_1/mem_reg[3][2][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X9Y23          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    C0_1/mem_reg[3][2][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[2][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 1.686ns (27.468%)  route 4.452ns (72.532%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.036     0.036    par_reset2/clk
    SLICE_X21Y25         FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=6, routed)           0.348     0.480    fsm20/par_reset2_out
    SLICE_X21Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127     0.607 f  fsm20/out[3]_i_4__13/O
                         net (fo=14, routed)          0.341     0.948    fsm0/out[0]_i_2__5_0
    SLICE_X22Y28         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.062 f  fsm0/B_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.389     1.451    fsm/out_reg[0]_28
    SLICE_X17Y29         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     1.551 f  fsm/out[0]_i_2__5/O
                         net (fo=25, routed)          0.413     1.964    cond_stored8/mem_reg[2][3][0]
    SLICE_X14Y28         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.002 r  cond_stored8/mem[0][0][31]_i_11__4/O
                         net (fo=39, routed)          0.326     2.328    cond_stored18/mem[0][0][31]_i_5__1
    SLICE_X12Y30         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.492 r  cond_stored18/mem[0][0][31]_i_13__1/O
                         net (fo=3, routed)           0.205     2.697    i0/mem_reg[0][1][31]
    SLICE_X13Y30         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.845 r  i0/mem[0][0][31]_i_5__1/O
                         net (fo=144, routed)         0.736     3.581    C0_1/C0_1_addr0[0]
    SLICE_X15Y10         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     3.759 r  C0_1/out[13]_i_8/O
                         net (fo=2, routed)           0.018     3.777    C0_1/out[13]_i_8_n_0
    SLICE_X15Y10         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.853 r  C0_1/out_reg[13]_i_3__8/O
                         net (fo=1, routed)           0.000     3.853    C0_1/out_reg[13]_i_3__8_n_0
    SLICE_X15Y10         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.887 r  C0_1/out_reg[13]_i_1__8/O
                         net (fo=3, routed)           0.347     4.234    add7/C0_1_read_data[13]
    SLICE_X14Y11         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.411 r  add7/mem[0][0][15]_i_13/O
                         net (fo=1, routed)           0.024     4.435    add7/mem[0][0][15]_i_13_n_0
    SLICE_X14Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.637 r  add7/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.665    add7/mem_reg[0][0][15]_i_2_n_0
    SLICE_X14Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.688 r  add7/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.716    add7/mem_reg[0][0][23]_i_2_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.861 r  add7/mem_reg[0][0][31]_i_9/O[5]
                         net (fo=1, routed)           0.570     5.431    fsm15/out[29]
    SLICE_X15Y23         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.495 r  fsm15/mem[0][0][29]_i_1__0/O
                         net (fo=16, routed)          0.679     6.174    C0_1/D[29]
    SLICE_X10Y24         FDRE                                         r  C0_1/mem_reg[2][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.024     7.024    C0_1/clk
    SLICE_X10Y24         FDRE                                         r  C0_1/mem_reg[2][2][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X10Y24         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    C0_1/mem_reg[2][2][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 1.686ns (27.477%)  route 4.450ns (72.523%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.036     0.036    par_reset2/clk
    SLICE_X21Y25         FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=6, routed)           0.348     0.480    fsm20/par_reset2_out
    SLICE_X21Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127     0.607 f  fsm20/out[3]_i_4__13/O
                         net (fo=14, routed)          0.341     0.948    fsm0/out[0]_i_2__5_0
    SLICE_X22Y28         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.062 f  fsm0/B_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.389     1.451    fsm/out_reg[0]_28
    SLICE_X17Y29         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     1.551 f  fsm/out[0]_i_2__5/O
                         net (fo=25, routed)          0.413     1.964    cond_stored8/mem_reg[2][3][0]
    SLICE_X14Y28         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.002 r  cond_stored8/mem[0][0][31]_i_11__4/O
                         net (fo=39, routed)          0.326     2.328    cond_stored18/mem[0][0][31]_i_5__1
    SLICE_X12Y30         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.492 r  cond_stored18/mem[0][0][31]_i_13__1/O
                         net (fo=3, routed)           0.205     2.697    i0/mem_reg[0][1][31]
    SLICE_X13Y30         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.845 r  i0/mem[0][0][31]_i_5__1/O
                         net (fo=144, routed)         0.736     3.581    C0_1/C0_1_addr0[0]
    SLICE_X15Y10         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     3.759 r  C0_1/out[13]_i_8/O
                         net (fo=2, routed)           0.018     3.777    C0_1/out[13]_i_8_n_0
    SLICE_X15Y10         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.853 r  C0_1/out_reg[13]_i_3__8/O
                         net (fo=1, routed)           0.000     3.853    C0_1/out_reg[13]_i_3__8_n_0
    SLICE_X15Y10         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.887 r  C0_1/out_reg[13]_i_1__8/O
                         net (fo=3, routed)           0.347     4.234    add7/C0_1_read_data[13]
    SLICE_X14Y11         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.411 r  add7/mem[0][0][15]_i_13/O
                         net (fo=1, routed)           0.024     4.435    add7/mem[0][0][15]_i_13_n_0
    SLICE_X14Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.637 r  add7/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.665    add7/mem_reg[0][0][15]_i_2_n_0
    SLICE_X14Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.688 r  add7/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.716    add7/mem_reg[0][0][23]_i_2_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.861 r  add7/mem_reg[0][0][31]_i_9/O[5]
                         net (fo=1, routed)           0.570     5.431    fsm15/out[29]
    SLICE_X15Y23         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.495 r  fsm15/mem[0][0][29]_i_1__0/O
                         net (fo=16, routed)          0.677     6.172    C0_1/D[29]
    SLICE_X11Y24         FDRE                                         r  C0_1/mem_reg[0][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.025     7.025    C0_1/clk
    SLICE_X11Y24         FDRE                                         r  C0_1/mem_reg[0][2][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X11Y24         FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     7.017    C0_1/mem_reg[0][2][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.686ns (27.513%)  route 4.442ns (72.487%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.036     0.036    par_reset2/clk
    SLICE_X21Y25         FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=6, routed)           0.348     0.480    fsm20/par_reset2_out
    SLICE_X21Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127     0.607 f  fsm20/out[3]_i_4__13/O
                         net (fo=14, routed)          0.341     0.948    fsm0/out[0]_i_2__5_0
    SLICE_X22Y28         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.062 f  fsm0/B_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.389     1.451    fsm/out_reg[0]_28
    SLICE_X17Y29         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     1.551 f  fsm/out[0]_i_2__5/O
                         net (fo=25, routed)          0.413     1.964    cond_stored8/mem_reg[2][3][0]
    SLICE_X14Y28         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.002 r  cond_stored8/mem[0][0][31]_i_11__4/O
                         net (fo=39, routed)          0.326     2.328    cond_stored18/mem[0][0][31]_i_5__1
    SLICE_X12Y30         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.492 r  cond_stored18/mem[0][0][31]_i_13__1/O
                         net (fo=3, routed)           0.205     2.697    i0/mem_reg[0][1][31]
    SLICE_X13Y30         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.845 r  i0/mem[0][0][31]_i_5__1/O
                         net (fo=144, routed)         0.736     3.581    C0_1/C0_1_addr0[0]
    SLICE_X15Y10         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     3.759 r  C0_1/out[13]_i_8/O
                         net (fo=2, routed)           0.018     3.777    C0_1/out[13]_i_8_n_0
    SLICE_X15Y10         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.853 r  C0_1/out_reg[13]_i_3__8/O
                         net (fo=1, routed)           0.000     3.853    C0_1/out_reg[13]_i_3__8_n_0
    SLICE_X15Y10         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.887 r  C0_1/out_reg[13]_i_1__8/O
                         net (fo=3, routed)           0.347     4.234    add7/C0_1_read_data[13]
    SLICE_X14Y11         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.411 r  add7/mem[0][0][15]_i_13/O
                         net (fo=1, routed)           0.024     4.435    add7/mem[0][0][15]_i_13_n_0
    SLICE_X14Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.637 r  add7/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.665    add7/mem_reg[0][0][15]_i_2_n_0
    SLICE_X14Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.688 r  add7/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.716    add7/mem_reg[0][0][23]_i_2_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.861 r  add7/mem_reg[0][0][31]_i_9/O[5]
                         net (fo=1, routed)           0.570     5.431    fsm15/out[29]
    SLICE_X15Y23         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.495 r  fsm15/mem[0][0][29]_i_1__0/O
                         net (fo=16, routed)          0.669     6.164    C0_1/D[29]
    SLICE_X10Y23         FDRE                                         r  C0_1/mem_reg[0][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.024     7.024    C0_1/clk
    SLICE_X10Y23         FDRE                                         r  C0_1/mem_reg[0][0][29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X10Y23         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027     7.016    C0_1/mem_reg[0][0][29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[1][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 1.686ns (27.509%)  route 4.443ns (72.491%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.036     0.036    par_reset2/clk
    SLICE_X21Y25         FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=6, routed)           0.348     0.480    fsm20/par_reset2_out
    SLICE_X21Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127     0.607 f  fsm20/out[3]_i_4__13/O
                         net (fo=14, routed)          0.341     0.948    fsm0/out[0]_i_2__5_0
    SLICE_X22Y28         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.062 f  fsm0/B_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.389     1.451    fsm/out_reg[0]_28
    SLICE_X17Y29         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     1.551 f  fsm/out[0]_i_2__5/O
                         net (fo=25, routed)          0.413     1.964    cond_stored8/mem_reg[2][3][0]
    SLICE_X14Y28         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.002 r  cond_stored8/mem[0][0][31]_i_11__4/O
                         net (fo=39, routed)          0.326     2.328    cond_stored18/mem[0][0][31]_i_5__1
    SLICE_X12Y30         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.492 r  cond_stored18/mem[0][0][31]_i_13__1/O
                         net (fo=3, routed)           0.205     2.697    i0/mem_reg[0][1][31]
    SLICE_X13Y30         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.845 r  i0/mem[0][0][31]_i_5__1/O
                         net (fo=144, routed)         0.736     3.581    C0_1/C0_1_addr0[0]
    SLICE_X15Y10         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     3.759 r  C0_1/out[13]_i_8/O
                         net (fo=2, routed)           0.018     3.777    C0_1/out[13]_i_8_n_0
    SLICE_X15Y10         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.853 r  C0_1/out_reg[13]_i_3__8/O
                         net (fo=1, routed)           0.000     3.853    C0_1/out_reg[13]_i_3__8_n_0
    SLICE_X15Y10         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.887 r  C0_1/out_reg[13]_i_1__8/O
                         net (fo=3, routed)           0.347     4.234    add7/C0_1_read_data[13]
    SLICE_X14Y11         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.411 r  add7/mem[0][0][15]_i_13/O
                         net (fo=1, routed)           0.024     4.435    add7/mem[0][0][15]_i_13_n_0
    SLICE_X14Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.637 r  add7/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.665    add7/mem_reg[0][0][15]_i_2_n_0
    SLICE_X14Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.688 r  add7/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.716    add7/mem_reg[0][0][23]_i_2_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.861 r  add7/mem_reg[0][0][31]_i_9/O[5]
                         net (fo=1, routed)           0.570     5.431    fsm15/out[29]
    SLICE_X15Y23         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.495 r  fsm15/mem[0][0][29]_i_1__0/O
                         net (fo=16, routed)          0.670     6.165    C0_1/D[29]
    SLICE_X9Y25          FDRE                                         r  C0_1/mem_reg[1][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.026     7.026    C0_1/clk
    SLICE_X9Y25          FDRE                                         r  C0_1/mem_reg[1][0][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X9Y25          FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_1/mem_reg[1][0][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 1.748ns (28.543%)  route 4.376ns (71.457%))
  Logic Levels:           13  (CARRY8=2 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.036     0.036    par_reset2/clk
    SLICE_X21Y25         FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=6, routed)           0.348     0.480    fsm20/par_reset2_out
    SLICE_X21Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127     0.607 f  fsm20/out[3]_i_4__13/O
                         net (fo=14, routed)          0.341     0.948    fsm0/out[0]_i_2__5_0
    SLICE_X22Y28         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.062 f  fsm0/B_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.389     1.451    fsm/out_reg[0]_28
    SLICE_X17Y29         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     1.551 f  fsm/out[0]_i_2__5/O
                         net (fo=25, routed)          0.413     1.964    cond_stored8/mem_reg[2][3][0]
    SLICE_X14Y28         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.002 r  cond_stored8/mem[0][0][31]_i_11__4/O
                         net (fo=39, routed)          0.326     2.328    cond_stored18/mem[0][0][31]_i_5__1
    SLICE_X12Y30         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.492 r  cond_stored18/mem[0][0][31]_i_13__1/O
                         net (fo=3, routed)           0.205     2.697    i0/mem_reg[0][1][31]
    SLICE_X13Y30         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.845 r  i0/mem[0][0][31]_i_5__1/O
                         net (fo=144, routed)         0.736     3.581    C0_1/C0_1_addr0[0]
    SLICE_X15Y10         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     3.759 r  C0_1/out[13]_i_8/O
                         net (fo=2, routed)           0.018     3.777    C0_1/out[13]_i_8_n_0
    SLICE_X15Y10         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.853 r  C0_1/out_reg[13]_i_3__8/O
                         net (fo=1, routed)           0.000     3.853    C0_1/out_reg[13]_i_3__8_n_0
    SLICE_X15Y10         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.887 r  C0_1/out_reg[13]_i_1__8/O
                         net (fo=3, routed)           0.347     4.234    add7/C0_1_read_data[13]
    SLICE_X14Y11         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.411 r  add7/mem[0][0][15]_i_13/O
                         net (fo=1, routed)           0.024     4.435    add7/mem[0][0][15]_i_13_n_0
    SLICE_X14Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.637 r  add7/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.665    add7/mem_reg[0][0][15]_i_2_n_0
    SLICE_X14Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.811 r  add7/mem_reg[0][0][23]_i_2/O[7]
                         net (fo=1, routed)           0.467     5.278    fsm15/out[23]
    SLICE_X15Y18         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     5.426 r  fsm15/mem[0][0][23]_i_1__0/O
                         net (fo=16, routed)          0.734     6.160    C0_1/D[23]
    SLICE_X11Y16         FDRE                                         r  C0_1/mem_reg[0][0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.024     7.024    C0_1/clk
    SLICE_X11Y16         FDRE                                         r  C0_1/mem_reg[0][0][23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X11Y16         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     7.016    C0_1/mem_reg[0][0][23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[1][3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 1.686ns (27.540%)  route 4.436ns (72.460%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.036     0.036    par_reset2/clk
    SLICE_X21Y25         FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=6, routed)           0.348     0.480    fsm20/par_reset2_out
    SLICE_X21Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127     0.607 f  fsm20/out[3]_i_4__13/O
                         net (fo=14, routed)          0.341     0.948    fsm0/out[0]_i_2__5_0
    SLICE_X22Y28         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.062 f  fsm0/B_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.389     1.451    fsm/out_reg[0]_28
    SLICE_X17Y29         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     1.551 f  fsm/out[0]_i_2__5/O
                         net (fo=25, routed)          0.413     1.964    cond_stored8/mem_reg[2][3][0]
    SLICE_X14Y28         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.002 r  cond_stored8/mem[0][0][31]_i_11__4/O
                         net (fo=39, routed)          0.326     2.328    cond_stored18/mem[0][0][31]_i_5__1
    SLICE_X12Y30         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.492 r  cond_stored18/mem[0][0][31]_i_13__1/O
                         net (fo=3, routed)           0.205     2.697    i0/mem_reg[0][1][31]
    SLICE_X13Y30         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.845 r  i0/mem[0][0][31]_i_5__1/O
                         net (fo=144, routed)         0.736     3.581    C0_1/C0_1_addr0[0]
    SLICE_X15Y10         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     3.759 r  C0_1/out[13]_i_8/O
                         net (fo=2, routed)           0.018     3.777    C0_1/out[13]_i_8_n_0
    SLICE_X15Y10         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.853 r  C0_1/out_reg[13]_i_3__8/O
                         net (fo=1, routed)           0.000     3.853    C0_1/out_reg[13]_i_3__8_n_0
    SLICE_X15Y10         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.887 r  C0_1/out_reg[13]_i_1__8/O
                         net (fo=3, routed)           0.347     4.234    add7/C0_1_read_data[13]
    SLICE_X14Y11         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.411 r  add7/mem[0][0][15]_i_13/O
                         net (fo=1, routed)           0.024     4.435    add7/mem[0][0][15]_i_13_n_0
    SLICE_X14Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.637 r  add7/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.665    add7/mem_reg[0][0][15]_i_2_n_0
    SLICE_X14Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.688 r  add7/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.716    add7/mem_reg[0][0][23]_i_2_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.861 r  add7/mem_reg[0][0][31]_i_9/O[5]
                         net (fo=1, routed)           0.570     5.431    fsm15/out[29]
    SLICE_X15Y23         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.495 r  fsm15/mem[0][0][29]_i_1__0/O
                         net (fo=16, routed)          0.663     6.158    C0_1/D[29]
    SLICE_X9Y24          FDRE                                         r  C0_1/mem_reg[1][3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.026     7.026    C0_1/clk
    SLICE_X9Y24          FDRE                                         r  C0_1/mem_reg[1][3][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X9Y24          FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_1/mem_reg[1][3][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[2][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 1.686ns (27.581%)  route 4.427ns (72.419%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.036     0.036    par_reset2/clk
    SLICE_X21Y25         FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=6, routed)           0.348     0.480    fsm20/par_reset2_out
    SLICE_X21Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127     0.607 f  fsm20/out[3]_i_4__13/O
                         net (fo=14, routed)          0.341     0.948    fsm0/out[0]_i_2__5_0
    SLICE_X22Y28         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.062 f  fsm0/B_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.389     1.451    fsm/out_reg[0]_28
    SLICE_X17Y29         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     1.551 f  fsm/out[0]_i_2__5/O
                         net (fo=25, routed)          0.413     1.964    cond_stored8/mem_reg[2][3][0]
    SLICE_X14Y28         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.002 r  cond_stored8/mem[0][0][31]_i_11__4/O
                         net (fo=39, routed)          0.326     2.328    cond_stored18/mem[0][0][31]_i_5__1
    SLICE_X12Y30         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.492 r  cond_stored18/mem[0][0][31]_i_13__1/O
                         net (fo=3, routed)           0.205     2.697    i0/mem_reg[0][1][31]
    SLICE_X13Y30         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.845 r  i0/mem[0][0][31]_i_5__1/O
                         net (fo=144, routed)         0.736     3.581    C0_1/C0_1_addr0[0]
    SLICE_X15Y10         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     3.759 r  C0_1/out[13]_i_8/O
                         net (fo=2, routed)           0.018     3.777    C0_1/out[13]_i_8_n_0
    SLICE_X15Y10         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.853 r  C0_1/out_reg[13]_i_3__8/O
                         net (fo=1, routed)           0.000     3.853    C0_1/out_reg[13]_i_3__8_n_0
    SLICE_X15Y10         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.887 r  C0_1/out_reg[13]_i_1__8/O
                         net (fo=3, routed)           0.347     4.234    add7/C0_1_read_data[13]
    SLICE_X14Y11         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.411 r  add7/mem[0][0][15]_i_13/O
                         net (fo=1, routed)           0.024     4.435    add7/mem[0][0][15]_i_13_n_0
    SLICE_X14Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.637 r  add7/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.665    add7/mem_reg[0][0][15]_i_2_n_0
    SLICE_X14Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.688 r  add7/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.716    add7/mem_reg[0][0][23]_i_2_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.861 r  add7/mem_reg[0][0][31]_i_9/O[5]
                         net (fo=1, routed)           0.570     5.431    fsm15/out[29]
    SLICE_X15Y23         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.495 r  fsm15/mem[0][0][29]_i_1__0/O
                         net (fo=16, routed)          0.654     6.149    C0_1/D[29]
    SLICE_X10Y24         FDRE                                         r  C0_1/mem_reg[2][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.025     7.025    C0_1/clk
    SLICE_X10Y24         FDRE                                         r  C0_1/mem_reg[2][0][29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X10Y24         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    C0_1/mem_reg[2][0][29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 1.645ns (26.927%)  route 4.464ns (73.073%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.036     0.036    par_reset2/clk
    SLICE_X21Y25         FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=6, routed)           0.348     0.480    fsm20/par_reset2_out
    SLICE_X21Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127     0.607 f  fsm20/out[3]_i_4__13/O
                         net (fo=14, routed)          0.341     0.948    fsm0/out[0]_i_2__5_0
    SLICE_X22Y28         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.062 f  fsm0/B_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.389     1.451    fsm/out_reg[0]_28
    SLICE_X17Y29         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     1.551 f  fsm/out[0]_i_2__5/O
                         net (fo=25, routed)          0.413     1.964    cond_stored8/mem_reg[2][3][0]
    SLICE_X14Y28         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.002 r  cond_stored8/mem[0][0][31]_i_11__4/O
                         net (fo=39, routed)          0.326     2.328    cond_stored18/mem[0][0][31]_i_5__1
    SLICE_X12Y30         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.492 r  cond_stored18/mem[0][0][31]_i_13__1/O
                         net (fo=3, routed)           0.205     2.697    i0/mem_reg[0][1][31]
    SLICE_X13Y30         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.845 r  i0/mem[0][0][31]_i_5__1/O
                         net (fo=144, routed)         0.736     3.581    C0_1/C0_1_addr0[0]
    SLICE_X15Y10         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     3.759 r  C0_1/out[13]_i_8/O
                         net (fo=2, routed)           0.018     3.777    C0_1/out[13]_i_8_n_0
    SLICE_X15Y10         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.853 r  C0_1/out_reg[13]_i_3__8/O
                         net (fo=1, routed)           0.000     3.853    C0_1/out_reg[13]_i_3__8_n_0
    SLICE_X15Y10         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.887 r  C0_1/out_reg[13]_i_1__8/O
                         net (fo=3, routed)           0.347     4.234    add7/C0_1_read_data[13]
    SLICE_X14Y11         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.411 r  add7/mem[0][0][15]_i_13/O
                         net (fo=1, routed)           0.024     4.435    add7/mem[0][0][15]_i_13_n_0
    SLICE_X14Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.637 r  add7/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.665    add7/mem_reg[0][0][15]_i_2_n_0
    SLICE_X14Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.688 r  add7/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.716    add7/mem_reg[0][0][23]_i_2_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.845 r  add7/mem_reg[0][0][31]_i_9/O[6]
                         net (fo=1, routed)           0.516     5.361    fsm15/out[30]
    SLICE_X15Y21         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.039     5.400 r  fsm15/mem[0][0][30]_i_1__0/O
                         net (fo=16, routed)          0.745     6.145    C0_1/D[30]
    SLICE_X10Y21         FDRE                                         r  C0_1/mem_reg[0][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.025     7.025    C0_1/clk
    SLICE_X10Y21         FDRE                                         r  C0_1/mem_reg[0][0][30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X10Y21         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    C0_1/mem_reg[0][0][30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 par_reset2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_1/mem_reg[0][3][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.104ns  (logic 1.686ns (27.621%)  route 4.418ns (72.379%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.036     0.036    par_reset2/clk
    SLICE_X21Y25         FDRE                                         r  par_reset2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  par_reset2/out_reg[0]/Q
                         net (fo=6, routed)           0.348     0.480    fsm20/par_reset2_out
    SLICE_X21Y25         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.127     0.607 f  fsm20/out[3]_i_4__13/O
                         net (fo=14, routed)          0.341     0.948    fsm0/out[0]_i_2__5_0
    SLICE_X22Y28         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     1.062 f  fsm0/B_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.389     1.451    fsm/out_reg[0]_28
    SLICE_X17Y29         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     1.551 f  fsm/out[0]_i_2__5/O
                         net (fo=25, routed)          0.413     1.964    cond_stored8/mem_reg[2][3][0]
    SLICE_X14Y28         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.002 r  cond_stored8/mem[0][0][31]_i_11__4/O
                         net (fo=39, routed)          0.326     2.328    cond_stored18/mem[0][0][31]_i_5__1
    SLICE_X12Y30         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.492 r  cond_stored18/mem[0][0][31]_i_13__1/O
                         net (fo=3, routed)           0.205     2.697    i0/mem_reg[0][1][31]
    SLICE_X13Y30         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.845 r  i0/mem[0][0][31]_i_5__1/O
                         net (fo=144, routed)         0.736     3.581    C0_1/C0_1_addr0[0]
    SLICE_X15Y10         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.178     3.759 r  C0_1/out[13]_i_8/O
                         net (fo=2, routed)           0.018     3.777    C0_1/out[13]_i_8_n_0
    SLICE_X15Y10         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.853 r  C0_1/out_reg[13]_i_3__8/O
                         net (fo=1, routed)           0.000     3.853    C0_1/out_reg[13]_i_3__8_n_0
    SLICE_X15Y10         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.887 r  C0_1/out_reg[13]_i_1__8/O
                         net (fo=3, routed)           0.347     4.234    add7/C0_1_read_data[13]
    SLICE_X14Y11         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     4.411 r  add7/mem[0][0][15]_i_13/O
                         net (fo=1, routed)           0.024     4.435    add7/mem[0][0][15]_i_13_n_0
    SLICE_X14Y11         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     4.637 r  add7/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.665    add7/mem_reg[0][0][15]_i_2_n_0
    SLICE_X14Y12         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.688 r  add7/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.716    add7/mem_reg[0][0][23]_i_2_n_0
    SLICE_X14Y13         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.861 r  add7/mem_reg[0][0][31]_i_9/O[5]
                         net (fo=1, routed)           0.570     5.431    fsm15/out[29]
    SLICE_X15Y23         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     5.495 r  fsm15/mem[0][0][29]_i_1__0/O
                         net (fo=16, routed)          0.645     6.140    C0_1/D[29]
    SLICE_X9Y25          FDRE                                         r  C0_1/mem_reg[0][3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=9564, unset)         0.026     7.026    C0_1/clk
    SLICE_X9Y25          FDRE                                         r  C0_1/mem_reg[0][3][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X9Y25          FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_1/mem_reg[0][3][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  0.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X5Y32          FDRE                                         r  mult_pipe1/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[26]/Q
                         net (fo=1, routed)           0.057     0.108    bin_read1_0/Q[26]
    SLICE_X6Y31          FDRE                                         r  bin_read1_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X6Y31          FDRE                                         r  bin_read1_0/out_reg[26]/C
                         clock pessimism              0.000     0.019    
    SLICE_X6Y31          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg13/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg13/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.012     0.012    par_done_reg13/clk
    SLICE_X11Y25         FDRE                                         r  par_done_reg13/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg13/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset2/par_done_reg13_out
    SLICE_X11Y25         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset2/out[0]_i_1__68/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg13/out_reg[0]_0
    SLICE_X11Y25         FDRE                                         r  par_done_reg13/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.018     0.018    par_done_reg13/clk
    SLICE_X11Y25         FDRE                                         r  par_done_reg13/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X11Y25         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg13/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg29/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg29/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.012     0.012    par_done_reg29/clk
    SLICE_X13Y32         FDRE                                         r  par_done_reg29/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg29/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset5/par_done_reg29_out
    SLICE_X13Y32         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.090 r  par_reset5/out[0]_i_1__86/O
                         net (fo=1, routed)           0.016     0.106    par_done_reg29/out_reg[0]_0
    SLICE_X13Y32         FDRE                                         r  par_done_reg29/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.018     0.018    par_done_reg29/clk
    SLICE_X13Y32         FDRE                                         r  par_done_reg29/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X13Y32         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg29/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe12/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read12_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.012     0.012    mult_pipe12/clk
    SLICE_X15Y50         FDRE                                         r  mult_pipe12/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe12/out_reg[6]/Q
                         net (fo=1, routed)           0.057     0.108    bin_read12_0/Q[6]
    SLICE_X15Y49         FDRE                                         r  bin_read12_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.018     0.018    bin_read12_0/clk
    SLICE_X15Y49         FDRE                                         r  bin_read12_0/out_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X15Y49         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read12_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X5Y31          FDRE                                         r  mult_pipe1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[16]/Q
                         net (fo=1, routed)           0.057     0.108    bin_read1_0/Q[16]
    SLICE_X6Y31          FDRE                                         r  bin_read1_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X6Y31          FDRE                                         r  bin_read1_0/out_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X6Y31          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X5Y15          FDRE                                         r  mult_pipe0/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.056     0.108    mult_pipe0/p_1_in[9]
    SLICE_X6Y15          FDRE                                         r  mult_pipe0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.018     0.018    mult_pipe0/clk
    SLICE_X6Y15          FDRE                                         r  mult_pipe0/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X6Y15          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read9_0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_1_00/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.013     0.013    bin_read9_0/clk
    SLICE_X22Y41         FDRE                                         r  bin_read9_0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read9_0/out_reg[11]/Q
                         net (fo=1, routed)           0.057     0.109    v_0_1_00/out_reg[11]_1
    SLICE_X21Y41         FDRE                                         r  v_0_1_00/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.019     0.019    v_0_1_00/clk
    SLICE_X21Y41         FDRE                                         r  v_0_1_00/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y41         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    v_0_1_00/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe15/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read15_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.037ns (38.144%)  route 0.060ns (61.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.013     0.013    mult_pipe15/clk
    SLICE_X16Y43         FDRE                                         r  mult_pipe15/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe15/out_reg[21]/Q
                         net (fo=1, routed)           0.060     0.110    bin_read15_0/Q[21]
    SLICE_X15Y43         FDRE                                         r  bin_read15_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.019     0.019    bin_read15_0/clk
    SLICE_X15Y43         FDRE                                         r  bin_read15_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X15Y43         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read15_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read13_0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_0_10/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.013     0.013    bin_read13_0/clk
    SLICE_X18Y50         FDRE                                         r  bin_read13_0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read13_0/out_reg[19]/Q
                         net (fo=1, routed)           0.056     0.109    v_0_0_10/out_reg[19]_1
    SLICE_X18Y49         FDRE                                         r  v_0_0_10/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.018     0.018    v_0_0_10/clk
    SLICE_X18Y49         FDRE                                         r  v_0_0_10/out_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y49         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_0_10/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe12/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read12_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.012     0.012    mult_pipe12/clk
    SLICE_X15Y50         FDRE                                         r  mult_pipe12/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe12/out_reg[4]/Q
                         net (fo=1, routed)           0.058     0.110    bin_read12_0/Q[4]
    SLICE_X15Y49         FDRE                                         r  bin_read12_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=9564, unset)         0.019     0.019    bin_read12_0/clk
    SLICE_X15Y49         FDRE                                         r  bin_read12_0/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X15Y49         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read12_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y19  mult_pipe14/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y9   mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y20  mult_pipe13/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y9   mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y24  mult_pipe9/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y26  mult_pipe10/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y13  mult_pipe17/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y34  mult_pipe6/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y12  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y16  mult_pipe16/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y29   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y63    A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y63    A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X7Y72    A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X8Y71    A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X8Y71    A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X1Y70    A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X1Y81    A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y81    A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X5Y70    A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y29   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y29   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y63    A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X6Y63    A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X7Y72    A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X7Y72    A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X8Y71    A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X8Y71    A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X1Y70    A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X1Y70    A0_0/mem_reg[0][0][12]/C



