;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 10, 1
	ADD 10, @101
	MOV -7, <-20
	SUB #72, @700
	SUB #72, @200
	SUB <0, @7
	SUB <-7, <-28
	JMZ <121, 103
	JMZ <121, 103
	SLT 0, @42
	SPL 0, 300
	SUB #72, @200
	SLT 121, 0
	JMZ <121, 103
	SPL 0, 300
	ADD 10, 1
	SPL 0, 300
	SUB -7, <120
	SUB -0, 9
	ADD 10, 1
	SPL 0, 300
	DJN -1, @-20
	ADD 10, 1
	SUB #72, @200
	SUB @-607, <-28
	SUB @-607, <-28
	CMP -207, <-120
	SUB <-7, <-28
	SUB -0, 9
	DAT #121, #103
	SUB <-7, <-28
	JMN <127, 130
	SUB @-127, 100
	SPL 0, 300
	JMN <127, 130
	DAT #127, #130
	SUB #72, @200
	SUB -0, 9
	SUB 0, 0
	SPL 6, @-2
	SPL 6, @-2
	SLT 0, @-42
	CMP -207, <-120
	SPL 0, @-2
	ADD 10, 1
	ADD 10, 1
