Classic Timing Analyzer report for counter
Fri Jun 03 21:22:29 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                        ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.448 ns                                      ; clc                         ; flip_flop_d:ff1|q~DUPLICATE ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.264 ns                                      ; flip_flop_d:ff1|q~DUPLICATE ; q1                          ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.820 ns                                       ; clc                         ; flip_flop_d:ff0|q           ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]      ; div_clock:div|clk           ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                             ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                             ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]           ; div_clock:div|clk                ; clk        ; clk      ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]~DUPLICATE ; div_clock:div|clk                ; clk        ; clk      ; None                        ; None                      ; 0.667 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]~DUPLICATE ; div_clock:div|count[0]           ; clk        ; clk      ; None                        ; None                      ; 0.677 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]~DUPLICATE ; div_clock:div|count[0]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.677 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]           ; div_clock:div|count[2]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]           ; div_clock:div|count[2]           ; clk        ; clk      ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]           ; div_clock:div|count[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.670 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]           ; div_clock:div|count[1]           ; clk        ; clk      ; None                        ; None                      ; 0.670 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_d:ff1|q                ; flip_flop_d:ff2|q                ; clk        ; clk      ; None                        ; None                      ; 0.663 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]~DUPLICATE ; div_clock:div|clk                ; clk        ; clk      ; None                        ; None                      ; 0.427 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]           ; div_clock:div|count[0]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.445 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]           ; div_clock:div|count[0]           ; clk        ; clk      ; None                        ; None                      ; 0.444 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]           ; div_clock:div|count[1]           ; clk        ; clk      ; None                        ; None                      ; 0.444 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_d:ff0|q                ; flip_flop_d:ff1|q~DUPLICATE      ; clk        ; clk      ; None                        ; None                      ; 0.444 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]           ; div_clock:div|count[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.443 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_d:ff0|q                ; flip_flop_d:ff1|q                ; clk        ; clk      ; None                        ; None                      ; 0.443 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_d:ff0|q                ; flip_flop_d:ff2|q                ; clk        ; clk      ; None                        ; None                      ; 0.442 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]~DUPLICATE ; div_clock:div|count[2]           ; clk        ; clk      ; None                        ; None                      ; 0.432 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]~DUPLICATE ; div_clock:div|count[2]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.431 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_d:ff0|q                ; flip_flop_d:ff0|q                ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|clk                ; div_clock:div|clk                ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]           ; div_clock:div|count[0]           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]~DUPLICATE ; div_clock:div|count[2]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]~DUPLICATE ; div_clock:div|count[1]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]           ; div_clock:div|count[2]           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]           ; div_clock:div|count[1]           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]~DUPLICATE ; div_clock:div|count[0]~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_d:ff1|q                ; flip_flop_d:ff1|q                ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_d:ff2|q                ; flip_flop_d:ff2|q                ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; flip_flop_d:ff1|q~DUPLICATE      ; flip_flop_d:ff1|q~DUPLICATE      ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------+
; tsu                                                                               ;
+-------+--------------+------------+------+-----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                          ; To Clock ;
+-------+--------------+------------+------+-----------------------------+----------+
; N/A   ; None         ; -0.448 ns  ; clc  ; flip_flop_d:ff1|q           ; clk      ;
; N/A   ; None         ; -0.448 ns  ; clc  ; flip_flop_d:ff1|q~DUPLICATE ; clk      ;
; N/A   ; None         ; -0.579 ns  ; clc  ; flip_flop_d:ff2|q           ; clk      ;
; N/A   ; None         ; -0.581 ns  ; clc  ; flip_flop_d:ff0|q           ; clk      ;
+-------+--------------+------------+------+-----------------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+-----------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                        ; To ; From Clock ;
+-------+--------------+------------+-----------------------------+----+------------+
; N/A   ; None         ; 10.264 ns  ; flip_flop_d:ff1|q~DUPLICATE ; q1 ; clk        ;
; N/A   ; None         ; 9.755 ns   ; flip_flop_d:ff0|q           ; q0 ; clk        ;
; N/A   ; None         ; 8.230 ns   ; flip_flop_d:ff2|q           ; q2 ; clk        ;
+-------+--------------+------------+-----------------------------+----+------------+


+-----------------------------------------------------------------------------------------+
; th                                                                                      ;
+---------------+-------------+-----------+------+-----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                          ; To Clock ;
+---------------+-------------+-----------+------+-----------------------------+----------+
; N/A           ; None        ; 0.820 ns  ; clc  ; flip_flop_d:ff0|q           ; clk      ;
; N/A           ; None        ; 0.818 ns  ; clc  ; flip_flop_d:ff2|q           ; clk      ;
; N/A           ; None        ; 0.687 ns  ; clc  ; flip_flop_d:ff1|q           ; clk      ;
; N/A           ; None        ; 0.687 ns  ; clc  ; flip_flop_d:ff1|q~DUPLICATE ; clk      ;
+---------------+-------------+-----------+------+-----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 03 21:22:29 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "div_clock:div|clk" as buffer
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "div_clock:div|count[0]" and destination register "div_clock:div|clk"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.676 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y10_N23; Fanout = 4; REG Node = 'div_clock:div|count[0]'
            Info: 2: + IC(0.249 ns) + CELL(0.272 ns) = 0.521 ns; Loc. = LCCOMB_X11_Y10_N6; Fanout = 1; COMB Node = 'div_clock:div|clk~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.676 ns; Loc. = LCFF_X11_Y10_N7; Fanout = 2; REG Node = 'div_clock:div|clk'
            Info: Total cell delay = 0.427 ns ( 63.17 % )
            Info: Total interconnect delay = 0.249 ns ( 36.83 % )
        Info: - Smallest clock skew is -0.018 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.471 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.999 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X11_Y10_N7; Fanout = 2; REG Node = 'div_clock:div|clk'
                Info: Total cell delay = 1.472 ns ( 59.57 % )
                Info: Total interconnect delay = 0.999 ns ( 40.43 % )
            Info: - Longest clock path from clock "clk" to source register is 2.489 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X11_Y10_N23; Fanout = 4; REG Node = 'div_clock:div|count[0]'
                Info: Total cell delay = 1.472 ns ( 59.14 % )
                Info: Total interconnect delay = 1.017 ns ( 40.86 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "flip_flop_d:ff1|q" (data pin = "clc", clock pin = "clk") is -0.448 ns
    Info: + Longest pin to register delay is 5.162 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 4; PIN Node = 'clc'
        Info: 2: + IC(3.802 ns) + CELL(0.378 ns) = 5.007 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 1; COMB Node = 'd1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.162 ns; Loc. = LCFF_X17_Y1_N23; Fanout = 2; REG Node = 'flip_flop_d:ff1|q'
        Info: Total cell delay = 1.360 ns ( 26.35 % )
        Info: Total interconnect delay = 3.802 ns ( 73.65 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 5.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.999 ns) + CELL(0.712 ns) = 2.565 ns; Loc. = LCFF_X11_Y10_N7; Fanout = 2; REG Node = 'div_clock:div|clk'
        Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 4.438 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'div_clock:div|clk~clkctrl'
        Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 5.700 ns; Loc. = LCFF_X17_Y1_N23; Fanout = 2; REG Node = 'flip_flop_d:ff1|q'
        Info: Total cell delay = 2.184 ns ( 38.32 % )
        Info: Total interconnect delay = 3.516 ns ( 61.68 % )
Info: tco from clock "clk" to destination pin "q1" through register "flip_flop_d:ff1|q~DUPLICATE" is 10.264 ns
    Info: + Longest clock path from clock "clk" to source register is 5.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.999 ns) + CELL(0.712 ns) = 2.565 ns; Loc. = LCFF_X11_Y10_N7; Fanout = 2; REG Node = 'div_clock:div|clk'
        Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 4.438 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'div_clock:div|clk~clkctrl'
        Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 5.700 ns; Loc. = LCFF_X17_Y1_N21; Fanout = 2; REG Node = 'flip_flop_d:ff1|q~DUPLICATE'
        Info: Total cell delay = 2.184 ns ( 38.32 % )
        Info: Total interconnect delay = 3.516 ns ( 61.68 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y1_N21; Fanout = 2; REG Node = 'flip_flop_d:ff1|q~DUPLICATE'
        Info: 2: + IC(2.538 ns) + CELL(1.932 ns) = 4.470 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'q1'
        Info: Total cell delay = 1.932 ns ( 43.22 % )
        Info: Total interconnect delay = 2.538 ns ( 56.78 % )
Info: th for register "flip_flop_d:ff0|q" (data pin = "clc", clock pin = "clk") is 0.820 ns
    Info: + Longest clock path from clock "clk" to destination register is 5.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.999 ns) + CELL(0.712 ns) = 2.565 ns; Loc. = LCFF_X11_Y10_N7; Fanout = 2; REG Node = 'div_clock:div|clk'
        Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 4.438 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'div_clock:div|clk~clkctrl'
        Info: 4: + IC(0.644 ns) + CELL(0.618 ns) = 5.700 ns; Loc. = LCFF_X17_Y1_N1; Fanout = 5; REG Node = 'flip_flop_d:ff0|q'
        Info: Total cell delay = 2.184 ns ( 38.32 % )
        Info: Total interconnect delay = 3.516 ns ( 61.68 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.029 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 4; PIN Node = 'clc'
        Info: 2: + IC(3.775 ns) + CELL(0.272 ns) = 4.874 ns; Loc. = LCCOMB_X17_Y1_N0; Fanout = 1; COMB Node = 'd0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.029 ns; Loc. = LCFF_X17_Y1_N1; Fanout = 5; REG Node = 'flip_flop_d:ff0|q'
        Info: Total cell delay = 1.254 ns ( 24.94 % )
        Info: Total interconnect delay = 3.775 ns ( 75.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Fri Jun 03 21:22:29 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


