{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712304128944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712304128944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 15:02:05 2024 " "Processing started: Fri Apr 05 15:02:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712304128944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712304128944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off century_clock -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712304128944 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712304129822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/pulse_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/pulse_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_1s " "Found entity 1: pulse_1s" {  } { { "code/version_1.2/pulse_1s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/pulse_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/fsm_state_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/fsm_state_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_state_handler " "Found entity 1: fsm_state_handler" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/fsm_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/fsm_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_mode " "Found entity 1: fsm_mode" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "code/version_1.2/fsm.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/control_display_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/control_display_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_display_switch " "Found entity 1: control_display_switch" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/control_decode_7seg.v 4 4 " "Found 4 design units, including 4 entities, in source file code/version_1.2/control_decode_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_decode_7seg " "Found entity 1: control_decode_7seg" {  } { { "code/version_1.2/control_decode_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129917 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd " "Found entity 2: bcd" {  } { { "code/version_1.2/control_decode_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129917 ""} { "Info" "ISGN_ENTITY_NAME" "3 control_display_7seg " "Found entity 3: control_display_7seg" {  } { { "code/version_1.2/control_decode_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129917 ""} { "Info" "ISGN_ENTITY_NAME" "4 bin_to_7seg " "Found entity 4: bin_to_7seg" {  } { { "code/version_1.2/control_decode_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/control_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/control_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_cnt " "Found entity 1: control_cnt" {  } { { "code/version_1.2/control_cnt.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/control.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "code/version_1.2/control.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_y_thousand_hundred.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_y_thousand_hundred.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_y_thousand_hundred " "Found entity 1: cnt_y_thousand_hundred" {  } { { "code/version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_thousand_hundred.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_y_ten_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_y_ten_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_y_ten_unit " "Found entity 1: cnt_y_ten_unit" {  } { { "code/version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_ten_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_s.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_s " "Found entity 1: cnt_s" {  } { { "code/version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_mo.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_mo.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_mo " "Found entity 1: cnt_mo" {  } { { "code/version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_mi.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_mi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_mi " "Found entity 1: cnt_mi" {  } { { "code/version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_h.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_h " "Found entity 1: cnt_h" {  } { { "code/version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_d.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_d " "Found entity 1: cnt_d" {  } { { "code/version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/cnt_button_press.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/cnt_button_press.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_button_press " "Found entity 1: cnt_button_press" {  } { { "code/version_1.2/cnt_button_press.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_button_press.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/century_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/century_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 century_clock " "Found entity 1: century_clock" {  } { { "code/version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/version_1.2/button_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file code/version_1.2/button_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_detect " "Found entity 1: button_detect" {  } { { "code/version_1.2/button_detect.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/button_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712304129986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712304129986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "increase_s control_cnt.v(20) " "Verilog HDL Implicit Net warning at control_cnt.v(20): created implicit net for \"increase_s\"" {  } { { "code/version_1.2/control_cnt.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712304129986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decrease_s control_cnt.v(21) " "Verilog HDL Implicit Net warning at control_cnt.v(21): created implicit net for \"decrease_s\"" {  } { { "code/version_1.2/control_cnt.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712304129986 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "century_clock " "Elaborating entity \"century_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712304130033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_detect button_detect:inst_button_detect " "Elaborating entity \"button_detect\" for hierarchy \"button_detect:inst_button_detect\"" {  } { { "code/version_1.2/century_clock.v" "inst_button_detect" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_button_press button_detect:inst_button_detect\|cnt_button_press:increase_press " "Elaborating entity \"cnt_button_press\" for hierarchy \"button_detect:inst_button_detect\|cnt_button_press:increase_press\"" {  } { { "code/version_1.2/button_detect.v" "increase_press" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/button_detect.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cnt_button_press.v(31) " "Verilog HDL assignment warning at cnt_button_press.v(31): truncated value with size 32 to match size of target (24)" {  } { { "code/version_1.2/cnt_button_press.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_button_press.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130087 "|century_clock|button_detect:inst_button_detect|cnt_button_press:increase_press"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cnt_button_press.v(49) " "Verilog HDL assignment warning at cnt_button_press.v(49): truncated value with size 32 to match size of target (24)" {  } { { "code/version_1.2/cnt_button_press.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_button_press.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130087 "|century_clock|button_detect:inst_button_detect|cnt_button_press:increase_press"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst_fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst_fsm\"" {  } { { "code/version_1.2/century_clock.v" "inst_fsm" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_mode fsm:inst_fsm\|fsm_mode:fsm_mode " "Elaborating entity \"fsm_mode\" for hierarchy \"fsm:inst_fsm\|fsm_mode:fsm_mode\"" {  } { { "code/version_1.2/fsm.v" "fsm_mode" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(21) " "Verilog HDL assignment warning at fsm_mode.v(21): truncated value with size 32 to match size of target (4)" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130134 "|century_clock|fsm:inst_fsm|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(22) " "Verilog HDL assignment warning at fsm_mode.v(22): truncated value with size 32 to match size of target (4)" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130134 "|century_clock|fsm:inst_fsm|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(24) " "Verilog HDL assignment warning at fsm_mode.v(24): truncated value with size 32 to match size of target (4)" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130134 "|century_clock|fsm:inst_fsm|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(25) " "Verilog HDL assignment warning at fsm_mode.v(25): truncated value with size 32 to match size of target (4)" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130134 "|century_clock|fsm:inst_fsm|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(27) " "Verilog HDL assignment warning at fsm_mode.v(27): truncated value with size 32 to match size of target (4)" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130134 "|century_clock|fsm:inst_fsm|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(28) " "Verilog HDL assignment warning at fsm_mode.v(28): truncated value with size 32 to match size of target (4)" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130134 "|century_clock|fsm:inst_fsm|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(30) " "Verilog HDL assignment warning at fsm_mode.v(30): truncated value with size 32 to match size of target (4)" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130134 "|century_clock|fsm:inst_fsm|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm_mode.v(31) " "Verilog HDL assignment warning at fsm_mode.v(31): truncated value with size 32 to match size of target (4)" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130134 "|century_clock|fsm:inst_fsm|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "fsm_mode.v(32) " "Verilog HDL Case Statement warning at fsm_mode.v(32): case item expression never matches the case expression" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 32 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1712304130134 "|century_clock|fsm:inst_fsm|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "fsm_mode.v(35) " "Verilog HDL Case Statement warning at fsm_mode.v(35): case item expression never matches the case expression" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1712304130134 "|century_clock|fsm:inst_fsm|fsm_mode:fsm_mode"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "fsm_mode.v(38) " "Verilog HDL Case Statement warning at fsm_mode.v(38): case item expression never matches the case expression" {  } { { "code/version_1.2/fsm_mode.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_mode.v" 38 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1712304130134 "|century_clock|fsm:inst_fsm|fsm_mode:fsm_mode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_state_handler fsm:inst_fsm\|fsm_state_handler:fsm_state_handler " "Elaborating entity \"fsm_state_handler\" for hierarchy \"fsm:inst_fsm\|fsm_state_handler:fsm_state_handler\"" {  } { { "code/version_1.2/fsm.v" "fsm_state_handler" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130149 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_display fsm_state_handler.v(15) " "Verilog HDL Always Construct warning at fsm_state_handler.v(15): inferring latch(es) for variable \"enable_display\", which holds its previous value in one or more paths through the always construct" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_cnt fsm_state_handler.v(15) " "Verilog HDL Always Construct warning at fsm_state_handler.v(15): inferring latch(es) for variable \"enable_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_pulse_1s fsm_state_handler.v(15) " "Verilog HDL Always Construct warning at fsm_state_handler.v(15): inferring latch(es) for variable \"enable_pulse_1s\", which holds its previous value in one or more paths through the always construct" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_pulse_1s fsm_state_handler.v(21) " "Inferred latch for \"enable_pulse_1s\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[0\] fsm_state_handler.v(21) " "Inferred latch for \"enable_cnt\[0\]\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[1\] fsm_state_handler.v(21) " "Inferred latch for \"enable_cnt\[1\]\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[2\] fsm_state_handler.v(21) " "Inferred latch for \"enable_cnt\[2\]\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[3\] fsm_state_handler.v(21) " "Inferred latch for \"enable_cnt\[3\]\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[4\] fsm_state_handler.v(21) " "Inferred latch for \"enable_cnt\[4\]\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_cnt\[5\] fsm_state_handler.v(21) " "Inferred latch for \"enable_cnt\[5\]\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[0\] fsm_state_handler.v(21) " "Inferred latch for \"enable_display\[0\]\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[1\] fsm_state_handler.v(21) " "Inferred latch for \"enable_display\[1\]\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[2\] fsm_state_handler.v(21) " "Inferred latch for \"enable_display\[2\]\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[3\] fsm_state_handler.v(21) " "Inferred latch for \"enable_display\[3\]\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130149 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[4\] fsm_state_handler.v(21) " "Inferred latch for \"enable_display\[4\]\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130165 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_display\[5\] fsm_state_handler.v(21) " "Inferred latch for \"enable_display\[5\]\" at fsm_state_handler.v(21)" {  } { { "code/version_1.2/fsm_state_handler.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/fsm_state_handler.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130165 "|century_clock|fsm:inst_fsm|fsm_state_handler:fsm_state_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst_control " "Elaborating entity \"control\" for hierarchy \"control:inst_control\"" {  } { { "code/version_1.2/century_clock.v" "inst_control" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_1s control:inst_control\|pulse_1s:inst_pulse_1s " "Elaborating entity \"pulse_1s\" for hierarchy \"control:inst_control\|pulse_1s:inst_pulse_1s\"" {  } { { "code/version_1.2/control.v" "inst_pulse_1s" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_cnt control:inst_control\|control_cnt:cnt " "Elaborating entity \"control_cnt\" for hierarchy \"control:inst_control\|control_cnt:cnt\"" {  } { { "code/version_1.2/control.v" "cnt" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_s control:inst_control\|control_cnt:cnt\|cnt_s:inst_cnt_s " "Elaborating entity \"cnt_s\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_s:inst_cnt_s\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_s" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(17) " "Verilog HDL assignment warning at cnt_s.v(17): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_s.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130199 "|control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(21) " "Verilog HDL assignment warning at cnt_s.v(21): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_s.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130199 "|control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_s.v(24) " "Verilog HDL assignment warning at cnt_s.v(24): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_s.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_s.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130207 "|control|control_cnt:cnt|cnt_s:inst_cnt_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_mi control:inst_control\|control_cnt:cnt\|cnt_mi:inst_cnt_mi " "Elaborating entity \"cnt_mi\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_mi:inst_cnt_mi\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_mi" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(16) " "Verilog HDL assignment warning at cnt_mi.v(16): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mi.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130209 "|control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(20) " "Verilog HDL assignment warning at cnt_mi.v(20): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mi.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130209 "|control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mi.v(23) " "Verilog HDL assignment warning at cnt_mi.v(23): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_mi.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mi.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130209 "|control|control_cnt:cnt|cnt_mi:inst_cnt_mi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_h control:inst_control\|control_cnt:cnt\|cnt_h:inst_cnt_h " "Elaborating entity \"cnt_h\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_h:inst_cnt_h\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_h" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(18) " "Verilog HDL assignment warning at cnt_h.v(18): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_h.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130219 "|control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(22) " "Verilog HDL assignment warning at cnt_h.v(22): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_h.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130219 "|control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_h.v(25) " "Verilog HDL assignment warning at cnt_h.v(25): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_h.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_h.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130219 "|control|control_cnt:cnt|cnt_h:inst_cnt_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_d control:inst_control\|control_cnt:cnt\|cnt_d:inst_cnt_d " "Elaborating entity \"cnt_d\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_d:inst_cnt_d\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_d" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(40) " "Verilog HDL assignment warning at cnt_d.v(40): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_d.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130228 "|control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(44) " "Verilog HDL assignment warning at cnt_d.v(44): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_d.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130228 "|control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_d.v(47) " "Verilog HDL assignment warning at cnt_d.v(47): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_d.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130228 "|control|control_cnt:cnt|cnt_d:inst_cnt_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_mo control:inst_control\|control_cnt:cnt\|cnt_mo:inst_cnt_mo " "Elaborating entity \"cnt_mo\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_mo:inst_cnt_mo\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_mo" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(18) " "Verilog HDL assignment warning at cnt_mo.v(18): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mo.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130230 "|control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(22) " "Verilog HDL assignment warning at cnt_mo.v(22): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mo.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130230 "|control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnt_mo.v(25) " "Verilog HDL assignment warning at cnt_mo.v(25): truncated value with size 32 to match size of target (6)" {  } { { "code/version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mo.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130230 "|control|control_cnt:cnt|cnt_mo:inst_cnt_mo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_y_ten_unit control:inst_control\|control_cnt:cnt\|cnt_y_ten_unit:inst_cnt_y_ten_unit " "Elaborating entity \"cnt_y_ten_unit\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_y_ten_unit:inst_cnt_y_ten_unit\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_y_ten_unit" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(18) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(18): truncated value with size 32 to match size of target (7)" {  } { { "code/version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_ten_unit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130238 "|control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(23) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(23): truncated value with size 32 to match size of target (7)" {  } { { "code/version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_ten_unit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130238 "|control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_ten_unit.v(27) " "Verilog HDL assignment warning at cnt_y_ten_unit.v(27): truncated value with size 32 to match size of target (7)" {  } { { "code/version_1.2/cnt_y_ten_unit.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_ten_unit.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130238 "|control|control_cnt:cnt|cnt_y_ten_unit:inst_cnt_y_ten_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_y_thousand_hundred control:inst_control\|control_cnt:cnt\|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred " "Elaborating entity \"cnt_y_thousand_hundred\" for hierarchy \"control:inst_control\|control_cnt:cnt\|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred\"" {  } { { "code/version_1.2/control_cnt.v" "inst_cnt_y_thousand_hundred" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_cnt.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(16) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(16): truncated value with size 32 to match size of target (7)" {  } { { "code/version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_thousand_hundred.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130240 "|control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(19) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(19): truncated value with size 32 to match size of target (7)" {  } { { "code/version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_thousand_hundred.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130240 "|control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnt_y_thousand_hundred.v(22) " "Verilog HDL assignment warning at cnt_y_thousand_hundred.v(22): truncated value with size 32 to match size of target (7)" {  } { { "code/version_1.2/cnt_y_thousand_hundred.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_y_thousand_hundred.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130240 "|control|control_cnt:cnt|cnt_y_thousand_hundred:inst_cnt_y_thousand_hundred"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_decode_7seg control:inst_control\|control_decode_7seg:decode " "Elaborating entity \"control_decode_7seg\" for hierarchy \"control:inst_control\|control_decode_7seg:decode\"" {  } { { "code/version_1.2/control.v" "decode" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd control:inst_control\|control_decode_7seg:decode\|bcd:inst_led_s " "Elaborating entity \"bcd\" for hierarchy \"control:inst_control\|control_decode_7seg:decode\|bcd:inst_led_s\"" {  } { { "code/version_1.2/control_decode_7seg.v" "inst_led_s" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_decode_7seg.v(83) " "Verilog HDL assignment warning at control_decode_7seg.v(83): truncated value with size 32 to match size of target (4)" {  } { { "code/version_1.2/control_decode_7seg.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712304130248 "|control|control_decode_7seg:decode|bcd:inst_led_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_display_7seg control:inst_control\|control_decode_7seg:decode\|control_display_7seg:inst_display_7seg " "Elaborating entity \"control_display_7seg\" for hierarchy \"control:inst_control\|control_decode_7seg:decode\|control_display_7seg:inst_display_7seg\"" {  } { { "code/version_1.2/control_decode_7seg.v" "inst_display_7seg" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg control:inst_control\|control_decode_7seg:decode\|control_display_7seg:inst_display_7seg\|bin_to_7seg:inst0 " "Elaborating entity \"bin_to_7seg\" for hierarchy \"control:inst_control\|control_decode_7seg:decode\|control_display_7seg:inst_display_7seg\|bin_to_7seg:inst0\"" {  } { { "code/version_1.2/control_decode_7seg.v" "inst0" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_decode_7seg.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_display_switch control:inst_control\|control_display_switch:inst_display_switch " "Elaborating entity \"control_display_switch\" for hierarchy \"control:inst_control\|control_display_switch:inst_display_switch\"" {  } { { "code/version_1.2/control.v" "inst_display_switch" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712304130300 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_h control_display_switch.v(14) " "Verilog HDL Always Construct warning at control_display_switch.v(14): variable \"led_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_mi control_display_switch.v(15) " "Verilog HDL Always Construct warning at control_display_switch.v(15): variable \"led_mi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_s control_display_switch.v(16) " "Verilog HDL Always Construct warning at control_display_switch.v(16): variable \"led_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_d control_display_switch.v(20) " "Verilog HDL Always Construct warning at control_display_switch.v(20): variable \"led_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_mo control_display_switch.v(21) " "Verilog HDL Always Construct warning at control_display_switch.v(21): variable \"led_mo\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_y_ten_unit control_display_switch.v(22) " "Verilog HDL Always Construct warning at control_display_switch.v(22): variable \"led_y_ten_unit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_y_thousand_hundred control_display_switch.v(23) " "Verilog HDL Always Construct warning at control_display_switch.v(23): variable \"led_y_thousand_hundred\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_h control_display_switch.v(27) " "Verilog HDL Always Construct warning at control_display_switch.v(27): variable \"led_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_mi control_display_switch.v(28) " "Verilog HDL Always Construct warning at control_display_switch.v(28): variable \"led_mi\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_s control_display_switch.v(29) " "Verilog HDL Always Construct warning at control_display_switch.v(29): variable \"led_s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FPGA_led_78 control_display_switch.v(10) " "Verilog HDL Always Construct warning at control_display_switch.v(10): inferring latch(es) for variable \"FPGA_led_78\", which holds its previous value in one or more paths through the always construct" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[0\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[0\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[1\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[1\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[2\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[2\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[3\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[3\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[4\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[4\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[5\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[5\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[6\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[6\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[7\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[7\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[8\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[8\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[9\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[9\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[10\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[10\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[11\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[11\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[12\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[12\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FPGA_led_78\[13\] control_display_switch.v(10) " "Inferred latch for \"FPGA_led_78\[13\]\" at control_display_switch.v(10)" {  } { { "code/version_1.2/control_display_switch.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/control_display_switch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1712304130308 "|control|control_display_switch:inst_display_switch"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "increase_signal\[5\] " "Net \"increase_signal\[5\]\" is missing source, defaulting to GND" {  } { { "code/version_1.2/century_clock.v" "increase_signal\[5\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712304130391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "increase_signal\[4\] " "Net \"increase_signal\[4\]\" is missing source, defaulting to GND" {  } { { "code/version_1.2/century_clock.v" "increase_signal\[4\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712304130391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "increase_signal\[3\] " "Net \"increase_signal\[3\]\" is missing source, defaulting to GND" {  } { { "code/version_1.2/century_clock.v" "increase_signal\[3\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712304130391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "increase_signal\[2\] " "Net \"increase_signal\[2\]\" is missing source, defaulting to GND" {  } { { "code/version_1.2/century_clock.v" "increase_signal\[2\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712304130391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "increase_signal\[1\] " "Net \"increase_signal\[1\]\" is missing source, defaulting to GND" {  } { { "code/version_1.2/century_clock.v" "increase_signal\[1\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712304130391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "decrease_signal\[5\] " "Net \"decrease_signal\[5\]\" is missing source, defaulting to GND" {  } { { "code/version_1.2/century_clock.v" "decrease_signal\[5\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712304130391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "decrease_signal\[4\] " "Net \"decrease_signal\[4\]\" is missing source, defaulting to GND" {  } { { "code/version_1.2/century_clock.v" "decrease_signal\[4\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712304130391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "decrease_signal\[3\] " "Net \"decrease_signal\[3\]\" is missing source, defaulting to GND" {  } { { "code/version_1.2/century_clock.v" "decrease_signal\[3\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712304130391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "decrease_signal\[2\] " "Net \"decrease_signal\[2\]\" is missing source, defaulting to GND" {  } { { "code/version_1.2/century_clock.v" "decrease_signal\[2\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712304130391 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "decrease_signal\[1\] " "Net \"decrease_signal\[1\]\" is missing source, defaulting to GND" {  } { { "code/version_1.2/century_clock.v" "decrease_signal\[1\]" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712304130391 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1712304130391 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1712304131770 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "code/version_1.2/cnt_mo.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_mo.v" 16 -1 0 } } { "code/version_1.2/cnt_d.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/cnt_d.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1712304131821 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1712304131821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1712304132940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712304133958 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712304133958 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "648 " "Implemented 648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712304134100 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712304134100 ""} { "Info" "ICUT_CUT_TM_LCELLS" "586 " "Implemented 586 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712304134100 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712304134100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712304134158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 15:02:14 2024 " "Processing ended: Fri Apr 05 15:02:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712304134158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712304134158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712304134158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712304134158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712304138483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712304138483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 15:02:15 2024 " "Processing started: Fri Apr 05 15:02:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712304138483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712304138483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off century_clock -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712304138483 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712304138615 ""}
{ "Info" "0" "" "Project  = century_clock" {  } {  } 0 0 "Project  = century_clock" 0 0 "Fitter" 0 0 1712304138615 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1712304138615 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1712304139100 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712304139116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712304139185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712304139185 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712304139348 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712304139354 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712304140018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712304140018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712304140018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712304140018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712304140018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712304140018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712304140018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712304140018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712304140018 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712304140018 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1293 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712304140034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1295 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712304140034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1297 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712304140034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1299 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712304140034 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1301 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712304140034 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712304140034 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712304140034 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 62 " "No exact pin location assignment(s) for 3 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode_button " "Pin mode_button not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mode_button } } } { "code/version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712304141940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "increase_button " "Pin increase_button not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { increase_button } } } { "code/version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { increase_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712304141940 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decrease_button " "Pin decrease_button not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { decrease_button } } } { "code/version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { decrease_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712304141940 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1712304141940 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1712304142379 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712304142379 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712304142379 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712304142379 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712304142379 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712304142379 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712304142425 ""}  } { { "code/version_1.2/century_clock.v" "" { Text "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/code/version_1.2/century_clock.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 0 { 0 ""} 0 1284 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712304142425 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712304142943 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712304142943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712304142943 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712304142943 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712304142943 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712304142943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712304142943 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712304142943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712304142958 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1712304142958 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712304142958 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 3 0 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1712304142965 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1712304142965 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1712304142965 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712304142965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712304142965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712304142965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712304142965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 17 48 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712304142965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712304142965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712304142965 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712304142965 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1712304142965 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1712304142965 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "decrease_signal " "Node \"decrease_signal\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "decrease_signal" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712304143012 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "increase_signal " "Node \"increase_signal\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "increase_signal" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1712304143012 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1712304143012 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712304143012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712304149821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712304150317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712304150332 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712304153354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712304153354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712304153951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1712304157293 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712304157293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712304159383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1712304159385 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712304159385 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1712304159414 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712304159507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712304159997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712304160082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712304160536 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712304161069 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712304162504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712304162704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5083 " "Peak virtual memory: 5083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712304163367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 15:02:43 2024 " "Processing ended: Fri Apr 05 15:02:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712304163367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712304163367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712304163367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712304163367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712304167889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712304167889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 15:02:44 2024 " "Processing started: Fri Apr 05 15:02:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712304167889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712304167889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off century_clock -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712304167889 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712304172376 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712304172523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712304174227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 15:02:54 2024 " "Processing ended: Fri Apr 05 15:02:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712304174227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712304174227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712304174227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712304174227 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712304174877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712304178471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712304178471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 15:02:55 2024 " "Processing started: Fri Apr 05 15:02:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712304178471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712304178471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta century_clock -c test " "Command: quartus_sta century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712304178471 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1712304178609 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712304179242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1712304179326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1712304179326 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1712304179627 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1712304179728 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1712304179728 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712304179743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name display_switch display_switch " "create_clock -period 1.000 -name display_switch display_switch" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712304179743 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712304179743 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1712304180229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180229 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1712304180229 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1712304180245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1712304180291 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712304180291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.986 " "Worst-case setup slack is -4.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.986       -62.926 display_switch  " "   -4.986       -62.926 display_switch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.320      -590.109 clk  " "   -4.320      -590.109 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712304180298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 clk  " "    0.402         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.805         0.000 display_switch  " "    2.805         0.000 display_switch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712304180314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712304180329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712304180345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -240.725 clk  " "   -3.000      -240.725 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 display_switch  " "   -3.000        -3.000 display_switch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304180360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712304180360 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1712304180522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1712304180562 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1712304181217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1712304181349 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712304181349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.450 " "Worst-case setup slack is -4.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.450       -56.342 display_switch  " "   -4.450       -56.342 display_switch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.875      -522.961 clk  " "   -3.875      -522.961 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712304181361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 clk  " "    0.354         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.573         0.000 display_switch  " "    2.573         0.000 display_switch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712304181369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712304181402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712304181432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -240.725 clk  " "   -3.000      -240.725 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 display_switch  " "   -3.000        -3.000 display_switch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712304181440 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1712304181617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181864 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1712304181864 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712304181864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.911 " "Worst-case setup slack is -1.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.911       -23.299 display_switch  " "   -1.911       -23.299 display_switch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.506      -188.061 clk  " "   -1.506      -188.061 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712304181879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 clk  " "    0.182         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.288         0.000 display_switch  " "    1.288         0.000 display_switch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712304181901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712304181901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712304181933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -200.297 clk  " "   -3.000      -200.297 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 display_switch  " "   -3.000        -3.000 display_switch " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712304181948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712304181948 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712304182682 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712304182682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712304182920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 15:03:02 2024 " "Processing ended: Fri Apr 05 15:03:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712304182920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712304182920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712304182920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712304182920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712304187094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712304187094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 15:03:03 2024 " "Processing started: Fri Apr 05 15:03:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712304187094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712304187094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off century_clock -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off century_clock -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712304187094 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_85c_slow.vo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_7_1200mv_85c_slow.vo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712304188282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_0c_slow.vo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_7_1200mv_0c_slow.vo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712304188467 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_0c_fast.vo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_min_1200mv_0c_fast.vo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712304188667 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test.vo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712304188884 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_85c_v_slow.sdo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712304188999 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_0c_v_slow.sdo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712304189184 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_0c_v_fast.sdo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712304189322 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_v.sdo C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/ simulation " "Generated file test_v.sdo in folder \"C:/Users/luan1/OneDrive/Desktop/TKS/Lab/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712304189501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712304189635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 15:03:09 2024 " "Processing ended: Fri Apr 05 15:03:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712304189635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712304189635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712304189635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712304189635 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus II Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712304190297 ""}
