// Seed: 1250979609
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_20;
  assign id_3 = id_11;
  wire id_21;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_10(
      .id_0(1), .id_1(id_8 == 1 < id_9), .id_2(id_3)
  );
  wire id_11;
  module_0(
      id_2,
      id_3,
      id_1,
      id_2,
      id_7,
      id_2,
      id_11,
      id_2,
      id_3,
      id_11,
      id_11,
      id_11,
      id_9,
      id_3,
      id_3,
      id_9,
      id_11,
      id_7,
      id_4
  );
  assign id_5 = id_6[1];
endmodule
