```verilog
module top_module (
    input [15:0] scancode,
    output reg left,
    output reg down,
    output reg right,
    output reg up
); 

    always @(*) begin
        // Default all outputs to 0
        left = 1'b0; 
        down = 1'b0; 
        right = 1'b0; 
        up = 1'b0;

        // Process scancode and set appropriate output high
        case (scancode)
            16'he06b: left = 1'b1;   // left arrow
            16'he072: down = 1'b1;   // down arrow
            16'he074: right = 1'b1;  // right arrow
            16'he075: up = 1'b1;     // up arrow
            default: ; // No action needed, already defaulted to 0
        endcase
    end

endmodule
```