Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 353b860aea8a4c3ca0d2f327792d061d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UVM_SCCB_behav xil_defaultlib.UVM_SCCB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3119] argument name 'data' for virtual method 'write' does not match the argument name 't' in superclass [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sim_1/new/UVM_SCCB.sv:334]
WARNING: [VRFC 10-3120] argument name 'data' for virtual method 'write' in subclass 'packet_coverage' does not match the argument name 't' in superclass [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/sim_1/new/UVM_SCCB.sv:334]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
