// Seed: 2773796778
module module_0 (
    output uwire id_0,
    output wor id_1,
    output wor id_2,
    input wire id_3,
    input uwire id_4,
    input tri id_5,
    output wire id_6,
    input uwire id_7,
    input wor id_8,
    output uwire id_9
    , id_31,
    input tri0 id_10,
    input wor id_11,
    output wire id_12,
    output uwire id_13,
    input tri0 id_14
    , id_32,
    output supply1 id_15,
    output wand id_16,
    input uwire id_17,
    output supply0 id_18,
    input uwire id_19,
    output wand id_20,
    input supply1 id_21,
    input tri0 id_22,
    output wire id_23,
    input tri id_24,
    output tri0 id_25,
    output tri id_26,
    input wor id_27,
    output supply1 id_28,
    output tri id_29
);
  wire id_33;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    output wor id_6,
    input wire id_7,
    output tri id_8,
    input wor id_9,
    input tri1 id_10,
    input tri id_11,
    inout wand id_12,
    input supply1 id_13
);
  wand id_15 = 1 == id_10 ? id_7 : id_3;
  module_0(
      id_8,
      id_6,
      id_4,
      id_13,
      id_9,
      id_2,
      id_0,
      id_15,
      id_1,
      id_12,
      id_9,
      id_7,
      id_8,
      id_12,
      id_2,
      id_15,
      id_4,
      id_3,
      id_4,
      id_7,
      id_12,
      id_2,
      id_10,
      id_12,
      id_13,
      id_0,
      id_0,
      id_15,
      id_4,
      id_4
  );
endmodule
