#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jul 18 14:30:51 2022
# Process ID: 8208
# Current directory: F:/Intelligent Traffic Light/optimized_intellight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1436 F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.xpr
# Log file: F:/Intelligent Traffic Light/optimized_intellight/vivado.log
# Journal file: F:/Intelligent Traffic Light/optimized_intellight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Intelligent Traffic Light/ip_repo/intellight_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 1329.156 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd}
Reading block design file <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>...
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cons_0000
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - RAM3
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_100M
Successfully read diagram <intellight> from block design file <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/intellight.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1329.156 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:intellight_ip:1.0 intellight_ip_0
endgroup
connect_bd_net [get_bd_pins intellight_ip_0/start] [get_bd_pins CU_0/start]
connect_bd_net [get_bd_pins intellight_ip_0/max_step] [get_bd_pins CU_0/max_step]
connect_bd_net [get_bd_pins intellight_ip_0/max_episode] [get_bd_pins CU_0/max_episode]
connect_bd_net [get_bd_pins intellight_ip_0/seed_16bit] [get_bd_pins CU_0/seed]
connect_bd_net [get_bd_pins intellight_ip_0/alpha] [get_bd_pins QA_0/alpha]
connect_bd_net [get_bd_pins intellight_ip_0/gamma] [get_bd_pins QA_0/gamma]
connect_bd_net [get_bd_pins intellight_ip_0/R0] [get_bd_pins RD_0/R0]
connect_bd_net [get_bd_pins intellight_ip_0/R1] [get_bd_pins RD_0/R1]
connect_bd_net [get_bd_pins intellight_ip_0/R2] [get_bd_pins RD_0/R2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/intellight_ip_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins intellight_ip_0/S00_AXI]
Slave segment '/intellight_ip_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
save_bd_design
Wrote  : <F:\Intelligent Traffic Light\optimized_intellight\optimized_intellight.srcs\sources_1\bd\intellight\intellight.bd> 
Wrote  : <F:/Intelligent Traffic Light/optimized_intellight/optimized_intellight.srcs/sources_1/bd/intellight/ui/bd_cc640fc0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 18 14:34:48 2022...
