Analysis & Synthesis report for kalkulator-integer-vhdl
Tue Dec  5 18:22:31 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|state
  9. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state
 10. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|state
 11. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state
 12. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState
 13. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|state
 14. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state
 15. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate
 16. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|state
 17. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|state
 18. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|state
 19. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state
 20. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|cState
 21. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|state
 22. State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state
 23. State Machine - |top_kalkulator_integer|UART_convert:UART|state_send
 24. State Machine - |top_kalkulator_integer|UART_convert:UART|state
 25. State Machine - |top_kalkulator_integer|UART_convert:UART|state_output
 26. State Machine - |top_kalkulator_integer|UART_convert:UART|state_7s
 27. User-Specified and Inferred Latches
 28. Registers Removed During Synthesis
 29. Removed Registers Triggering Further Register Optimizations
 30. General Register Statistics
 31. Inverted Register Statistics
 32. Multiplexer Restructuring Statistics (Restructuring Performed)
 33. Parameter Settings for User Entity Instance: Top-level Entity: |top_kalkulator_integer
 34. Parameter Settings for User Entity Instance: UART_convert:UART
 35. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator
 36. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator
 37. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs
 38. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor
 39. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP
 40. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTQ
 41. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_P
 42. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q
 43. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok
 44. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA
 45. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB
 46. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS
 47. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian
 48. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider
 49. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|get_Signed:get_signed_p
 50. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|get_Signed:get_signed_q
 51. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP
 52. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ
 53. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|func_R:transferPtoR
 54. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|func_S:transferQtoS
 55. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|func_R:transfershif
 56. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|mux21:RInputSelector
 57. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR
 58. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterM
 59. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|transfer_m:transfer_modulo
 60. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerial:RegisterSerialS
 61. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|comparatorreal:ComparatorRS
 62. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerialkekiri:RegisterOutput
 63. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|shift_checker:shift_cek
 64. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor
 65. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor
 66. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP
 67. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ
 68. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_P
 69. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q
 70. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok
 71. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA
 72. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB
 73. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS
 74. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|signed_transfer:hasil_divider
 75. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|signed_transfer:hasil_mod
 76. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix
 77. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor
 78. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|mux21:OUTP
 79. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|mux21:OUTQ
 80. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|S2Comp:COMP_P
 81. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q
 82. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok
 83. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|RegisterSerial:RegA
 84. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|RegisterSerial:RegB
 85. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|RegisterSerial:RegS
 86. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB
 87. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control
 88. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:p_mux
 89. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:q_mux
 90. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg
 91. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg
 92. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|comparator:O_comp
 93. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:p_mux2
 94. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:q_mux2
 95. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor
 96. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor
 97. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP
 98. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ
 99. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_P
100. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q
101. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok
102. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA
103. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB
104. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS
105. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian
106. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control
107. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBP
108. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBQ
109. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p
110. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|multiplexer:MuxRegQ
111. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q
112. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub
113. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor
114. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP
115. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTQ
116. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_P
117. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q
118. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok
119. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegA
120. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegB
121. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegS
122. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|multiplexer:MuxAcc
123. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc
124. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|arsShifter:ArsShift
125. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|outFinal:OutputFinal
126. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs
127. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor
128. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP
129. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTQ
130. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_P
131. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q
132. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok
133. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA
134. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB
135. Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS
136. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult19
137. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult18
138. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult11
139. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult12
140. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult13
141. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult14
142. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult15
143. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult16
144. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult17
145. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult9
146. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult10
147. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult8
148. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult1
149. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult2
150. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult3
151. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult4
152. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult5
153. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult6
154. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult7
155. Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult0
156. lpm_mult Parameter Settings by Entity Instance
157. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok"
158. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control"
159. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian"
160. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix"
161. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS"
162. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB"
163. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA"
164. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok"
165. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerialkekiri:RegisterOutput"
166. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerial:RegisterSerialS"
167. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|get_Signed:get_signed_q"
168. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|get_Signed:get_signed_p"
169. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"
170. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS"
171. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB"
172. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA"
173. Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok"
174. Port Connectivity Checks: "toplevel_sistem:kalkulator"
175. Port Connectivity Checks: "UART_convert:UART"
176. Post-Synthesis Netlist Statistics for Top Partition
177. Elapsed Time Per Partition
178. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec  5 18:22:30 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; kalkulator-integer-vhdl                        ;
; Top-level Entity Name              ; top_kalkulator_integer                         ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 4,648                                          ;
;     Total combinational functions  ; 4,444                                          ;
;     Dedicated logic registers      ; 2,958                                          ;
; Total registers                    ; 2958                                           ;
; Total pins                         ; 21                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                       ;
+------------------------------------------------------------------+------------------------+-------------------------+
; Option                                                           ; Setting                ; Default Value           ;
+------------------------------------------------------------------+------------------------+-------------------------+
; Device                                                           ; EP4CE6E22C8            ;                         ;
; Top-level entity name                                            ; top_kalkulator_integer ; kalkulator-integer-vhdl ;
; Family name                                                      ; Cyclone IV E           ; Cyclone V               ;
; Use smart compilation                                            ; Off                    ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                     ; On                      ;
; Enable compact report table                                      ; Off                    ; Off                     ;
; Restructure Multiplexers                                         ; Auto                   ; Auto                    ;
; Create Debugging Nodes for IP Cores                              ; Off                    ; Off                     ;
; Preserve fewer node names                                        ; On                     ; On                      ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                 ; Enable                  ;
; Verilog Version                                                  ; Verilog_2001           ; Verilog_2001            ;
; VHDL Version                                                     ; VHDL_1993              ; VHDL_1993               ;
; State Machine Processing                                         ; Auto                   ; Auto                    ;
; Safe State Machine                                               ; Off                    ; Off                     ;
; Extract Verilog State Machines                                   ; On                     ; On                      ;
; Extract VHDL State Machines                                      ; On                     ; On                      ;
; Ignore Verilog initial constructs                                ; Off                    ; Off                     ;
; Iteration limit for constant Verilog loops                       ; 5000                   ; 5000                    ;
; Iteration limit for non-constant Verilog loops                   ; 250                    ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                     ; On                      ;
; Infer RAMs from Raw Logic                                        ; On                     ; On                      ;
; Parallel Synthesis                                               ; On                     ; On                      ;
; DSP Block Balancing                                              ; Auto                   ; Auto                    ;
; NOT Gate Push-Back                                               ; On                     ; On                      ;
; Power-Up Don't Care                                              ; On                     ; On                      ;
; Remove Redundant Logic Cells                                     ; Off                    ; Off                     ;
; Remove Duplicate Registers                                       ; On                     ; On                      ;
; Ignore CARRY Buffers                                             ; Off                    ; Off                     ;
; Ignore CASCADE Buffers                                           ; Off                    ; Off                     ;
; Ignore GLOBAL Buffers                                            ; Off                    ; Off                     ;
; Ignore ROW GLOBAL Buffers                                        ; Off                    ; Off                     ;
; Ignore LCELL Buffers                                             ; Off                    ; Off                     ;
; Ignore SOFT Buffers                                              ; On                     ; On                      ;
; Limit AHDL Integers to 32 Bits                                   ; Off                    ; Off                     ;
; Optimization Technique                                           ; Balanced               ; Balanced                ;
; Carry Chain Length                                               ; 70                     ; 70                      ;
; Auto Carry Chains                                                ; On                     ; On                      ;
; Auto Open-Drain Pins                                             ; On                     ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                    ; Off                     ;
; Auto ROM Replacement                                             ; On                     ; On                      ;
; Auto RAM Replacement                                             ; On                     ; On                      ;
; Auto DSP Block Replacement                                       ; On                     ; On                      ;
; Auto Shift Register Replacement                                  ; Auto                   ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                   ; Auto                    ;
; Auto Clock Enable Replacement                                    ; On                     ; On                      ;
; Strict RAM Replacement                                           ; Off                    ; Off                     ;
; Allow Synchronous Control Signals                                ; On                     ; On                      ;
; Force Use of Synchronous Clear Signals                           ; Off                    ; Off                     ;
; Auto RAM Block Balancing                                         ; On                     ; On                      ;
; Auto RAM to Logic Cell Conversion                                ; Off                    ; Off                     ;
; Auto Resource Sharing                                            ; Off                    ; Off                     ;
; Allow Any RAM Size For Recognition                               ; Off                    ; Off                     ;
; Allow Any ROM Size For Recognition                               ; Off                    ; Off                     ;
; Allow Any Shift Register Size For Recognition                    ; Off                    ; Off                     ;
; Use LogicLock Constraints during Resource Balancing              ; On                     ; On                      ;
; Ignore translate_off and synthesis_off directives                ; Off                    ; Off                     ;
; Timing-Driven Synthesis                                          ; On                     ; On                      ;
; Report Parameter Settings                                        ; On                     ; On                      ;
; Report Source Assignments                                        ; On                     ; On                      ;
; Report Connectivity Checks                                       ; On                     ; On                      ;
; Ignore Maximum Fan-Out Assignments                               ; Off                    ; Off                     ;
; Synchronization Register Chain Length                            ; 2                      ; 2                       ;
; Power Optimization During Synthesis                              ; Normal compilation     ; Normal compilation      ;
; HDL message level                                                ; Level2                 ; Level2                  ;
; Suppress Register Optimization Related Messages                  ; Off                    ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                   ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                   ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                    ; 100                     ;
; Clock MUX Protection                                             ; On                     ; On                      ;
; Auto Gated Clock Conversion                                      ; Off                    ; Off                     ;
; Block Design Naming                                              ; Auto                   ; Auto                    ;
; SDC constraint protection                                        ; Off                    ; Off                     ;
; Synthesis Effort                                                 ; Auto                   ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                     ; On                      ;
; Pre-Mapping Resynthesis Optimization                             ; Off                    ; Off                     ;
; Analysis & Synthesis Message Level                               ; Medium                 ; Medium                  ;
; Disable Register Merging Across Hierarchies                      ; Auto                   ; Auto                    ;
; Resource Aware Inference For Block RAM                           ; On                     ; On                      ;
+------------------------------------------------------------------+------------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                                                                                                           ; Library ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_convert.vhd                 ; yes             ; User VHDL File        ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd           ;         ;
; top_kalkulator_integer.vhd       ; yes             ; User VHDL File        ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd ;         ;
; my_uart_top.vhd                  ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd            ;         ;
; speed_select.vhd                 ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/speed_select.vhd           ;         ;
; my_uart_rx.vhd                   ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd             ;         ;
; my_uart_tx.vhd                   ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd             ;         ;
; ascii_to_bcd.vhd                 ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/ascii_to_bcd.vhd           ;         ;
; bcd_to_ascii.vhd                 ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/bcd_to_ascii.vhd           ;         ;
; clockdiv.vhd                     ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/clockdiv.vhd               ;         ;
; toplevel_sistem.vhd              ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd        ;         ;
; kalkulator.vhd                   ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd             ;         ;
; addersubtractor.vhd              ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd        ;         ;
; fsm.vhd                          ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd                    ;         ;
; mux21.vhd                        ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux21.vhd                  ;         ;
; s2comp.vhd                       ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/s2comp.vhd                 ;         ;
; adderfsm.vhd                     ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd               ;         ;
; registerserial.vhd               ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserial.vhd         ;         ;
; divider.vhd                      ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd                ;         ;
; dividerfsm.vhd                   ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd             ;         ;
; get_signed.vhd                   ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/get_signed.vhd             ;         ;
; signed_cheker.vhd                ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_cheker.vhd          ;         ;
; paralelregister.vhd              ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd        ;         ;
; func_r.vhd                       ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_r.vhd                 ;         ;
; func_s.vhd                       ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_s.vhd                 ;         ;
; transfer_m.vhd                   ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/transfer_m.vhd             ;         ;
; comparatorreal.vhd               ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparatorreal.vhd         ;         ;
; registerserialkekiri.vhd         ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserialkekiri.vhd   ;         ;
; shift_checker.vhd                ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/shift_checker.vhd          ;         ;
; signed_transfer.vhd              ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_transfer.vhd        ;         ;
; fpb.vhd                          ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd                    ;         ;
; fsm_fpb.vhd                      ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd                ;         ;
; multiplexer.vhd                  ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplexer.vhd            ;         ;
; paralelregister2.vhd             ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd       ;         ;
; comparator.vhd                   ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparator.vhd             ;         ;
; multiplication.vhd               ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd         ;         ;
; fsm_multi.vhd                    ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd              ;         ;
; msb.vhd                          ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd                    ;         ;
; paralelregisterq.vhd             ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd       ;         ;
; addersubtractor_m.vhd            ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd      ;         ;
; fsm_m.vhd                        ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd                  ;         ;
; arsshifter.vhd                   ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/arsshifter.vhd             ;         ;
; outfinal.vhd                     ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/outfinal.vhd               ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                 ;         ;
; aglobal221.inc                   ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                              ;         ;
; multcore.inc                     ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc                                                                                                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                                                                 ;         ;
; altshift.inc                     ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                                                                 ;         ;
; multcore.tdf                     ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf                                                                                                 ;         ;
; csa_add.inc                      ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/csa_add.inc                                                                                                  ;         ;
; mpar_add.inc                     ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.inc                                                                                                 ;         ;
; muleabz.inc                      ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muleabz.inc                                                                                                  ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                                 ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_boothc.inc                                                                                               ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                                             ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                                           ;         ;
; dffpipe.inc                      ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc                                                                                                  ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf                                                                                                 ;         ;
; altshift.tdf                     ; yes             ; Megafunction          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.tdf                                                                                                 ;         ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,648     ;
;                                             ;           ;
; Total combinational functions               ; 4444      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1458      ;
;     -- 3 input functions                    ; 1971      ;
;     -- <=2 input functions                  ; 1015      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3640      ;
;     -- arithmetic mode                      ; 804       ;
;                                             ;           ;
; Total registers                             ; 2958      ;
;     -- Dedicated logic registers            ; 2958      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 21        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLOCK_ALL ;
; Maximum fan-out                             ; 2459      ;
; Total fan-out                               ; 20897     ;
; Average fan-out                             ; 2.81      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Entity Name            ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |top_kalkulator_integer                           ; 4444 (21)           ; 2958 (1)                  ; 0           ; 0            ; 0       ; 0         ; 21   ; 0            ; |top_kalkulator_integer                                                                                                                                                  ; top_kalkulator_integer ; work         ;
;    |UART_convert:UART|                            ; 1407 (1069)         ; 499 (395)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART                                                                                                                                ; UART_convert           ; work         ;
;       |CLOCKDIV:CLOCK7S|                          ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|CLOCKDIV:CLOCK7S                                                                                                               ; CLOCKDIV               ; work         ;
;       |ascii_to_bcd:CONVERT|                      ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|ascii_to_bcd:CONVERT                                                                                                           ; ascii_to_bcd           ; work         ;
;       |bcd_to_ascii:CONVERT_TO_ASCII|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|bcd_to_ascii:CONVERT_TO_ASCII                                                                                                  ; bcd_to_ascii           ; work         ;
;       |lpm_mult:Mult0|                            ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult0                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult0|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult10|                           ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult10                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult10|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult11|                           ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult11                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult11|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult12|                           ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult12                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult12|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult13|                           ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult13                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult13|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult14|                           ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult14                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult14|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult15|                           ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult15                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult15|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult16|                           ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult16                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult16|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult17|                           ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult17                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult17|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult18|                           ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult18                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult18|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult19|                           ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult19                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult19|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult1|                            ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult1                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult1|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult2|                            ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult2                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult2|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult3|                            ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult3                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult3|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult4|                            ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult4                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult4|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult5|                            ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult5                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult5|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult6|                            ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult6                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult6|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult7|                            ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult7                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult7|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult8|                            ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult8                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult8|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult9|                            ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult9                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult9|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |my_uart_top:UART|                          ; 90 (0)              ; 71 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART                                                                                                               ; my_uart_top            ; work         ;
;          |my_uart_rx:receiver|                    ; 28 (28)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver                                                                                           ; my_uart_rx             ; work         ;
;          |my_uart_tx:transmitter|                 ; 18 (18)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter                                                                                        ; my_uart_tx             ; work         ;
;          |speed_select:speed_rx|                  ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|speed_select:speed_rx                                                                                         ; speed_select           ; work         ;
;          |speed_select:speed_tx|                  ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|speed_select:speed_tx                                                                                         ; speed_select           ; work         ;
;    |toplevel_sistem:kalkulator|                   ; 3016 (12)           ; 2458 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator                                                                                                                       ; toplevel_sistem        ; work         ;
;       |AdderSubtractor:addersubs|                 ; 281 (0)             ; 248 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs                                                                                             ; AdderSubtractor        ; work         ;
;          |FSM:FSM_AdderSubtractor|                ; 140 (59)            ; 114 (8)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor                                                                     ; FSM                    ; work         ;
;             |S2Comp:COMP_Q|                       ; 40 (40)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q                                                       ; S2Comp                 ; work         ;
;             |mux21:OUTP|                          ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP                                                          ; mux21                  ; work         ;
;             |mux21:OUTQ|                          ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTQ                                                          ; mux21                  ; work         ;
;          |adderFSM:AdderFSMBlok|                  ; 141 (19)            ; 134 (11)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok                                                                       ; adderFSM               ; work         ;
;             |RegisterSerial:RegA|                 ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA                                                   ; RegisterSerial         ; work         ;
;             |RegisterSerial:RegB|                 ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB                                                   ; RegisterSerial         ; work         ;
;             |RegisterSerial:RegS|                 ; 40 (40)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS                                                   ; RegisterSerial         ; work         ;
;       |kalkulator:blokKalkulator|                 ; 2723 (6)            ; 2210 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator                                                                                             ; kalkulator             ; work         ;
;          |AdderSubtractor:addersubs|              ; 229 (0)             ; 246 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs                                                                   ; AdderSubtractor        ; work         ;
;             |FSM:FSM_AdderSubtractor|             ; 90 (9)              ; 114 (8)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor                                           ; FSM                    ; work         ;
;                |S2Comp:COMP_Q|                    ; 40 (40)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q                             ; S2Comp                 ; work         ;
;                |mux21:OUTP|                       ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP                                ; mux21                  ; work         ;
;                |mux21:OUTQ|                       ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTQ                                ; mux21                  ; work         ;
;             |adderFSM:AdderFSMBlok|               ; 139 (19)            ; 132 (11)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok                                             ; adderFSM               ; work         ;
;                |RegisterSerial:RegA|              ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA                         ; RegisterSerial         ; work         ;
;                |RegisterSerial:RegB|              ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB                         ; RegisterSerial         ; work         ;
;                |RegisterSerial:RegS|              ; 38 (38)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS                         ; RegisterSerial         ; work         ;
;          |FPB:FPBB|                               ; 653 (0)             ; 442 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB                                                                                    ; FPB                    ; work         ;
;             |AdderSubtractor:Subtractor|          ; 312 (0)             ; 265 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor                                                         ; AdderSubtractor        ; work         ;
;                |FSM:FSM_AdderSubtractor|          ; 170 (89)            ; 131 (8)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor                                 ; FSM                    ; work         ;
;                   |S2Comp:COMP_Q|                 ; 40 (40)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q                   ; S2Comp                 ; work         ;
;                   |mux21:OUTP|                    ; 0 (0)               ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP                      ; mux21                  ; work         ;
;                   |mux21:OUTQ|                    ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ                      ; mux21                  ; work         ;
;                |adderFSM:AdderFSMBlok|            ; 142 (20)            ; 134 (11)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok                                   ; adderFSM               ; work         ;
;                   |RegisterSerial:RegA|           ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA               ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegB|           ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB               ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegS|           ; 40 (40)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS               ; RegisterSerial         ; work         ;
;             |ParalelRegister2:p_reg|              ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg                                                             ; ParalelRegister2       ; work         ;
;             |ParalelRegister2:q_reg|              ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg                                                             ; ParalelRegister2       ; work         ;
;             |comparator:O_comp|                   ; 70 (70)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|comparator:O_comp                                                                  ; comparator             ; work         ;
;             |fsm_fpb:Control|                     ; 23 (23)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control                                                                    ; fsm_fpb                ; work         ;
;             |multiplexer:p_mux2|                  ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:p_mux2                                                                 ; multiplexer            ; work         ;
;             |multiplexer:p_mux|                   ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:p_mux                                                                  ; multiplexer            ; work         ;
;             |multiplexer:q_mux2|                  ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:q_mux2                                                                 ; multiplexer            ; work         ;
;             |multiplexer:q_mux|                   ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:q_mux                                                                  ; multiplexer            ; work         ;
;          |Multiplication:perkalian|               ; 525 (0)             ; 547 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian                                                                    ; Multiplication         ; work         ;
;             |AdderSubtractor_M:AddSub|            ; 294 (0)             ; 265 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub                                           ; AdderSubtractor_M      ; work         ;
;                |FSM_M:FSM_AdderSubtractor|        ; 152 (71)            ; 131 (8)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor                 ; FSM_M                  ; work         ;
;                   |S2Comp:COMP_Q|                 ; 40 (40)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q   ; S2Comp                 ; work         ;
;                   |mux21:OUTP|                    ; 0 (0)               ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP      ; mux21                  ; work         ;
;                   |mux21:OUTQ|                    ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTQ      ; mux21                  ; work         ;
;                |adderFSM:AdderFSMBlok|            ; 142 (20)            ; 134 (11)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok                     ; adderFSM               ; work         ;
;                   |RegisterSerial:RegA|           ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegA ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegB|           ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegB ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegS|           ; 40 (40)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegS ; RegisterSerial         ; work         ;
;             |FSM_Multi:control|                   ; 27 (27)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control                                                  ; FSM_Multi              ; work         ;
;             |MSB:MSBP|                            ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBP                                                           ; MSB                    ; work         ;
;             |MSB:MSBQ|                            ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBQ                                                           ; MSB                    ; work         ;
;             |ParalelRegister2:Acc|                ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc                                               ; ParalelRegister2       ; work         ;
;             |ParalelRegister2:reg_p|              ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p                                             ; ParalelRegister2       ; work         ;
;             |ParalelRegisterQ:reg_q|              ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q                                             ; ParalelRegisterQ       ; work         ;
;             |arsShifter:ArsShift|                 ; 0 (0)               ; 82 (82)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|arsShifter:ArsShift                                                ; arsShifter             ; work         ;
;             |multiplexer:MuxAcc|                  ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|multiplexer:MuxAcc                                                 ; multiplexer            ; work         ;
;             |multiplexer:MuxRegQ|                 ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|multiplexer:MuxRegQ                                                ; multiplexer            ; work         ;
;             |outFinal:OutputFinal|                ; 14 (14)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|outFinal:OutputFinal                                               ; outFinal               ; work         ;
;          |divider:pembagian|                      ; 1310 (0)            ; 975 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian                                                                           ; divider                ; work         ;
;             |AdderSubtractor:Subtractor|          ; 568 (0)             ; 500 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor                                                ; AdderSubtractor        ; work         ;
;                |FSM:FSM_AdderSubtractor|          ; 310 (151)           ; 248 (8)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor                        ; FSM                    ; work         ;
;                   |S2Comp:COMP_Q|                 ; 79 (79)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q          ; S2Comp                 ; work         ;
;                   |mux21:OUTP|                    ; 0 (0)               ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP             ; mux21                  ; work         ;
;                   |mux21:OUTQ|                    ; 80 (80)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ             ; mux21                  ; work         ;
;                |adderFSM:AdderFSMBlok|            ; 258 (19)            ; 252 (12)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok                          ; adderFSM               ; work         ;
;                   |RegisterSerial:RegA|           ; 80 (80)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA      ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegB|           ; 80 (80)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB      ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegS|           ; 79 (79)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS      ; RegisterSerial         ; work         ;
;             |AdderSubtractor:hasil_mod_fix|       ; 294 (0)             ; 265 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix                                             ; AdderSubtractor        ; work         ;
;                |FSM:FSM_AdderSubtractor|          ; 154 (73)            ; 131 (8)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor                     ; FSM                    ; work         ;
;                   |S2Comp:COMP_Q|                 ; 40 (40)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q       ; S2Comp                 ; work         ;
;                   |mux21:OUTP|                    ; 0 (0)               ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|mux21:OUTP          ; mux21                  ; work         ;
;                   |mux21:OUTQ|                    ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|mux21:OUTQ          ; mux21                  ; work         ;
;                |adderFSM:AdderFSMBlok|            ; 140 (18)            ; 134 (11)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok                       ; adderFSM               ; work         ;
;                   |RegisterSerial:RegA|           ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|RegisterSerial:RegA   ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegB|           ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|RegisterSerial:RegB   ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegS|           ; 40 (40)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|RegisterSerial:RegS   ; RegisterSerial         ; work         ;
;             |ParalelRegister:RegisterM|           ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterM                                                 ; ParalelRegister        ; work         ;
;             |ParalelRegister:RegisterP|           ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP                                                 ; ParalelRegister        ; work         ;
;             |ParalelRegister:RegisterQ|           ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ                                                 ; ParalelRegister        ; work         ;
;             |ParalelRegister:RegisterR|           ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR                                                 ; ParalelRegister        ; work         ;
;             |RegisterSerial:RegisterSerialS|      ; 63 (63)             ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerial:RegisterSerialS                                            ; RegisterSerial         ; work         ;
;             |RegisterSerialkekiri:RegisterOutput| ; 0 (0)               ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerialkekiri:RegisterOutput                                       ; RegisterSerialkekiri   ; work         ;
;             |comparatorreal:ComparatorRS|         ; 81 (81)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|comparatorreal:ComparatorRS                                               ; comparatorreal         ; work         ;
;             |dividerfsm:FSMDivider|               ; 25 (25)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider                                                     ; dividerfsm             ; work         ;
;             |mux21:RInputSelector|                ; 80 (80)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|mux21:RInputSelector                                                      ; mux21                  ; work         ;
;             |shift_checker:shift_cek|             ; 29 (29)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|shift_checker:shift_cek                                                   ; shift_checker          ; work         ;
;             |signed_transfer:hasil_mod|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|signed_transfer:hasil_mod                                                 ; signed_transfer        ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|state ;
+--------------------+--------------------+------------+---------+---------+-----------------------------------------------+
; Name               ; state.doneWithCary ; state.done ; state.H ; state.G ; state.init                                    ;
+--------------------+--------------------+------------+---------+---------+-----------------------------------------------+
; state.init         ; 0                  ; 0          ; 0       ; 0       ; 0                                             ;
; state.G            ; 0                  ; 0          ; 0       ; 1       ; 1                                             ;
; state.H            ; 0                  ; 0          ; 1       ; 0       ; 1                                             ;
; state.done         ; 0                  ; 1          ; 0       ; 0       ; 1                                             ;
; state.doneWithCary ; 1                  ; 0          ; 0       ; 0       ; 1                                             ;
+--------------------+--------------------+------------+---------+---------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-------------+
; Name             ; state.done ; state.wait_adder ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.compare ; state.init  ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-------------+
; state.init       ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 0           ;
; state.compare    ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 1             ; 1           ;
; state.s1         ; 0          ; 0                ; 0        ; 0        ; 0        ; 1        ; 0             ; 1           ;
; state.s2         ; 0          ; 0                ; 0        ; 0        ; 1        ; 0        ; 0             ; 1           ;
; state.s3         ; 0          ; 0                ; 0        ; 1        ; 0        ; 0        ; 0             ; 1           ;
; state.s4         ; 0          ; 0                ; 1        ; 0        ; 0        ; 0        ; 0             ; 1           ;
; state.wait_adder ; 0          ; 1                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1           ;
; state.done       ; 1          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1           ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|state ;
+--------------------+--------------------+------------+---------+---------+-------------------------------------------------------------------------------------------------+
; Name               ; state.doneWithCary ; state.done ; state.H ; state.G ; state.init                                                                                      ;
+--------------------+--------------------+------------+---------+---------+-------------------------------------------------------------------------------------------------+
; state.init         ; 0                  ; 0          ; 0       ; 0       ; 0                                                                                               ;
; state.G            ; 0                  ; 0          ; 0       ; 1       ; 1                                                                                               ;
; state.H            ; 0                  ; 0          ; 1       ; 0       ; 1                                                                                               ;
; state.done         ; 0                  ; 1          ; 0       ; 0       ; 1                                                                                               ;
; state.doneWithCary ; 1                  ; 0          ; 0       ; 0       ; 1                                                                                               ;
+--------------------+--------------------+------------+---------+---------+-------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-----------------------------------------------------------------+
; Name             ; state.done ; state.wait_adder ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.compare ; state.init                                                      ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-----------------------------------------------------------------+
; state.init       ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 0                                                               ;
; state.compare    ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 1             ; 1                                                               ;
; state.s1         ; 0          ; 0                ; 0        ; 0        ; 0        ; 1        ; 0             ; 1                                                               ;
; state.s2         ; 0          ; 0                ; 0        ; 0        ; 1        ; 0        ; 0             ; 1                                                               ;
; state.s3         ; 0          ; 0                ; 0        ; 1        ; 0        ; 0        ; 0             ; 1                                                               ;
; state.s4         ; 0          ; 0                ; 1        ; 0        ; 0        ; 0        ; 0             ; 1                                                               ;
; state.wait_adder ; 0          ; 1                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1                                                               ;
; state.done       ; 1          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1                                                               ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-----------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState                                                                                                            ;
+-------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+-----------+-----------+-----------+-------------+
; Name        ; cState.R ; cState.Q ; cState.P ; cState.O ; cState.S ; cState.M ; cState.L ; cState.K ; cState.J ; cState.I ; cState.H ; cState.G ; cState.F ; cState.E ; cState.D ; cState.C ; cState.B2 ; cState.B1 ; cState.A2 ; cState.A1 ; cState.awal ;
+-------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+-----------+-----------+-----------+-------------+
; cState.awal ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 0           ;
; cState.A1   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 1         ; 1           ;
; cState.A2   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 1         ; 0         ; 1           ;
; cState.B1   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 1         ; 0         ; 0         ; 1           ;
; cState.B2   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ; 0         ; 0         ; 0         ; 1           ;
; cState.C    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.D    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.E    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.F    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.G    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.H    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.I    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.J    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.K    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.L    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.M    ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.S    ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.O    ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.P    ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.Q    ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
; cState.R    ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0         ; 0         ; 1           ;
+-------------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+-----------+-----------+-----------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|state ;
+--------------------+--------------------+------------+---------+---------+-----------------------------------------------------------------------------------+
; Name               ; state.doneWithCary ; state.done ; state.H ; state.G ; state.init                                                                        ;
+--------------------+--------------------+------------+---------+---------+-----------------------------------------------------------------------------------+
; state.init         ; 0                  ; 0          ; 0       ; 0       ; 0                                                                                 ;
; state.G            ; 0                  ; 0          ; 0       ; 1       ; 1                                                                                 ;
; state.H            ; 0                  ; 0          ; 1       ; 0       ; 1                                                                                 ;
; state.done         ; 0                  ; 1          ; 0       ; 0       ; 1                                                                                 ;
; state.doneWithCary ; 1                  ; 0          ; 0       ; 0       ; 1                                                                                 ;
+--------------------+--------------------+------------+---------+---------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-------------------------------------------------+
; Name             ; state.done ; state.wait_adder ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.compare ; state.init                                      ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-------------------------------------------------+
; state.init       ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 0                                               ;
; state.compare    ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 1             ; 1                                               ;
; state.s1         ; 0          ; 0                ; 0        ; 0        ; 0        ; 1        ; 0             ; 1                                               ;
; state.s2         ; 0          ; 0                ; 0        ; 0        ; 1        ; 0        ; 0             ; 1                                               ;
; state.s3         ; 0          ; 0                ; 0        ; 1        ; 0        ; 0        ; 0             ; 1                                               ;
; state.s4         ; 0          ; 0                ; 1        ; 0        ; 0        ; 0        ; 0             ; 1                                               ;
; state.wait_adder ; 0          ; 1                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1                                               ;
; state.done       ; 1          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1                                               ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate                    ;
+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name       ; cstate.s10 ; cstate.s9 ; cstate.s8 ; cstate.s7 ; cstate.s6 ; cstate.s5 ; cstate.s4 ; cstate.s3 ; cstate.s2 ; cstate.s1 ; cstate.s0 ;
+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; cstate.s0  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; cstate.s1  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; cstate.s2  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; cstate.s3  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; cstate.s4  ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s5  ; 0          ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s6  ; 0          ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s7  ; 0          ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s8  ; 0          ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s9  ; 0          ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; cstate.s10 ; 1          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|state ;
+--------------------+--------------------+------------+---------+---------+-----------------------------------------------------------------------------------------------+
; Name               ; state.doneWithCary ; state.done ; state.H ; state.G ; state.init                                                                                    ;
+--------------------+--------------------+------------+---------+---------+-----------------------------------------------------------------------------------------------+
; state.init         ; 0                  ; 0          ; 0       ; 0       ; 0                                                                                             ;
; state.G            ; 0                  ; 0          ; 0       ; 1       ; 1                                                                                             ;
; state.H            ; 0                  ; 0          ; 1       ; 0       ; 1                                                                                             ;
; state.done         ; 0                  ; 1          ; 0       ; 0       ; 1                                                                                             ;
; state.doneWithCary ; 1                  ; 0          ; 0       ; 0       ; 1                                                                                             ;
+--------------------+--------------------+------------+---------+---------+-----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|state ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-------------------------------------------------------------+
; Name             ; state.done ; state.wait_adder ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.compare ; state.init                                                  ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-------------------------------------------------------------+
; state.init       ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 0                                                           ;
; state.compare    ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 1             ; 1                                                           ;
; state.s1         ; 0          ; 0                ; 0        ; 0        ; 0        ; 1        ; 0             ; 1                                                           ;
; state.s2         ; 0          ; 0                ; 0        ; 0        ; 1        ; 0        ; 0             ; 1                                                           ;
; state.s3         ; 0          ; 0                ; 0        ; 1        ; 0        ; 0        ; 0             ; 1                                                           ;
; state.s4         ; 0          ; 0                ; 1        ; 0        ; 0        ; 0        ; 0             ; 1                                                           ;
; state.wait_adder ; 0          ; 1                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1                                                           ;
; state.done       ; 1          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1                                                           ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|state ;
+--------------------+--------------------+------------+---------+---------+--------------------------------------------------------------------------------------------+
; Name               ; state.doneWithCary ; state.done ; state.H ; state.G ; state.init                                                                                 ;
+--------------------+--------------------+------------+---------+---------+--------------------------------------------------------------------------------------------+
; state.init         ; 0                  ; 0          ; 0       ; 0       ; 0                                                                                          ;
; state.G            ; 0                  ; 0          ; 0       ; 1       ; 1                                                                                          ;
; state.H            ; 0                  ; 0          ; 1       ; 0       ; 1                                                                                          ;
; state.done         ; 0                  ; 1          ; 0       ; 0       ; 1                                                                                          ;
; state.doneWithCary ; 1                  ; 0          ; 0       ; 0       ; 1                                                                                          ;
+--------------------+--------------------+------------+---------+---------+--------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+----------------------------------------------------------+
; Name             ; state.done ; state.wait_adder ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.compare ; state.init                                               ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+----------------------------------------------------------+
; state.init       ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 0                                                        ;
; state.compare    ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 1             ; 1                                                        ;
; state.s1         ; 0          ; 0                ; 0        ; 0        ; 0        ; 1        ; 0             ; 1                                                        ;
; state.s2         ; 0          ; 0                ; 0        ; 0        ; 1        ; 0        ; 0             ; 1                                                        ;
; state.s3         ; 0          ; 0                ; 0        ; 1        ; 0        ; 0        ; 0             ; 1                                                        ;
; state.s4         ; 0          ; 0                ; 1        ; 0        ; 0        ; 0        ; 0             ; 1                                                        ;
; state.wait_adder ; 0          ; 1                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1                                                        ;
; state.done       ; 1          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1                                                        ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+----------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|cState                                                              ;
+-----------------+------------+-------------+-----------+-----------+-----------+-----------+------------+------------+-----------------+--------------+-----------+-----------+-----------+--------------+
; Name            ; cState.s10 ; cState.sEND ; cState.s8 ; cState.s7 ; cState.s6 ; cState.s5 ; cState.sw1 ; cState.sw0 ; cState.scompare ; cState.swait ; cState.s4 ; cState.s3 ; cState.s2 ; cState.sINIT ;
+-----------------+------------+-------------+-----------+-----------+-----------+-----------+------------+------------+-----------------+--------------+-----------+-----------+-----------+--------------+
; cState.sINIT    ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 0            ;
; cState.s2       ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 1         ; 1            ;
; cState.s3       ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 1         ; 0         ; 1            ;
; cState.s4       ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 1         ; 0         ; 0         ; 1            ;
; cState.swait    ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 1            ; 0         ; 0         ; 0         ; 1            ;
; cState.scompare ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 1               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.sw0      ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 1          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.sw1      ; 0          ; 0           ; 0         ; 0         ; 0         ; 0         ; 1          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.s5       ; 0          ; 0           ; 0         ; 0         ; 0         ; 1         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.s6       ; 0          ; 0           ; 0         ; 0         ; 1         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.s7       ; 0          ; 0           ; 0         ; 1         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.s8       ; 0          ; 0           ; 1         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.sEND     ; 0          ; 1           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
; cState.s10      ; 1          ; 0           ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0               ; 0            ; 0         ; 0         ; 0         ; 1            ;
+-----------------+------------+-------------+-----------+-----------+-----------+-----------+------------+------------+-----------------+--------------+-----------+-----------+-----------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|state ;
+--------------------+--------------------+------------+---------+---------+-------------------------------------------------------------------------+
; Name               ; state.doneWithCary ; state.done ; state.H ; state.G ; state.init                                                              ;
+--------------------+--------------------+------------+---------+---------+-------------------------------------------------------------------------+
; state.init         ; 0                  ; 0          ; 0       ; 0       ; 0                                                                       ;
; state.G            ; 0                  ; 0          ; 0       ; 1       ; 1                                                                       ;
; state.H            ; 0                  ; 0          ; 1       ; 0       ; 1                                                                       ;
; state.done         ; 0                  ; 1          ; 0       ; 0       ; 1                                                                       ;
; state.doneWithCary ; 1                  ; 0          ; 0       ; 0       ; 1                                                                       ;
+--------------------+--------------------+------------+---------+---------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+---------------------------------------+
; Name             ; state.done ; state.wait_adder ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.compare ; state.init                            ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+---------------------------------------+
; state.init       ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 0                                     ;
; state.compare    ; 0          ; 0                ; 0        ; 0        ; 0        ; 0        ; 1             ; 1                                     ;
; state.s1         ; 0          ; 0                ; 0        ; 0        ; 0        ; 1        ; 0             ; 1                                     ;
; state.s2         ; 0          ; 0                ; 0        ; 0        ; 1        ; 0        ; 0             ; 1                                     ;
; state.s3         ; 0          ; 0                ; 0        ; 1        ; 0        ; 0        ; 0             ; 1                                     ;
; state.s4         ; 0          ; 0                ; 1        ; 0        ; 0        ; 0        ; 0             ; 1                                     ;
; state.wait_adder ; 0          ; 1                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1                                     ;
; state.done       ; 1          ; 0                ; 0        ; 0        ; 0        ; 0        ; 0             ; 1                                     ;
+------------------+------------+------------------+----------+----------+----------+----------+---------------+---------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|UART_convert:UART|state_send                                                                                                          ;
+--------------------+-----------------+-------------------+--------------------+--------------------+------------------+------------------+------------------+-----------------+
; Name               ; state_send.done ; state_send.switch ; state_send.sendBCD ; state_send.prepare ; state_send.adder ; state_send.shift ; state_send.start ; state_send.init ;
+--------------------+-----------------+-------------------+--------------------+--------------------+------------------+------------------+------------------+-----------------+
; state_send.init    ; 0               ; 0                 ; 0                  ; 0                  ; 0                ; 0                ; 0                ; 0               ;
; state_send.start   ; 0               ; 0                 ; 0                  ; 0                  ; 0                ; 0                ; 1                ; 1               ;
; state_send.shift   ; 0               ; 0                 ; 0                  ; 0                  ; 0                ; 1                ; 0                ; 1               ;
; state_send.adder   ; 0               ; 0                 ; 0                  ; 0                  ; 1                ; 0                ; 0                ; 1               ;
; state_send.prepare ; 0               ; 0                 ; 0                  ; 1                  ; 0                ; 0                ; 0                ; 1               ;
; state_send.sendBCD ; 0               ; 0                 ; 1                  ; 0                  ; 0                ; 0                ; 0                ; 1               ;
; state_send.switch  ; 0               ; 1                 ; 0                  ; 0                  ; 0                ; 0                ; 0                ; 1               ;
; state_send.done    ; 1               ; 0                 ; 0                  ; 0                  ; 0                ; 0                ; 0                ; 1               ;
+--------------------+-----------------+-------------------+--------------------+--------------------+------------------+------------------+------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|UART_convert:UART|state ;
+-------------+-------------+----------+----------+---------------+
; Name        ; state.final ; state.RB ; state.RA ; state.init    ;
+-------------+-------------+----------+----------+---------------+
; state.init  ; 0           ; 0        ; 0        ; 0             ;
; state.RA    ; 0           ; 0        ; 1        ; 1             ;
; state.RB    ; 0           ; 1        ; 0        ; 1             ;
; state.final ; 1           ; 0        ; 0        ; 1             ;
+-------------+-------------+----------+----------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|UART_convert:UART|state_output               ;
+----------------------+--------------------+----------------------+-------------------+
; Name                 ; state_output.final ; state_output.wait_mp ; state_output.init ;
+----------------------+--------------------+----------------------+-------------------+
; state_output.init    ; 0                  ; 0                    ; 0                 ;
; state_output.wait_mp ; 0                  ; 1                    ; 1                 ;
; state_output.final   ; 1                  ; 0                    ; 1                 ;
+----------------------+--------------------+----------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|UART_convert:UART|state_7s  ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; state_7s.s4 ; state_7s.s3 ; state_7s.s2 ; state_7s.s1 ;
+-------------+-------------+-------------+-------------+-------------+
; state_7s.s1 ; 0           ; 0           ; 0           ; 0           ;
; state_7s.s2 ; 0           ; 0           ; 1           ; 1           ;
; state_7s.s3 ; 0           ; 1           ; 0           ; 1           ;
; state_7s.s4 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                 ; Latch Enable Signal                                                                                       ; Free of Timing Hazards ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------+
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[0]  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[1]  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[2]  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[3]  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[4]  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[5]  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[6]  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[7]  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[8]  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[9]  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[10] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[11] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[12] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[13] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[14] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[15] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[16] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[17] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[18] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[19] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[20] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[21] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[22] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[23] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[24] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[25] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[26] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[27] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[28] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[29] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[30] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[31] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[32] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[33] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[34] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[35] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[36] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[37] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[38] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[39] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|REG[40] ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0 ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[40]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[40]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[39]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[39]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[38]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[38]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[37]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[37]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[36]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[36]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[35]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[35]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[34]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[34]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[33]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[33]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[32]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[32]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[31]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[31]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[30]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[30]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[29]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[29]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[28]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[28]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[27]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[27]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[26]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[26]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[25]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[25]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[24]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[24]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[23]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[23]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[22]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[22]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[21]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[21]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[20]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[20]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[19]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[19]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[18]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[18]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[17]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[17]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[16]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[16]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[15]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[15]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[14]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[14]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[13]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[13]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[12]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|REG[12]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0               ; yes                    ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|REG[11]               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0               ; yes                    ;
; Number of user-specified and inferred latches = 976                                                        ;                                                                                                           ;                        ;
+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                             ; Reason for Removal                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|SubtractON[0,2]                              ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|add_ON[2]                                    ; Stuck at GND due to stuck port data_in                                                                                 ;
; UART_convert:UART|Seven_Segment[7]                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                 ;
; UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[7]                                                                    ; Stuck at GND due to stuck port data_in                                                                                 ;
; UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter|bps_start_r~en                                                                  ; Lost fanout                                                                                                            ;
; UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|bps_start_r~en                                                                     ; Lost fanout                                                                                                            ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|Status[0]                                    ; Merged with toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|Status[1]     ;
; UART_convert:UART|REG_A[24..39]                                                                                                           ; Merged with UART_convert:UART|REG_A[23]                                                                                ;
; UART_convert:UART|REG_B[23..39]                                                                                                           ; Merged with UART_convert:UART|REG_A[23]                                                                                ;
; UART_convert:UART|REG_B_TMP[24..39]                                                                                                       ; Merged with UART_convert:UART|REG_B_TMP[23]                                                                            ;
; \CLOCKSISTEM:count[31]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[31]                                                                 ;
; \CLOCKSISTEM:count[30]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[30]                                                                 ;
; \CLOCKSISTEM:count[29]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[29]                                                                 ;
; \CLOCKSISTEM:count[28]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[28]                                                                 ;
; \CLOCKSISTEM:count[27]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[27]                                                                 ;
; \CLOCKSISTEM:count[26]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[26]                                                                 ;
; \CLOCKSISTEM:count[25]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[25]                                                                 ;
; \CLOCKSISTEM:count[24]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[24]                                                                 ;
; \CLOCKSISTEM:count[23]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[23]                                                                 ;
; \CLOCKSISTEM:count[22]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[22]                                                                 ;
; \CLOCKSISTEM:count[21]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[21]                                                                 ;
; \CLOCKSISTEM:count[20]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[20]                                                                 ;
; \CLOCKSISTEM:count[19]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[19]                                                                 ;
; \CLOCKSISTEM:count[18]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[18]                                                                 ;
; \CLOCKSISTEM:count[17]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[17]                                                                 ;
; \CLOCKSISTEM:count[16]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[16]                                                                 ;
; \CLOCKSISTEM:count[15]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[15]                                                                 ;
; \CLOCKSISTEM:count[14]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[14]                                                                 ;
; \CLOCKSISTEM:count[13]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[13]                                                                 ;
; \CLOCKSISTEM:count[12]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[12]                                                                 ;
; \CLOCKSISTEM:count[11]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[11]                                                                 ;
; \CLOCKSISTEM:count[10]                                                                                                                    ; Merged with UART_convert:UART|\SendClock:sendCount[10]                                                                 ;
; \CLOCKSISTEM:count[9]                                                                                                                     ; Merged with UART_convert:UART|\SendClock:sendCount[9]                                                                  ;
; \CLOCKSISTEM:count[8]                                                                                                                     ; Merged with UART_convert:UART|\SendClock:sendCount[8]                                                                  ;
; \CLOCKSISTEM:count[7]                                                                                                                     ; Merged with UART_convert:UART|\SendClock:sendCount[7]                                                                  ;
; \CLOCKSISTEM:count[6]                                                                                                                     ; Merged with UART_convert:UART|\SendClock:sendCount[6]                                                                  ;
; \CLOCKSISTEM:count[5]                                                                                                                     ; Merged with UART_convert:UART|\SendClock:sendCount[5]                                                                  ;
; \CLOCKSISTEM:count[4]                                                                                                                     ; Merged with UART_convert:UART|\SendClock:sendCount[4]                                                                  ;
; \CLOCKSISTEM:count[3]                                                                                                                     ; Merged with UART_convert:UART|\SendClock:sendCount[3]                                                                  ;
; \CLOCKSISTEM:count[2]                                                                                                                     ; Merged with UART_convert:UART|\SendClock:sendCount[2]                                                                  ;
; \CLOCKSISTEM:count[1]                                                                                                                     ; Merged with UART_convert:UART|\SendClock:sendCount[1]                                                                  ;
; \CLOCKSISTEM:count[0]                                                                                                                     ; Merged with UART_convert:UART|\SendClock:sendCount[0]                                                                  ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|arsShifter:ArsShift|Aout[40]                                ; Merged with toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|arsShifter:ArsShift|Aout[39] ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBP|otherbit[24..39]                                   ; Merged with toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBP|otherbit[23]        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBQ|otherbit[23..39]                                   ; Merged with toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBP|otherbit[23]        ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|SP                                                           ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|SP       ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|SP                       ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|SP           ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|SP              ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|SP                                 ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state.s3                                                     ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state.s4                                                     ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state.s3 ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state.s4 ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s3                 ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s4                 ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|state.s3     ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|state.s4     ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s3        ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s4        ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state.s3                           ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state.s4                           ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[0,1]           ; Lost fanout                                                                                                            ;
; UART_convert:UART|REG_A[23]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBP|otherbit[23]                                       ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[24..35]                                         ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[23]                   ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[36]                                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[24]                   ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[37]                                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[25]                   ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[38]                                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[26]                   ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[39]                                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[27..39]               ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerial:RegisterSerialS|Q[79]                               ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[23]                                             ; Stuck at GND due to stuck port data_in                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerial:RegisterSerialS|Q[63..78]                           ; Stuck at GND due to stuck port data_in                                                                                 ;
; UART_convert:UART|REG_B_TMP[23]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                 ;
; Total Number of Removed Registers = 197                                                                                                   ;                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|SP                                               ; Stuck at GND              ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[24],                                  ;
;                                                                                                                               ; due to stuck port data_in ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[25],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[26],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[27],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[28],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[29],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[30],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[31],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[32],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[33],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[34],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[35],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[36],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[37],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[38],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[39],                                  ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[23]                                   ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|SP                     ; Stuck at GND              ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[23],        ;
;                                                                                                                               ; due to stuck port data_in ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[24],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[25],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[26],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[27],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[28],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[29],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[30],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[31],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[32],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[33],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[34],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[35],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[36],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[37],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[38],        ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP|f[39]         ;
; UART_convert:UART|REG_A[23]                                                                                                   ; Stuck at GND              ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBP|otherbit[23],                            ;
;                                                                                                                               ; due to stuck port data_in ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerial:RegisterSerialS|Q[79],                    ;
;                                                                                                                               ;                           ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerial:RegisterSerialS|Q[63],                    ;
;                                                                                                                               ;                           ; UART_convert:UART|REG_B_TMP[23]                                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|SubtractON[2]                    ; Stuck at GND              ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|SP    ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|add_ON[2]                        ; Stuck at GND              ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|SP ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                 ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[0] ; Lost Fanouts              ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS|Q[1]   ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2958  ;
; Number of registers using Synchronous Clear  ; 99    ;
; Number of registers using Synchronous Load   ; 126   ;
; Number of registers using Asynchronous Clear ; 167   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 853   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter|rs232_tx_r ; 2       ;
; Total number of inverted registers = 1                               ;         ;
+----------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|count[3]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|count[0]                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|count[0]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[3]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|count[0]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[2]       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|count[1]                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|num[0]                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter|num[2]                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_OUT_BCD[47]                                                                                                      ;
; 5:1                ; 33 bits   ; 99 LEs        ; 33 LEs               ; 66 LEs                 ; Yes        ; |top_kalkulator_integer|UART_convert:UART|\SendData:convert[7]                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_M[0]                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REGB_BCD[4]                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REGA_BCD[4]                                                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_OUT_BCD[15]                                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_OUT_BCD[9]                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_OUT_BCD[6]                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_OUT_BCD[3]                                                                                                       ;
; 14:1               ; 39 bits   ; 351 LEs       ; 234 LEs              ; 117 LEs                ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_IN_BINER_SHIFT[28]                                                                                               ;
; 6:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REGB_BCD[15]                                                                                                         ;
; 6:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REGA_BCD[18]                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|nState.s6                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|nState.O                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|state     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_kalkulator_integer|UART_convert:UART|state                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_kalkulator_integer|UART_convert:UART|state_send                                                                                                           ;
; 4:1                ; 46 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; No         ; |top_kalkulator_integer|UART_convert:UART|REG_A                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|S[0]                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_kalkulator_integer ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; biner          ; 41    ; Signed Integer                                                ;
; bcd_char       ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_convert:UART ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; biner          ; 41    ; Signed Integer                        ;
; bcd_char       ; 12    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 41    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTQ ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_P ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; N              ; 41    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|get_Signed:get_signed_p ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|get_Signed:get_signed_q ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|func_R:transferPtoR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|func_S:transferQtoS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|func_R:transfershif ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|mux21:RInputSelector ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterM ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|transfer_m:transfer_modulo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerial:RegisterSerialS ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|comparatorreal:ComparatorRS ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerialkekiri:RegisterOutput ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|shift_checker:shift_cek ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_P ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 80    ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|signed_transfer:hasil_divider ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|signed_transfer:hasil_mod ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|mux21:OUTP ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|mux21:OUTQ ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|S2Comp:COMP_P ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|RegisterSerial:RegA ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|RegisterSerial:RegB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|RegisterSerial:RegS ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:p_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:q_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|comparator:O_comp ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:p_mux2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:q_mux2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_P ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; N              ; 41    ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBP ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBQ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|multiplexer:MuxRegQ ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTQ ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_P ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegS ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|multiplexer:MuxAcc ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|arsShifter:ArsShift ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|outFinal:OutputFinal ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTQ ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_P ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 41    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult19  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 18           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult18  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 21           ; Untyped             ;
; LPM_WIDTHR                                     ; 21           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult11  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult12  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult13  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult14  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult15  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 14           ; Untyped             ;
; LPM_WIDTHP                                     ; 18           ; Untyped             ;
; LPM_WIDTHR                                     ; 18           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult16  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 15           ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult17  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult9   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 18           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult10  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 11           ; Untyped             ;
; LPM_WIDTHR                                     ; 11           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult8   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 17           ; Untyped             ;
; LPM_WIDTHP                                     ; 21           ; Untyped             ;
; LPM_WIDTHR                                     ; 21           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult1   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult2   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult3   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 16           ; Untyped             ;
; LPM_WIDTHR                                     ; 16           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult4   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 13           ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult5   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 14           ; Untyped             ;
; LPM_WIDTHP                                     ; 18           ; Untyped             ;
; LPM_WIDTHR                                     ; 18           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult6   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 15           ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult7   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART_convert:UART|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 11           ; Untyped             ;
; LPM_WIDTHR                                     ; 11           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 20                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult19 ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 18                                ;
;     -- LPM_WIDTHP                     ; 22                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult18 ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 17                                ;
;     -- LPM_WIDTHP                     ; 21                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 10                                ;
;     -- LPM_WIDTHP                     ; 14                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 11                                ;
;     -- LPM_WIDTHP                     ; 15                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 12                                ;
;     -- LPM_WIDTHP                     ; 16                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 13                                ;
;     -- LPM_WIDTHP                     ; 17                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult15 ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 14                                ;
;     -- LPM_WIDTHP                     ; 18                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult16 ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 15                                ;
;     -- LPM_WIDTHP                     ; 19                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult17 ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 16                                ;
;     -- LPM_WIDTHP                     ; 20                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 18                                ;
;     -- LPM_WIDTHP                     ; 22                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 11                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 17                                ;
;     -- LPM_WIDTHP                     ; 21                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 10                                ;
;     -- LPM_WIDTHP                     ; 14                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 11                                ;
;     -- LPM_WIDTHP                     ; 15                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 12                                ;
;     -- LPM_WIDTHP                     ; 16                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 13                                ;
;     -- LPM_WIDTHP                     ; 17                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 14                                ;
;     -- LPM_WIDTHP                     ; 18                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 15                                ;
;     -- LPM_WIDTHP                     ; 19                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 16                                ;
;     -- LPM_WIDTHP                     ; 20                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; UART_convert:UART|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 11                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; ens  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+
; selectorp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; ct2s      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian"                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; debugout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; q_in[40] ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS" ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                     ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; in_reg ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+--------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                  ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; w        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; en       ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; q[79..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                  ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; w        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; en       ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; q[79..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; ens  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerialkekiri:RegisterOutput" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------+
; in_reg ; Input ; Info     ; Stuck at GND                                                                                               ;
; l      ; Input ; Info     ; Stuck at GND                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerial:RegisterSerialS" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                 ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+
; w    ; Input ; Info     ; Stuck at GND                                                                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|get_Signed:get_signed_q" ;
+-------+--------+----------+------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------+
; hasil ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+-------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|get_Signed:get_signed_p" ;
+-------+--------+----------+------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------+
; hasil ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+-------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian"                                       ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; debug_fsm ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; debug_m1  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; debug_m2  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; in_reg ; Input ; Info     ; Stuck at GND                                                                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; w        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; en       ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; q[40..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; w        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; en       ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; q[40..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------+
; ens  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "toplevel_sistem:kalkulator" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                 ;
+------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_convert:UART"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; led2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; led3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 2958                        ;
;     CLR               ; 126                         ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 753                         ;
;     ENA CLR           ; 15                          ;
;     ENA SCLR          ; 7                           ;
;     ENA SLD           ; 78                          ;
;     SCLR              ; 66                          ;
;     SLD               ; 48                          ;
;     plain             ; 1839                        ;
; cycloneiii_lcell_comb ; 4447                        ;
;     arith             ; 804                         ;
;         1 data inputs ; 84                          ;
;         2 data inputs ; 395                         ;
;         3 data inputs ; 325                         ;
;     normal            ; 3643                        ;
;         0 data inputs ; 25                          ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 479                         ;
;         3 data inputs ; 1646                        ;
;         4 data inputs ; 1458                        ;
;                       ;                             ;
; Max LUT depth         ; 15.40                       ;
; Average LUT depth     ; 3.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Dec  5 18:22:04 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kalkulator-integer-vhdl -c kalkulator-integer-vhdl
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file uart_convert.vhd
    Info (12022): Found design unit 1: UART_convert-RTL File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 49
    Info (12023): Found entity 1: UART_convert File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file top_kalkulator_integer.vhd
    Info (12022): Found design unit 1: top_kalkulator_integer-kalkulator File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 34
    Info (12023): Found entity 1: top_kalkulator_integer File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 8
Info (12127): Elaborating entity "top_kalkulator_integer" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_kalkulator_integer.vhd(99): object "dump1" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 99
Warning (10036): Verilog HDL or VHDL warning at top_kalkulator_integer.vhd(99): object "dump2" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 99
Warning (10492): VHDL Process Statement warning at top_kalkulator_integer.vhd(186): signal "REG_M" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 186
Warning (10492): VHDL Process Statement warning at top_kalkulator_integer.vhd(192): signal "REG_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 192
Info (12128): Elaborating entity "UART_convert" for hierarchy "UART_convert:UART" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 115
Warning (10541): VHDL Signal Declaration warning at UART_convert.vhd(32): used implicit default value for signal "led1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at UART_convert.vhd(33): used implicit default value for signal "led2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at UART_convert.vhd(34): used implicit default value for signal "led3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at UART_convert.vhd(122): object "SignChar" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 122
Warning (10492): VHDL Process Statement warning at UART_convert.vhd(511): signal "clk_send" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 511
Warning (12125): Using design file my_uart_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: my_uart_top-structural File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd Line: 28
    Info (12023): Found entity 1: my_uart_top File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd Line: 10
Info (12128): Elaborating entity "my_uart_top" for hierarchy "UART_convert:UART|my_uart_top:UART" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 135
Warning (12125): Using design file speed_select.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: speed_select-RTL File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/speed_select.vhd Line: 29
    Info (12023): Found entity 1: speed_select File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/speed_select.vhd Line: 6
Info (12128): Elaborating entity "speed_select" for hierarchy "UART_convert:UART|my_uart_top:UART|speed_select:speed_rx" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd Line: 68
Warning (12125): Using design file my_uart_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: my_uart_rx-RTL File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd Line: 24
    Info (12023): Found entity 1: my_uart_rx File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd Line: 10
Info (12128): Elaborating entity "my_uart_rx" for hierarchy "UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd Line: 85
Warning (12125): Using design file my_uart_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: my_uart_tx-RTL File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd Line: 23
    Info (12023): Found entity 1: my_uart_tx File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd Line: 9
Info (12128): Elaborating entity "my_uart_tx" for hierarchy "UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd Line: 96
Warning (12125): Using design file ascii_to_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ascii_to_bcd-asciiBCD File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/ascii_to_bcd.vhd Line: 17
    Info (12023): Found entity 1: ascii_to_bcd File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/ascii_to_bcd.vhd Line: 7
Info (12128): Elaborating entity "ascii_to_bcd" for hierarchy "UART_convert:UART|ascii_to_bcd:CONVERT" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 147
Warning (12125): Using design file bcd_to_ascii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: bcd_to_ascii-asciiBCD File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/bcd_to_ascii.vhd Line: 16
    Info (12023): Found entity 1: bcd_to_ascii File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/bcd_to_ascii.vhd Line: 7
Info (12128): Elaborating entity "bcd_to_ascii" for hierarchy "UART_convert:UART|bcd_to_ascii:CONVERT_TO_ASCII" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 154
Warning (12125): Using design file clockdiv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: CLOCKDIV-behavioural File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/clockdiv.vhd Line: 9
    Info (12023): Found entity 1: CLOCKDIV File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/clockdiv.vhd Line: 4
Info (12128): Elaborating entity "CLOCKDIV" for hierarchy "UART_convert:UART|CLOCKDIV:CLOCK7S" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 160
Warning (12125): Using design file toplevel_sistem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: toplevel_sistem-sistem_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd Line: 26
    Info (12023): Found entity 1: toplevel_sistem File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd Line: 6
Info (12128): Elaborating entity "toplevel_sistem" for hierarchy "toplevel_sistem:kalkulator" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 151
Warning (10492): VHDL Process Statement warning at toplevel_sistem.vhd(115): signal "hasil_adder" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd Line: 115
Warning (10492): VHDL Process Statement warning at toplevel_sistem.vhd(116): signal "status_adder" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd Line: 116
Warning (10492): VHDL Process Statement warning at toplevel_sistem.vhd(118): signal "hasil_kalkulator" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd Line: 118
Warning (10492): VHDL Process Statement warning at toplevel_sistem.vhd(119): signal "status_kalkulator" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd Line: 119
Warning (12125): Using design file kalkulator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: kalkulator-behavorial File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 18
    Info (12023): Found entity 1: kalkulator File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 6
Info (12128): Elaborating entity "kalkulator" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd Line: 87
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(147): signal "output_S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 147
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(148): signal "st_S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 148
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(150): signal "output_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 150
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(151): signal "st_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 151
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(153): signal "output_F" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 153
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(154): signal "st_F" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 154
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(159): signal "output_P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 159
Warning (10492): VHDL Process Statement warning at kalkulator.vhd(160): signal "st_P" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 160
Warning (12125): Using design file addersubtractor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: AdderSubtractor-AdderSubtractor_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd Line: 22
    Info (12023): Found entity 1: AdderSubtractor File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd Line: 6
Info (12128): Elaborating entity "AdderSubtractor" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 119
Warning (10492): VHDL Process Statement warning at addersubtractor.vhd(94): signal "Out_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd Line: 94
Warning (12125): Using design file fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: FSM-FSM_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 22
    Info (12023): Found entity 1: FSM File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 5
Info (12128): Elaborating entity "FSM" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd Line: 63
Warning (10492): VHDL Process Statement warning at fsm.vhd(84): signal "Pin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 84
Warning (10492): VHDL Process Statement warning at fsm.vhd(85): signal "Qin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 85
Warning (10631): VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable "P", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Warning (10631): VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable "Q", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[0]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[1]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[2]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[3]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[4]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[5]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[6]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[7]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[8]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[9]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[10]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[11]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[12]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[13]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[14]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[15]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[16]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[17]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[18]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[19]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[20]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[21]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[22]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[23]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[24]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[25]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[26]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[27]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[28]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[29]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[30]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[31]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[32]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[33]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[34]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[35]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[36]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[37]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[38]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[39]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[40]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[0]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[1]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[2]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[3]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[4]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[5]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[6]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[7]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[8]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[9]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[10]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[11]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[12]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[13]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[14]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[15]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[16]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[17]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[18]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[19]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[20]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[21]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[22]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[23]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[24]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[25]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[26]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[27]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[28]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[29]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[30]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[31]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[32]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[33]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[34]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[35]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[36]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[37]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[38]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[39]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[40]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Warning (12125): Using design file mux21.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux21-Behavior File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux21.vhd Line: 12
    Info (12023): Found entity 1: mux21 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/mux21.vhd Line: 4
Info (12128): Elaborating entity "mux21" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 67
Warning (12125): Using design file s2comp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: S2Comp-S2Compp_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/s2comp.vhd Line: 16
    Info (12023): Found entity 1: S2Comp File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/s2comp.vhd Line: 6
Info (12128): Elaborating entity "S2Comp" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_P" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 72
Warning (12125): Using design file adderfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: adderFSM-adderFSM_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 20
    Info (12023): Found entity 1: adderFSM File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 5
Info (12128): Elaborating entity "adderFSM" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd Line: 79
Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(43): used explicit default value for signal "high" because signal was never assigned a value File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 43
Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(44): used explicit default value for signal "low" because signal was never assigned a value File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 44
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(135): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 135
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 152
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 152
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 157
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 157
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 162
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 162
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 167
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 167
Warning (12125): Using design file registerserial.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RegisterSerial-register_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserial.vhd Line: 17
    Info (12023): Found entity 1: RegisterSerial File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserial.vhd Line: 5
Info (12128): Elaborating entity "RegisterSerial" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 52
Warning (12125): Using design file divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: divider-divider_component File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 24
    Info (12023): Found entity 1: divider File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 5
Info (12128): Elaborating entity "divider" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 123
Warning (10541): VHDL Signal Declaration warning at divider.vhd(18): used implicit default value for signal "debug_m1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at divider.vhd(18): used implicit default value for signal "debug_m2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 18
Warning (10036): Verilog HDL or VHDL warning at divider.vhd(171): object "signedP" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 171
Warning (10036): Verilog HDL or VHDL warning at divider.vhd(171): object "SignedQ" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 171
Warning (10540): VHDL Signal Declaration warning at divider.vhd(176): used explicit default value for signal "nol" because signal was never assigned a value File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 176
Warning (10492): VHDL Process Statement warning at divider.vhd(278): signal "P_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 278
Warning (10492): VHDL Process Statement warning at divider.vhd(279): signal "modulo_41" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 279
Warning (10492): VHDL Process Statement warning at divider.vhd(280): signal "status_fsm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 280
Warning (10492): VHDL Process Statement warning at divider.vhd(282): signal "hasil_modulo_p_negatif" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 282
Warning (10492): VHDL Process Statement warning at divider.vhd(283): signal "status_fsm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 283
Warning (10492): VHDL Process Statement warning at divider.vhd(286): signal "hasil_pembagian" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 286
Warning (10492): VHDL Process Statement warning at divider.vhd(287): signal "status_fsm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 287
Warning (12125): Using design file dividerfsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: dividerfsm-rtl File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd Line: 22
    Info (12023): Found entity 1: dividerfsm File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd Line: 6
Info (12128): Elaborating entity "dividerfsm" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 181
Warning (10492): VHDL Process Statement warning at dividerfsm.vhd(107): signal "adder_st" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd Line: 107
Warning (10631): VHDL Process Statement warning at dividerfsm.vhd(46): inferring latch(es) for signal or variable "add_scount", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd Line: 46
Warning (12125): Using design file get_signed.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: get_signed-behavorial File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/get_signed.vhd Line: 13
    Info (12023): Found entity 1: get_signed File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/get_signed.vhd Line: 6
Info (12128): Elaborating entity "get_Signed" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|get_Signed:get_signed_p" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 192
Warning (12125): Using design file signed_cheker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: signed_cheker-behavorial File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_cheker.vhd Line: 12
    Info (12023): Found entity 1: signed_cheker File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_cheker.vhd Line: 6
Info (12128): Elaborating entity "signed_cheker" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|signed_cheker:signed_ceker" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 200
Warning (12125): Using design file paralelregister.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ParalelRegister-register_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 16
    Info (12023): Found entity 1: ParalelRegister File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 5
Info (12128): Elaborating entity "ParalelRegister" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 203
Warning (10492): VHDL Process Statement warning at paralelregister.vhd(24): signal "IN_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 24
Warning (10492): VHDL Process Statement warning at paralelregister.vhd(27): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 27
Warning (10631): VHDL Process Statement warning at paralelregister.vhd(20): inferring latch(es) for signal or variable "REG", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[0]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[1]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[2]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[3]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[4]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[5]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[6]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[7]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[8]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[9]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[10]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[11]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[12]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[13]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[14]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[15]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[16]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[17]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[18]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[19]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[20]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[21]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[22]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[23]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[24]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[25]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[26]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[27]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[28]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[29]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[30]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[31]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[32]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[33]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[34]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[35]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[36]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[37]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[38]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[39]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[40]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Warning (12125): Using design file func_r.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: func_R-behavorial File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_r.vhd Line: 12
    Info (12023): Found entity 1: func_R File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_r.vhd Line: 5
Info (12128): Elaborating entity "func_R" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|func_R:transferPtoR" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 211
Warning (10873): Using initial value X (don't care) for net "output_result[41]" at func_r.vhd(9) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_r.vhd Line: 9
Warning (12125): Using design file func_s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: func_s-behavorial File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_s.vhd Line: 12
    Info (12023): Found entity 1: func_s File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/func_s.vhd Line: 5
Info (12128): Elaborating entity "func_S" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|func_S:transferQtoS" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 215
Info (12128): Elaborating entity "mux21" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|mux21:RInputSelector" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 223
Info (12128): Elaborating entity "ParalelRegister" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 227
Warning (10492): VHDL Process Statement warning at paralelregister.vhd(24): signal "IN_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 24
Warning (10492): VHDL Process Statement warning at paralelregister.vhd(27): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 27
Warning (10631): VHDL Process Statement warning at paralelregister.vhd(20): inferring latch(es) for signal or variable "REG", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[0]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[1]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[2]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[3]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[4]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[5]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[6]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[7]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[8]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[9]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[10]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[11]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[12]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[13]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[14]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[15]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[16]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[17]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[18]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[19]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[20]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[21]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[22]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[23]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[24]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[25]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[26]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[27]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[28]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[29]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[30]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[31]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[32]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[33]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[34]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[35]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[36]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[37]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[38]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[39]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[40]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[41]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[42]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[43]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[44]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[45]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[46]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[47]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[48]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[49]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[50]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[51]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[52]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[53]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[54]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[55]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[56]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[57]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[58]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[59]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[60]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[61]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[62]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[63]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[64]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[65]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[66]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[67]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[68]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[69]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[70]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[71]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[72]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[73]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[74]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[75]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[76]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[77]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[78]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Info (10041): Inferred latch for "REG[79]" at paralelregister.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
Warning (12125): Using design file transfer_m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Transfer_M-behavorial File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/transfer_m.vhd Line: 12
    Info (12023): Found entity 1: Transfer_M File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/transfer_m.vhd Line: 5
Info (12128): Elaborating entity "transfer_m" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|transfer_m:transfer_modulo" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 235
Info (12128): Elaborating entity "RegisterSerial" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerial:RegisterSerialS" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 239
Warning (12125): Using design file comparatorreal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: comparatorreal-comparator_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparatorreal.vhd Line: 14
    Info (12023): Found entity 1: comparatorreal File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparatorreal.vhd Line: 6
Info (12128): Elaborating entity "comparatorreal" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|comparatorreal:ComparatorRS" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 243
Warning (12125): Using design file registerserialkekiri.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RegisterSerialkekiri-register_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserialkekiri.vhd Line: 17
    Info (12023): Found entity 1: RegisterSerialkekiri File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/registerserialkekiri.vhd Line: 5
Info (12128): Elaborating entity "RegisterSerialkekiri" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerialkekiri:RegisterOutput" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 247
Warning (12125): Using design file shift_checker.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: shift_checker-shift_checker_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/shift_checker.vhd Line: 15
    Info (12023): Found entity 1: shift_checker File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/shift_checker.vhd Line: 6
Info (12128): Elaborating entity "shift_checker" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|shift_checker:shift_cek" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 251
Info (12128): Elaborating entity "AdderSubtractor" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 255
Warning (10492): VHDL Process Statement warning at addersubtractor.vhd(94): signal "Out_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd Line: 94
Info (12128): Elaborating entity "FSM" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd Line: 63
Warning (10492): VHDL Process Statement warning at fsm.vhd(84): signal "Pin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 84
Warning (10492): VHDL Process Statement warning at fsm.vhd(85): signal "Qin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 85
Warning (10631): VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable "P", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Warning (10631): VHDL Process Statement warning at fsm.vhd(79): inferring latch(es) for signal or variable "Q", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[0]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[1]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[2]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[3]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[4]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[5]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[6]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[7]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[8]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[9]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[10]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[11]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[12]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[13]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[14]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[15]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[16]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[17]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[18]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[19]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[20]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[21]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[22]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[23]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[24]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[25]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[26]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[27]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[28]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[29]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[30]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[31]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[32]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[33]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[34]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[35]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[36]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[37]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[38]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[39]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[40]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[41]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[42]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[43]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[44]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[45]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[46]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[47]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[48]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[49]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[50]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[51]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[52]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[53]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[54]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[55]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[56]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[57]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[58]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[59]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[60]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[61]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[62]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[63]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[64]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[65]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[66]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[67]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[68]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[69]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[70]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[71]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[72]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[73]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[74]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[75]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[76]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[77]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[78]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "Q[79]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[0]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[1]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[2]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[3]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[4]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[5]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[6]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[7]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[8]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[9]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[10]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[11]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[12]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[13]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[14]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[15]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[16]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[17]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[18]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[19]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[20]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[21]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[22]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[23]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[24]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[25]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[26]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[27]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[28]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[29]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[30]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[31]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[32]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[33]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[34]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[35]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[36]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[37]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[38]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[39]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[40]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[41]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[42]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[43]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[44]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[45]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[46]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[47]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[48]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[49]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[50]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[51]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[52]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[53]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[54]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[55]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[56]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[57]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[58]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[59]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[60]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[61]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[62]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[63]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[64]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[65]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[66]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[67]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[68]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[69]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[70]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[71]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[72]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[73]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[74]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[75]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[76]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[77]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[78]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (10041): Inferred latch for "P[79]" at fsm.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
Info (12128): Elaborating entity "S2Comp" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_P" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 72
Info (12128): Elaborating entity "adderFSM" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor.vhd Line: 79
Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(43): used explicit default value for signal "high" because signal was never assigned a value File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 43
Warning (10540): VHDL Signal Declaration warning at adderfsm.vhd(44): used explicit default value for signal "low" because signal was never assigned a value File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 44
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(135): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 135
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 152
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(152): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 152
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 157
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(157): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 157
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 162
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(162): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 162
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal "QA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 167
Warning (10492): VHDL Process Statement warning at adderfsm.vhd(167): signal "QB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/adderfsm.vhd Line: 167
Warning (12125): Using design file signed_transfer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: signed_transfer-behavorial File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_transfer.vhd Line: 15
    Info (12023): Found entity 1: signed_transfer File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/signed_transfer.vhd Line: 6
Info (12128): Elaborating entity "signed_transfer" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|signed_transfer:hasil_divider" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/divider.vhd Line: 259
Warning (12125): Using design file fpb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: FPB-FPB_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd Line: 25
    Info (12023): Found entity 1: FPB File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd Line: 7
Info (12128): Elaborating entity "FPB" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 127
Warning (12125): Using design file fsm_fpb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: fsm_fpb-fsm_fpb_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 20
    Info (12023): Found entity 1: fsm_fpb File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 6
Info (12128): Elaborating entity "fsm_fpb" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd Line: 93
Warning (10631): VHDL Process Statement warning at fsm_fpb.vhd(34): inferring latch(es) for signal or variable "nstate", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Info (10041): Inferred latch for "nstate.s10" at fsm_fpb.vhd(34) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Info (10041): Inferred latch for "nstate.s9" at fsm_fpb.vhd(34) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Info (10041): Inferred latch for "nstate.s8" at fsm_fpb.vhd(34) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Info (10041): Inferred latch for "nstate.s7" at fsm_fpb.vhd(34) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Info (10041): Inferred latch for "nstate.s6" at fsm_fpb.vhd(34) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Info (10041): Inferred latch for "nstate.s5" at fsm_fpb.vhd(34) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Info (10041): Inferred latch for "nstate.s4" at fsm_fpb.vhd(34) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Info (10041): Inferred latch for "nstate.s3" at fsm_fpb.vhd(34) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Info (10041): Inferred latch for "nstate.s2" at fsm_fpb.vhd(34) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Info (10041): Inferred latch for "nstate.s1" at fsm_fpb.vhd(34) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Info (10041): Inferred latch for "nstate.s0" at fsm_fpb.vhd(34) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Warning (12125): Using design file multiplexer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: multiplexer-Behavior File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplexer.vhd Line: 12
    Info (12023): Found entity 1: multiplexer File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplexer.vhd Line: 4
Info (12128): Elaborating entity "multiplexer" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:p_mux" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd Line: 95
Warning (12125): Using design file paralelregister2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ParalelRegister2-register_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 16
    Info (12023): Found entity 1: ParalelRegister2 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 5
Info (12128): Elaborating entity "ParalelRegister2" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd Line: 97
Warning (10492): VHDL Process Statement warning at paralelregister2.vhd(24): signal "IN_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 24
Warning (10492): VHDL Process Statement warning at paralelregister2.vhd(27): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 27
Warning (10631): VHDL Process Statement warning at paralelregister2.vhd(20): inferring latch(es) for signal or variable "REG", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[0]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[1]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[2]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[3]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[4]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[5]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[6]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[7]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[8]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[9]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[10]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[11]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[12]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[13]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[14]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[15]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[16]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[17]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[18]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[19]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[20]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[21]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[22]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[23]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[24]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[25]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[26]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[27]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[28]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[29]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[30]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[31]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[32]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[33]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[34]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[35]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[36]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[37]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[38]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[39]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Info (10041): Inferred latch for "REG[40]" at paralelregister2.vhd(20) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
Warning (12125): Using design file comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: comparator-comparator_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparator.vhd Line: 14
    Info (12023): Found entity 1: comparator File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/comparator.vhd Line: 6
Info (12128): Elaborating entity "comparator" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|comparator:O_comp" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fpb.vhd Line: 99
Warning (12125): Using design file multiplication.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Multiplication-Multi_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd Line: 19
    Info (12023): Found entity 1: Multiplication File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd Line: 6
Info (12128): Elaborating entity "Multiplication" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/kalkulator.vhd Line: 135
Warning (10036): Verilog HDL or VHDL warning at multiplication.vhd(134): object "Ct_comp" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd Line: 134
Warning (10036): Verilog HDL or VHDL warning at multiplication.vhd(136): object "selectorP" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd Line: 136
Warning (12125): Using design file fsm_multi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: FSM_Multi-FSM_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 29
    Info (12023): Found entity 1: FSM_Multi File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 6
Info (12128): Elaborating entity "FSM_Multi" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd Line: 141
Warning (10492): VHDL Process Statement warning at fsm_multi.vhd(43): signal "cState" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 43
Warning (10492): VHDL Process Statement warning at fsm_multi.vhd(113): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 113
Warning (10492): VHDL Process Statement warning at fsm_multi.vhd(114): signal "QMSB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 114
Warning (10492): VHDL Process Statement warning at fsm_multi.vhd(114): signal "PMSB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 114
Warning (12125): Using design file msb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: MSB-MSB_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd Line: 15
    Info (12023): Found entity 1: MSB File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd Line: 5
Info (12128): Elaborating entity "MSB" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBP" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd Line: 142
Warning (10492): VHDL Process Statement warning at msb.vhd(26): signal "firstbit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd Line: 26
Warning (10492): VHDL Process Statement warning at msb.vhd(27): signal "otherbit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/msb.vhd Line: 27
Warning (12125): Using design file paralelregisterq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ParalelRegisterQ-registerQ_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 17
    Info (12023): Found entity 1: ParalelRegisterQ File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 5
Info (12128): Elaborating entity "ParalelRegisterQ" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd Line: 146
Warning (10492): VHDL Process Statement warning at paralelregisterq.vhd(26): signal "IN_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 26
Warning (10492): VHDL Process Statement warning at paralelregisterq.vhd(27): signal "IN_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 27
Warning (10492): VHDL Process Statement warning at paralelregisterq.vhd(30): signal "REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 30
Warning (10492): VHDL Process Statement warning at paralelregisterq.vhd(31): signal "Qlsbb" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 31
Warning (10631): VHDL Process Statement warning at paralelregisterq.vhd(22): inferring latch(es) for signal or variable "REG", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Warning (10631): VHDL Process Statement warning at paralelregisterq.vhd(22): inferring latch(es) for signal or variable "Qlsbb", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "Qlsbb" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[0]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[1]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[2]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[3]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[4]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[5]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[6]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[7]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[8]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[9]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[10]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[11]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[12]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[13]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[14]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[15]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[16]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[17]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[18]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[19]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[20]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[21]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[22]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[23]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[24]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[25]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[26]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[27]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[28]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[29]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[30]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[31]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[32]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[33]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[34]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[35]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[36]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[37]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[38]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[39]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Info (10041): Inferred latch for "REG[40]" at paralelregisterq.vhd(22) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
Warning (12125): Using design file addersubtractor_m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: AdderSubtractor_M-AdderSubtractor_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd Line: 22
    Info (12023): Found entity 1: AdderSubtractor_M File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd Line: 6
Info (12128): Elaborating entity "AdderSubtractor_M" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd Line: 147
Warning (10492): VHDL Process Statement warning at addersubtractor_m.vhd(94): signal "Out_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd Line: 94
Warning (12125): Using design file fsm_m.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: FSM_M-FSM_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 22
    Info (12023): Found entity 1: FSM_M File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 5
Info (12128): Elaborating entity "FSM_M" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/addersubtractor_m.vhd Line: 63
Warning (10492): VHDL Process Statement warning at fsm_m.vhd(84): signal "Pin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 84
Warning (10492): VHDL Process Statement warning at fsm_m.vhd(85): signal "Qin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 85
Warning (10631): VHDL Process Statement warning at fsm_m.vhd(79): inferring latch(es) for signal or variable "P", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Warning (10631): VHDL Process Statement warning at fsm_m.vhd(79): inferring latch(es) for signal or variable "Q", which holds its previous value in one or more paths through the process File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[0]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[1]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[2]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[3]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[4]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[5]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[6]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[7]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[8]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[9]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[10]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[11]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[12]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[13]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[14]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[15]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[16]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[17]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[18]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[19]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[20]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[21]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[22]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[23]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[24]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[25]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[26]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[27]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[28]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[29]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[30]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[31]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[32]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[33]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[34]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[35]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[36]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[37]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[38]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[39]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "Q[40]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[0]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[1]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[2]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[3]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[4]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[5]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[6]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[7]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[8]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[9]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[10]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[11]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[12]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[13]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[14]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[15]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[16]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[17]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[18]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[19]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[20]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[21]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[22]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[23]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[24]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[25]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[26]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[27]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[28]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[29]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[30]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[31]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[32]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[33]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[34]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[35]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[36]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[37]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[38]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[39]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (10041): Inferred latch for "P[40]" at fsm_m.vhd(79) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Warning (12125): Using design file arsshifter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: arsShifter-ars_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/arsshifter.vhd Line: 18
    Info (12023): Found entity 1: arsShifter File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/arsshifter.vhd Line: 5
Info (12128): Elaborating entity "arsShifter" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|arsShifter:ArsShift" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd Line: 150
Warning (12125): Using design file outfinal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: outFinal-outFinal_arc File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/outfinal.vhd Line: 18
    Info (12023): Found entity 1: outFinal File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/outfinal.vhd Line: 6
Info (12128): Elaborating entity "outFinal" for hierarchy "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|outFinal:OutputFinal" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/multiplication.vhd Line: 151
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter|bps_start" feeding internal logic into a wire File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd Line: 16
    Warning (13049): Converted tri-state buffer "UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|bps_start" feeding internal logic into a wire File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd Line: 16
Warning (14026): LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|nstate.s0_494" is permanently enabled File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Warning (14026): LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|nstate.s1_479" is permanently enabled File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Warning (14026): LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|nstate.s2_464" is permanently enabled File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Warning (14026): LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|nstate.s3_449" is permanently enabled File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Warning (14026): LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|nstate.s4_434" is permanently enabled File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Warning (14026): LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|nstate.s5_419" is permanently enabled File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Warning (14026): LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|nstate.s7_392" is permanently enabled File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Warning (14026): LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|nstate.s9_365" is permanently enabled File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Warning (14026): LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|nstate.s10_350" is permanently enabled File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 34
Info (278001): Inferred 20 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult19" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult18" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult11" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult12" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult13" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult14" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult15" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult16" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult17" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult9" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult10" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult8" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult1" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult2" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult3" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult4" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult5" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult6" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult7" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "UART_convert:UART|Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12130): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult19" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "UART_convert:UART|lpm_mult:Mult19" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult19|multcore:mult_core", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult19" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult19|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult19" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult19|altshift:external_latency_ffs", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult19" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult18" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "UART_convert:UART|lpm_mult:Mult18" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult18|multcore:mult_core", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult18" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult18|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult18" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult18|altshift:external_latency_ffs", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult18" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult11" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "UART_convert:UART|lpm_mult:Mult11" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult11|multcore:mult_core", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult11" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult11|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult11" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult11|altshift:external_latency_ffs", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult11" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult12" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "UART_convert:UART|lpm_mult:Mult12" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult12|multcore:mult_core", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult12" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult12|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult12" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult12|altshift:external_latency_ffs", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult12" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult13" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "UART_convert:UART|lpm_mult:Mult13" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult13|multcore:mult_core", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult13" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult13|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult13" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult13|altshift:external_latency_ffs", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult13" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult14" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "UART_convert:UART|lpm_mult:Mult14" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult14|multcore:mult_core", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult14" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult14|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult14" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult14|altshift:external_latency_ffs", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult14" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult15" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "UART_convert:UART|lpm_mult:Mult15" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult15|multcore:mult_core", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult15" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult15|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult15" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult15|altshift:external_latency_ffs", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult15" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult16" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "UART_convert:UART|lpm_mult:Mult16" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult16|multcore:mult_core", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult16" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult16|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult16" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult16|altshift:external_latency_ffs", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult16" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult17" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "UART_convert:UART|lpm_mult:Mult17" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult17|multcore:mult_core", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult17" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult17|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult17" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult17|altshift:external_latency_ffs", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult17" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult10" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "UART_convert:UART|lpm_mult:Mult10" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult10|multcore:mult_core", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult10" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult10|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult10" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "UART_convert:UART|lpm_mult:Mult10|altshift:external_latency_ffs", which is child of megafunction instantiation "UART_convert:UART|lpm_mult:Mult10" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[23]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[24]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[25]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[26]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[27]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[28]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[29]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[30]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[31]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[32]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[33]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[34]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[35]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[36]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[37]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[38]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP|REG[39]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[24]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[25]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[26]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[27]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[28]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[29]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[30]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[31]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[32]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[33]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[34]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[35]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[36]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[37]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[38]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[39]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[40]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[40]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[40]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[40]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[0]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[0]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[0]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[0]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[1]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[1]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[1]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[1]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q|REG[0]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q|Qlsbb" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregisterq.vhd Line: 22
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[2]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[2]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[2]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[2]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[3]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[3]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[3]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[3]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[4]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[4]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[4]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[4]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[5]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[5]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[5]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[5]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|P[39]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|P[40]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[6]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[6]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[6]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[6]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[7]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[7]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[7]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[7]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[8]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[8]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[8]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[8]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[9]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[9]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[9]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[9]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[10]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[10]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[10]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[10]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[11]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[11]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[11]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[11]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[12]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[12]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[12]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[12]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[13]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[13]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[13]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[13]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[14]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[14]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[14]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[14]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[15]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[15]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[15]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[15]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[16]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[16]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[16]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[16]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[17]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[17]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[17]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[17]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[18]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[18]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[18]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[18]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[19]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[19]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[19]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[19]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[20]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[20]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[20]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[20]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[21]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[21]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[21]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[21]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[22]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[22]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[22]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[22]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[24]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[24]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[25]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[25]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[26]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[26]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[27]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[27]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[28]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[28]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[29]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[29]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[30]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[30]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[31]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[31]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[32]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[32]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[33]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[33]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[34]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[34]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[35]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[35]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[36]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[36]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[37]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[37]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[38]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[38]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[39]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[39]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[23]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[23]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[24]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[24]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[25]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[25]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[26]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[26]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[27]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[27]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[28]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[28]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[29]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[29]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[30]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[30]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[31]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[31]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[32]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[32]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[33]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[33]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[34]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[34]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[35]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[35]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[36]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[36]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[37]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[37]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[38]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[38]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[39]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[39]" merged with LATCH primitive "toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[24]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[25]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[26]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[27]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[28]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[29]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[30]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[31]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[32]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[33]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[34]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[35]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[36]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[37]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[38]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[39]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|Q[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[24]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[25]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[26]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[27]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[28]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[29]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[30]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[31]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[32]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[33]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[34]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[35]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[36]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[37]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[38]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[39]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[23]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/paralelregister2.vhd Line: 20
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[23]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[25]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[26]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[27]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[28]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[29]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[30]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[31]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[32]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[33]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[34]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[35]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[36]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[37]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[38]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
    Info (13026): Duplicate LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[39]" merged with LATCH primitive "toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[24]" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_m.vhd Line: 79
Info (13000): Registers with preset signals will power-up high File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd Line: 84
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Seven_Segment[7]" is stuck at VCC File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 18
    Warning (13410): Pin "led1" is stuck at GND File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5025 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 5004 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Tue Dec  5 18:22:31 2023
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:31


