# 4-bit Asynchronous Counter

A synchronous counter's output change always at the edge of the clock or at the change of reset signsl. Here in the design, **Clk** is the synchronising clock, **rst** set the count to zero, and **ce** count enable increment the count.
