// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module speck_toplevel_update_1 (
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        this_carry_mine_read,
        p_read14,
        this_X_63_8_read,
        p_read20,
        p_read15,
        this_Y_60_0_read,
        p_read16,
        this_Y_63_61_even_read,
        p_read17,
        this_Y_63_61_odd_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5
);


output   ap_ready;
input  [0:0] p_read;
input  [0:0] p_read1;
input  [0:0] p_read2;
input  [0:0] p_read3;
input  [0:0] p_read4;
input  [0:0] p_read5;
input  [0:0] p_read6;
input  [0:0] p_read7;
input  [0:0] this_carry_mine_read;
input  [55:0] p_read14;
input  [55:0] this_X_63_8_read;
input  [7:0] p_read20;
input  [60:0] p_read15;
input  [60:0] this_Y_60_0_read;
input  [2:0] p_read16;
input  [2:0] this_Y_63_61_even_read;
input  [2:0] p_read17;
input  [2:0] this_Y_63_61_odd_read;
output  [7:0] ap_return_0;
output  [0:0] ap_return_1;
output  [55:0] ap_return_2;
output  [60:0] ap_return_3;
output  [2:0] ap_return_4;
output  [2:0] ap_return_5;

wire   [0:0] trunc_ln779_2_fu_194_p1;
wire   [0:0] p_Result_14_fu_190_p1;
wire   [0:0] select_ln779_fu_206_p3;
wire   [0:0] select_ln779_1_fu_214_p3;
wire   [59:0] tmp_fu_230_p4;
wire   [0:0] p_Result_s_fu_202_p1;
wire   [1:0] tmp_s_fu_248_p4;
wire   [0:0] p_Result_19_fu_186_p1;
wire   [6:0] tmp_1_fu_266_p4;
wire   [54:0] tmp_2_fu_284_p4;
wire   [7:0] p_Result_9_fu_302_p3;
wire   [0:0] p_Val2_s_fu_222_p3;
wire   [0:0] Y_carry_even_V_fu_198_p1;
wire   [1:0] tmp_3_fu_342_p4;
wire   [0:0] and_ln328_fu_360_p2;
wire   [0:0] xor_ln328_fu_372_p2;
wire   [0:0] and_ln328_1_fu_378_p2;
wire   [55:0] p_Result_15_fu_318_p3;
wire   [55:0] p_Result_8_fu_294_p3;
wire   [7:0] p_Result_7_fu_276_p3;
wire   [7:0] select_ln329_fu_310_p3;
wire   [7:0] select_ln328_1_fu_392_p3;
wire   [60:0] p_Result_16_fu_326_p3;
wire   [60:0] p_Result_5_fu_240_p3;
wire   [2:0] p_Result_17_fu_334_p3;
wire   [2:0] p_Result_6_fu_258_p3;
wire   [2:0] p_Result_18_fu_352_p3;
wire   [0:0] and_ln359_fu_438_p2;
wire   [0:0] xor_ln363_fu_432_p2;
wire   [0:0] or_ln328_fu_366_p2;
wire   [55:0] select_ln328_fu_384_p3;
wire   [60:0] select_ln328_3_fu_408_p3;
wire   [2:0] select_ln328_4_fu_416_p3;
wire   [7:0] select_ln328_2_fu_400_p3;
wire   [0:0] and_ln359_1_fu_444_p2;
wire   [55:0] select_ln349_fu_450_p3;
wire   [60:0] select_ln349_1_fu_458_p3;
wire   [2:0] select_ln349_2_fu_466_p3;
wire   [2:0] select_ln328_5_fu_424_p3;

assign Y_carry_even_V_fu_198_p1 = this_Y_60_0_read[0:0];

assign and_ln328_1_fu_378_p2 = (xor_ln328_fu_372_p2 & and_ln328_fu_360_p2);

assign and_ln328_fu_360_p2 = (p_read6 & p_read1);

assign and_ln359_1_fu_444_p2 = (xor_ln363_fu_432_p2 & and_ln359_fu_438_p2);

assign and_ln359_fu_438_p2 = (p_read2 & Y_carry_even_V_fu_198_p1);

assign ap_ready = 1'b1;

assign or_ln328_fu_366_p2 = (p_read | and_ln328_fu_360_p2);

assign p_Result_14_fu_190_p1 = this_Y_63_61_even_read[0:0];

assign p_Result_15_fu_318_p3 = {{p_Result_s_fu_202_p1}, {tmp_2_fu_284_p4}};

assign p_Result_16_fu_326_p3 = {{p_Val2_s_fu_222_p3}, {tmp_fu_230_p4}};

assign p_Result_17_fu_334_p3 = {{Y_carry_even_V_fu_198_p1}, {tmp_s_fu_248_p4}};

assign p_Result_18_fu_352_p3 = {{Y_carry_even_V_fu_198_p1}, {tmp_3_fu_342_p4}};

assign p_Result_19_fu_186_p1 = this_X_63_8_read[0:0];

assign p_Result_5_fu_240_p3 = {{p_Result_14_fu_190_p1}, {tmp_fu_230_p4}};

assign p_Result_6_fu_258_p3 = {{p_Result_s_fu_202_p1}, {tmp_s_fu_248_p4}};

assign p_Result_7_fu_276_p3 = {{p_Result_19_fu_186_p1}, {tmp_1_fu_266_p4}};

assign p_Result_8_fu_294_p3 = {{p_read3}, {tmp_2_fu_284_p4}};

assign p_Result_9_fu_302_p3 = {{1'd0}, {tmp_1_fu_266_p4}};

assign p_Result_s_fu_202_p1 = p_read20[0:0];

assign p_Val2_s_fu_222_p3 = ((p_read7[0:0] == 1'b1) ? select_ln779_fu_206_p3 : select_ln779_1_fu_214_p3);

assign select_ln328_1_fu_392_p3 = ((p_read[0:0] == 1'b1) ? p_Result_7_fu_276_p3 : p_read20);

assign select_ln328_2_fu_400_p3 = ((and_ln328_1_fu_378_p2[0:0] == 1'b1) ? select_ln329_fu_310_p3 : select_ln328_1_fu_392_p3);

assign select_ln328_3_fu_408_p3 = ((and_ln328_1_fu_378_p2[0:0] == 1'b1) ? p_Result_16_fu_326_p3 : p_Result_5_fu_240_p3);

assign select_ln328_4_fu_416_p3 = ((and_ln328_1_fu_378_p2[0:0] == 1'b1) ? p_Result_17_fu_334_p3 : p_Result_6_fu_258_p3);

assign select_ln328_5_fu_424_p3 = ((and_ln328_1_fu_378_p2[0:0] == 1'b1) ? p_Result_18_fu_352_p3 : p_read17);

assign select_ln328_fu_384_p3 = ((and_ln328_1_fu_378_p2[0:0] == 1'b1) ? p_Result_15_fu_318_p3 : p_Result_8_fu_294_p3);

assign select_ln329_fu_310_p3 = ((p_read4[0:0] == 1'b1) ? p_Result_9_fu_302_p3 : p_read20);

assign select_ln349_1_fu_458_p3 = ((or_ln328_fu_366_p2[0:0] == 1'b1) ? select_ln328_3_fu_408_p3 : p_read15);

assign select_ln349_2_fu_466_p3 = ((or_ln328_fu_366_p2[0:0] == 1'b1) ? select_ln328_4_fu_416_p3 : p_read16);

assign select_ln349_fu_450_p3 = ((or_ln328_fu_366_p2[0:0] == 1'b1) ? select_ln328_fu_384_p3 : p_read14);

assign select_ln779_1_fu_214_p3 = ((p_read5[0:0] == 1'b1) ? p_Result_14_fu_190_p1 : trunc_ln779_2_fu_194_p1);

assign select_ln779_fu_206_p3 = ((p_read5[0:0] == 1'b1) ? trunc_ln779_2_fu_194_p1 : p_Result_14_fu_190_p1);

assign tmp_1_fu_266_p4 = {{p_read20[7:1]}};

assign tmp_2_fu_284_p4 = {{this_X_63_8_read[55:1]}};

assign tmp_3_fu_342_p4 = {{this_Y_63_61_odd_read[2:1]}};

assign tmp_fu_230_p4 = {{this_Y_60_0_read[60:1]}};

assign tmp_s_fu_248_p4 = {{this_Y_63_61_even_read[2:1]}};

assign trunc_ln779_2_fu_194_p1 = this_Y_63_61_odd_read[0:0];

assign xor_ln328_fu_372_p2 = (p_read ^ 1'd1);

assign xor_ln363_fu_432_p2 = (this_carry_mine_read ^ p_Result_19_fu_186_p1);

assign ap_return_0 = select_ln328_2_fu_400_p3;

assign ap_return_1 = and_ln359_1_fu_444_p2;

assign ap_return_2 = select_ln349_fu_450_p3;

assign ap_return_3 = select_ln349_1_fu_458_p3;

assign ap_return_4 = select_ln349_2_fu_466_p3;

assign ap_return_5 = select_ln328_5_fu_424_p3;

endmodule //speck_toplevel_update_1
