<module name="RESTORE_CM_CORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_L3MAIN1_CLKSTCTRL_RESTORE" acronym="CM_L3MAIN1_CLKSTCTRL_RESTORE" offset="0x0" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x0" description="SeeCM_L3MAIN1_CLKSTCTRL register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_L4CFG_CLKSTCTRL_RESTORE" acronym="CM_L4CFG_CLKSTCTRL_RESTORE" offset="0x8" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x0" description="See CM_L4CFG_CLKSTCTRLregister." range="" rwaccess="RW"/>
  </register>
  <register id="CM_L4PER_CLKSTCTRL_RESTORE" acronym="CM_L4PER_CLKSTCTRL_RESTORE" offset="0x10" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x0" description="SeeCM_L4PER_CLKSTCTRL register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_L3INIT_CLKSTCTRL_RESTORE" acronym="CM_L3INIT_CLKSTCTRL_RESTORE" offset="0x14" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x0" description="SeeCM_L3INIT_CLKSTCTRL register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_L3INSTR_L3_MAIN_2_CLKCTRL_RESTORE" acronym="CM_L3INSTR_L3_MAIN_2_CLKCTRL_RESTORE" offset="0x18" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode. [warm reset insensitive]">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x30001" description="See CM_L3INSTR_L3_MAIN_3_CLKCTRL register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_L3INSTR_L3_INSTR_CLKCTRL_RESTORE" acronym="CM_L3INSTR_L3_INSTR_CLKCTRL_RESTORE" offset="0x1C" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode. [warm reset insensitive]">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x30001" description="SeeCM_L3INSTR_L3_INSTR_CLKCTRL register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_L3INSTR_OCP_WP_NOC_CLKCTRL_RESTORE" acronym="CM_L3INSTR_OCP_WP_NOC_CLKCTRL_RESTORE" offset="0x20" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode. [warm reset insensitive]">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x30001" description="SeeCM_L3INSTR_OCP_WP_NOC_CLKCTRL register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_CM_CORE_PROFILING_CLKCTRL_RESTORE" acronym="CM_CM_CORE_PROFILING_CLKCTRL_RESTORE" offset="0x24" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode. [warm reset insensitive]">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x30001" description="SeeCM_CM_CORE_PROFILING_CLKCTRL register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_L3MAIN1_DYNAMICDEP_RESTORE" acronym="CM_L3MAIN1_DYNAMICDEP_RESTORE" offset="0x30" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x4001058" description="SeeCM_L3MAIN1_DYNAMICDEP register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_L4CFG_DYNAMICDEP_RESTORE" acronym="CM_L4CFG_DYNAMICDEP_RESTORE" offset="0x40" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x40789f2" description="SeeCM_L4CFG_DYNAMICDEP register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_L4PER_DYNAMICDEP_RESTORE" acronym="CM_L4PER_DYNAMICDEP_RESTORE" offset="0x44" width="32" description="Second address map for register. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x4004180" description="SeeCM_L4PER_DYNAMICDEP register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_COREAON_IO_SRCOMP_CLKCTRL_RESTORE" acronym="CM_COREAON_IO_SRCOMP_CLKCTRL_RESTORE" offset="0x48" width="32" description="Second address map for register CM_COREAON_IO_SRCOMP_CLKCTRL. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0x20" description="See CCM_DYN_DEP_PRESCAL register." range="" rwaccess="RW"/>
  </register>
  <register id="CM_DMA_STATICDEP_RESTORE" acronym="CM_DMA_STATICDEP_RESTORE" offset="0x54" width="32" description="Second address map for register CM_DMA_STATICDEP. Used only by automatic restore upon wakeup from device OFF mode.">
    <bitfield id="RESTORE" width="32" begin="31" end="0" resetval="0xb0f0" description="See CM_DMA_STATICDEP register." range="" rwaccess="RW"/>
  </register>
</module>
