
Week12_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000921c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  080093c0  080093c0  000193c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009994  08009994  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  08009994  08009994  00019994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800999c  0800999c  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800999c  0800999c  0001999c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099a0  080099a0  000199a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  080099a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000098  08009a38  00020098  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000314  08009a38  00020314  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001152c  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023a9  00000000  00000000  000315f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe8  00000000  00000000  000339a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f10  00000000  00000000  00034988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000182c9  00000000  00000000  00035898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011837  00000000  00000000  0004db61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c52a  00000000  00000000  0005f398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fb8c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bb4  00000000  00000000  000fb918  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000098 	.word	0x20000098
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080093a4 	.word	0x080093a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000009c 	.word	0x2000009c
 80001dc:	080093a4 	.word	0x080093a4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	; 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__gedf2>:
 800085c:	f04f 3cff 	mov.w	ip, #4294967295
 8000860:	e006      	b.n	8000870 <__cmpdf2+0x4>
 8000862:	bf00      	nop

08000864 <__ledf2>:
 8000864:	f04f 0c01 	mov.w	ip, #1
 8000868:	e002      	b.n	8000870 <__cmpdf2+0x4>
 800086a:	bf00      	nop

0800086c <__cmpdf2>:
 800086c:	f04f 0c01 	mov.w	ip, #1
 8000870:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000874:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000878:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800087c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000880:	bf18      	it	ne
 8000882:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000886:	d01b      	beq.n	80008c0 <__cmpdf2+0x54>
 8000888:	b001      	add	sp, #4
 800088a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800088e:	bf0c      	ite	eq
 8000890:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000894:	ea91 0f03 	teqne	r1, r3
 8000898:	bf02      	ittt	eq
 800089a:	ea90 0f02 	teqeq	r0, r2
 800089e:	2000      	moveq	r0, #0
 80008a0:	4770      	bxeq	lr
 80008a2:	f110 0f00 	cmn.w	r0, #0
 80008a6:	ea91 0f03 	teq	r1, r3
 80008aa:	bf58      	it	pl
 80008ac:	4299      	cmppl	r1, r3
 80008ae:	bf08      	it	eq
 80008b0:	4290      	cmpeq	r0, r2
 80008b2:	bf2c      	ite	cs
 80008b4:	17d8      	asrcs	r0, r3, #31
 80008b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008ba:	f040 0001 	orr.w	r0, r0, #1
 80008be:	4770      	bx	lr
 80008c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008c8:	d102      	bne.n	80008d0 <__cmpdf2+0x64>
 80008ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ce:	d107      	bne.n	80008e0 <__cmpdf2+0x74>
 80008d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008d8:	d1d6      	bne.n	8000888 <__cmpdf2+0x1c>
 80008da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008de:	d0d3      	beq.n	8000888 <__cmpdf2+0x1c>
 80008e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop

080008e8 <__aeabi_cdrcmple>:
 80008e8:	4684      	mov	ip, r0
 80008ea:	4610      	mov	r0, r2
 80008ec:	4662      	mov	r2, ip
 80008ee:	468c      	mov	ip, r1
 80008f0:	4619      	mov	r1, r3
 80008f2:	4663      	mov	r3, ip
 80008f4:	e000      	b.n	80008f8 <__aeabi_cdcmpeq>
 80008f6:	bf00      	nop

080008f8 <__aeabi_cdcmpeq>:
 80008f8:	b501      	push	{r0, lr}
 80008fa:	f7ff ffb7 	bl	800086c <__cmpdf2>
 80008fe:	2800      	cmp	r0, #0
 8000900:	bf48      	it	mi
 8000902:	f110 0f00 	cmnmi.w	r0, #0
 8000906:	bd01      	pop	{r0, pc}

08000908 <__aeabi_dcmpeq>:
 8000908:	f84d ed08 	str.w	lr, [sp, #-8]!
 800090c:	f7ff fff4 	bl	80008f8 <__aeabi_cdcmpeq>
 8000910:	bf0c      	ite	eq
 8000912:	2001      	moveq	r0, #1
 8000914:	2000      	movne	r0, #0
 8000916:	f85d fb08 	ldr.w	pc, [sp], #8
 800091a:	bf00      	nop

0800091c <__aeabi_dcmplt>:
 800091c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000920:	f7ff ffea 	bl	80008f8 <__aeabi_cdcmpeq>
 8000924:	bf34      	ite	cc
 8000926:	2001      	movcc	r0, #1
 8000928:	2000      	movcs	r0, #0
 800092a:	f85d fb08 	ldr.w	pc, [sp], #8
 800092e:	bf00      	nop

08000930 <__aeabi_dcmple>:
 8000930:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000934:	f7ff ffe0 	bl	80008f8 <__aeabi_cdcmpeq>
 8000938:	bf94      	ite	ls
 800093a:	2001      	movls	r0, #1
 800093c:	2000      	movhi	r0, #0
 800093e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000942:	bf00      	nop

08000944 <__aeabi_dcmpge>:
 8000944:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000948:	f7ff ffce 	bl	80008e8 <__aeabi_cdrcmple>
 800094c:	bf94      	ite	ls
 800094e:	2001      	movls	r0, #1
 8000950:	2000      	movhi	r0, #0
 8000952:	f85d fb08 	ldr.w	pc, [sp], #8
 8000956:	bf00      	nop

08000958 <__aeabi_dcmpgt>:
 8000958:	f84d ed08 	str.w	lr, [sp, #-8]!
 800095c:	f7ff ffc4 	bl	80008e8 <__aeabi_cdrcmple>
 8000960:	bf34      	ite	cc
 8000962:	2001      	movcc	r0, #1
 8000964:	2000      	movcs	r0, #0
 8000966:	f85d fb08 	ldr.w	pc, [sp], #8
 800096a:	bf00      	nop

0800096c <__aeabi_d2iz>:
 800096c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000970:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000974:	d215      	bcs.n	80009a2 <__aeabi_d2iz+0x36>
 8000976:	d511      	bpl.n	800099c <__aeabi_d2iz+0x30>
 8000978:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800097c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000980:	d912      	bls.n	80009a8 <__aeabi_d2iz+0x3c>
 8000982:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000986:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800098a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800098e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000992:	fa23 f002 	lsr.w	r0, r3, r2
 8000996:	bf18      	it	ne
 8000998:	4240      	negne	r0, r0
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d105      	bne.n	80009b4 <__aeabi_d2iz+0x48>
 80009a8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009ac:	bf08      	it	eq
 80009ae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009b2:	4770      	bx	lr
 80009b4:	f04f 0000 	mov.w	r0, #0
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop

080009bc <__aeabi_d2uiz>:
 80009bc:	004a      	lsls	r2, r1, #1
 80009be:	d211      	bcs.n	80009e4 <__aeabi_d2uiz+0x28>
 80009c0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009c4:	d211      	bcs.n	80009ea <__aeabi_d2uiz+0x2e>
 80009c6:	d50d      	bpl.n	80009e4 <__aeabi_d2uiz+0x28>
 80009c8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009cc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009d0:	d40e      	bmi.n	80009f0 <__aeabi_d2uiz+0x34>
 80009d2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009da:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009de:	fa23 f002 	lsr.w	r0, r3, r2
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ee:	d102      	bne.n	80009f6 <__aeabi_d2uiz+0x3a>
 80009f0:	f04f 30ff 	mov.w	r0, #4294967295
 80009f4:	4770      	bx	lr
 80009f6:	f04f 0000 	mov.w	r0, #0
 80009fa:	4770      	bx	lr

080009fc <__aeabi_d2f>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a04:	bf24      	itt	cs
 8000a06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a0e:	d90d      	bls.n	8000a2c <__aeabi_d2f+0x30>
 8000a10:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a1c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a24:	bf08      	it	eq
 8000a26:	f020 0001 	biceq.w	r0, r0, #1
 8000a2a:	4770      	bx	lr
 8000a2c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a30:	d121      	bne.n	8000a76 <__aeabi_d2f+0x7a>
 8000a32:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a36:	bfbc      	itt	lt
 8000a38:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	4770      	bxlt	lr
 8000a3e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a46:	f1c2 0218 	rsb	r2, r2, #24
 8000a4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a52:	fa20 f002 	lsr.w	r0, r0, r2
 8000a56:	bf18      	it	ne
 8000a58:	f040 0001 	orrne.w	r0, r0, #1
 8000a5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a68:	ea40 000c 	orr.w	r0, r0, ip
 8000a6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a74:	e7cc      	b.n	8000a10 <__aeabi_d2f+0x14>
 8000a76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a7a:	d107      	bne.n	8000a8c <__aeabi_d2f+0x90>
 8000a7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a80:	bf1e      	ittt	ne
 8000a82:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a86:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a8a:	4770      	bxne	lr
 8000a8c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	; 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b96e 	b.w	8000fac <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	468c      	mov	ip, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f040 8083 	bne.w	8000dfe <__udivmoddi4+0x116>
 8000cf8:	428a      	cmp	r2, r1
 8000cfa:	4617      	mov	r7, r2
 8000cfc:	d947      	bls.n	8000d8e <__udivmoddi4+0xa6>
 8000cfe:	fab2 f282 	clz	r2, r2
 8000d02:	b142      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d04:	f1c2 0020 	rsb	r0, r2, #32
 8000d08:	fa24 f000 	lsr.w	r0, r4, r0
 8000d0c:	4091      	lsls	r1, r2
 8000d0e:	4097      	lsls	r7, r2
 8000d10:	ea40 0c01 	orr.w	ip, r0, r1
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000d20:	fa1f fe87 	uxth.w	lr, r7
 8000d24:	fb08 c116 	mls	r1, r8, r6, ip
 8000d28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18fb      	adds	r3, r7, r3
 8000d36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d3a:	f080 8119 	bcs.w	8000f70 <__udivmoddi4+0x288>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8116 	bls.w	8000f70 <__udivmoddi4+0x288>
 8000d44:	3e02      	subs	r6, #2
 8000d46:	443b      	add	r3, r7
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d50:	fb08 3310 	mls	r3, r8, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	193c      	adds	r4, r7, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8105 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d6a:	45a6      	cmp	lr, r4
 8000d6c:	f240 8102 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d70:	3802      	subs	r0, #2
 8000d72:	443c      	add	r4, r7
 8000d74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	b11d      	cbz	r5, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c5 4300 	strd	r4, r3, [r5]
 8000d88:	4631      	mov	r1, r6
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	b902      	cbnz	r2, 8000d92 <__udivmoddi4+0xaa>
 8000d90:	deff      	udf	#255	; 0xff
 8000d92:	fab2 f282 	clz	r2, r2
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	d150      	bne.n	8000e3c <__udivmoddi4+0x154>
 8000d9a:	1bcb      	subs	r3, r1, r7
 8000d9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da0:	fa1f f887 	uxth.w	r8, r7
 8000da4:	2601      	movs	r6, #1
 8000da6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000daa:	0c21      	lsrs	r1, r4, #16
 8000dac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000db0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000db4:	fb08 f30c 	mul.w	r3, r8, ip
 8000db8:	428b      	cmp	r3, r1
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000dbc:	1879      	adds	r1, r7, r1
 8000dbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0xe2>
 8000dc4:	428b      	cmp	r3, r1
 8000dc6:	f200 80e9 	bhi.w	8000f9c <__udivmoddi4+0x2b4>
 8000dca:	4684      	mov	ip, r0
 8000dcc:	1ac9      	subs	r1, r1, r3
 8000dce:	b2a3      	uxth	r3, r4
 8000dd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ddc:	fb08 f800 	mul.w	r8, r8, r0
 8000de0:	45a0      	cmp	r8, r4
 8000de2:	d907      	bls.n	8000df4 <__udivmoddi4+0x10c>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x10a>
 8000dec:	45a0      	cmp	r8, r4
 8000dee:	f200 80d9 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000df2:	4618      	mov	r0, r3
 8000df4:	eba4 0408 	sub.w	r4, r4, r8
 8000df8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dfc:	e7bf      	b.n	8000d7e <__udivmoddi4+0x96>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0x12e>
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	f000 80b1 	beq.w	8000f6a <__udivmoddi4+0x282>
 8000e08:	2600      	movs	r6, #0
 8000e0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e0e:	4630      	mov	r0, r6
 8000e10:	4631      	mov	r1, r6
 8000e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e16:	fab3 f683 	clz	r6, r3
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	d14a      	bne.n	8000eb4 <__udivmoddi4+0x1cc>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d302      	bcc.n	8000e28 <__udivmoddi4+0x140>
 8000e22:	4282      	cmp	r2, r0
 8000e24:	f200 80b8 	bhi.w	8000f98 <__udivmoddi4+0x2b0>
 8000e28:	1a84      	subs	r4, r0, r2
 8000e2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e2e:	2001      	movs	r0, #1
 8000e30:	468c      	mov	ip, r1
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	d0a8      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000e36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e3a:	e7a5      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000e3c:	f1c2 0320 	rsb	r3, r2, #32
 8000e40:	fa20 f603 	lsr.w	r6, r0, r3
 8000e44:	4097      	lsls	r7, r2
 8000e46:	fa01 f002 	lsl.w	r0, r1, r2
 8000e4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e4e:	40d9      	lsrs	r1, r3
 8000e50:	4330      	orrs	r0, r6
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e58:	fa1f f887 	uxth.w	r8, r7
 8000e5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e64:	fb06 f108 	mul.w	r1, r6, r8
 8000e68:	4299      	cmp	r1, r3
 8000e6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e6e:	d909      	bls.n	8000e84 <__udivmoddi4+0x19c>
 8000e70:	18fb      	adds	r3, r7, r3
 8000e72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e76:	f080 808d 	bcs.w	8000f94 <__udivmoddi4+0x2ac>
 8000e7a:	4299      	cmp	r1, r3
 8000e7c:	f240 808a 	bls.w	8000f94 <__udivmoddi4+0x2ac>
 8000e80:	3e02      	subs	r6, #2
 8000e82:	443b      	add	r3, r7
 8000e84:	1a5b      	subs	r3, r3, r1
 8000e86:	b281      	uxth	r1, r0
 8000e88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e94:	fb00 f308 	mul.w	r3, r0, r8
 8000e98:	428b      	cmp	r3, r1
 8000e9a:	d907      	bls.n	8000eac <__udivmoddi4+0x1c4>
 8000e9c:	1879      	adds	r1, r7, r1
 8000e9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ea2:	d273      	bcs.n	8000f8c <__udivmoddi4+0x2a4>
 8000ea4:	428b      	cmp	r3, r1
 8000ea6:	d971      	bls.n	8000f8c <__udivmoddi4+0x2a4>
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	4439      	add	r1, r7
 8000eac:	1acb      	subs	r3, r1, r3
 8000eae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eb2:	e778      	b.n	8000da6 <__udivmoddi4+0xbe>
 8000eb4:	f1c6 0c20 	rsb	ip, r6, #32
 8000eb8:	fa03 f406 	lsl.w	r4, r3, r6
 8000ebc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ec0:	431c      	orrs	r4, r3
 8000ec2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ec6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000ece:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ed2:	431f      	orrs	r7, r3
 8000ed4:	0c3b      	lsrs	r3, r7, #16
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fa1f f884 	uxth.w	r8, r4
 8000ede:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ee2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ee6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eea:	458a      	cmp	sl, r1
 8000eec:	fa02 f206 	lsl.w	r2, r2, r6
 8000ef0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x220>
 8000ef6:	1861      	adds	r1, r4, r1
 8000ef8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000efc:	d248      	bcs.n	8000f90 <__udivmoddi4+0x2a8>
 8000efe:	458a      	cmp	sl, r1
 8000f00:	d946      	bls.n	8000f90 <__udivmoddi4+0x2a8>
 8000f02:	f1a9 0902 	sub.w	r9, r9, #2
 8000f06:	4421      	add	r1, r4
 8000f08:	eba1 010a 	sub.w	r1, r1, sl
 8000f0c:	b2bf      	uxth	r7, r7
 8000f0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f1a:	fb00 f808 	mul.w	r8, r0, r8
 8000f1e:	45b8      	cmp	r8, r7
 8000f20:	d907      	bls.n	8000f32 <__udivmoddi4+0x24a>
 8000f22:	19e7      	adds	r7, r4, r7
 8000f24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f28:	d22e      	bcs.n	8000f88 <__udivmoddi4+0x2a0>
 8000f2a:	45b8      	cmp	r8, r7
 8000f2c:	d92c      	bls.n	8000f88 <__udivmoddi4+0x2a0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	4427      	add	r7, r4
 8000f32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f36:	eba7 0708 	sub.w	r7, r7, r8
 8000f3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f3e:	454f      	cmp	r7, r9
 8000f40:	46c6      	mov	lr, r8
 8000f42:	4649      	mov	r1, r9
 8000f44:	d31a      	bcc.n	8000f7c <__udivmoddi4+0x294>
 8000f46:	d017      	beq.n	8000f78 <__udivmoddi4+0x290>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x27a>
 8000f4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f56:	40f2      	lsrs	r2, r6
 8000f58:	ea4c 0202 	orr.w	r2, ip, r2
 8000f5c:	40f7      	lsrs	r7, r6
 8000f5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f62:	2600      	movs	r6, #0
 8000f64:	4631      	mov	r1, r6
 8000f66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f6a:	462e      	mov	r6, r5
 8000f6c:	4628      	mov	r0, r5
 8000f6e:	e70b      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f70:	4606      	mov	r6, r0
 8000f72:	e6e9      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f74:	4618      	mov	r0, r3
 8000f76:	e6fd      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f78:	4543      	cmp	r3, r8
 8000f7a:	d2e5      	bcs.n	8000f48 <__udivmoddi4+0x260>
 8000f7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f80:	eb69 0104 	sbc.w	r1, r9, r4
 8000f84:	3801      	subs	r0, #1
 8000f86:	e7df      	b.n	8000f48 <__udivmoddi4+0x260>
 8000f88:	4608      	mov	r0, r1
 8000f8a:	e7d2      	b.n	8000f32 <__udivmoddi4+0x24a>
 8000f8c:	4660      	mov	r0, ip
 8000f8e:	e78d      	b.n	8000eac <__udivmoddi4+0x1c4>
 8000f90:	4681      	mov	r9, r0
 8000f92:	e7b9      	b.n	8000f08 <__udivmoddi4+0x220>
 8000f94:	4666      	mov	r6, ip
 8000f96:	e775      	b.n	8000e84 <__udivmoddi4+0x19c>
 8000f98:	4630      	mov	r0, r6
 8000f9a:	e74a      	b.n	8000e32 <__udivmoddi4+0x14a>
 8000f9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa0:	4439      	add	r1, r7
 8000fa2:	e713      	b.n	8000dcc <__udivmoddi4+0xe4>
 8000fa4:	3802      	subs	r0, #2
 8000fa6:	443c      	add	r4, r7
 8000fa8:	e724      	b.n	8000df4 <__udivmoddi4+0x10c>
 8000faa:	bf00      	nop

08000fac <__aeabi_idiv0>:
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop

08000fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000fb4:	b098      	sub	sp, #96	; 0x60
 8000fb6:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb8:	f002 fbd2 	bl	8003760 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fbc:	f001 fe40 	bl	8002c40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc0:	f002 f810 	bl	8002fe4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fc4:	f001 ffee 	bl	8002fa4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000fc8:	f001 ffc2 	bl	8002f50 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000fcc:	f001 fea0 	bl	8002d10 <MX_ADC1_Init>
  MX_SPI3_Init();
 8000fd0:	f001 ff16 	bl	8002e00 <MX_SPI3_Init>
  MX_TIM3_Init();
 8000fd4:	f001 ff4c 	bl	8002e70 <MX_TIM3_Init>
  MX_TIM11_Init();
 8000fd8:	f001 ff96 	bl	8002f08 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim3);
 8000fdc:	4882      	ldr	r0, [pc, #520]	; (80011e8 <main+0x238>)
 8000fde:	f005 fa53 	bl	8006488 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim11);
 8000fe2:	4882      	ldr	r0, [pc, #520]	; (80011ec <main+0x23c>)
 8000fe4:	f005 faaa 	bl	800653c <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &ADCin, 1);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	4981      	ldr	r1, [pc, #516]	; (80011f0 <main+0x240>)
 8000fec:	4881      	ldr	r0, [pc, #516]	; (80011f4 <main+0x244>)
 8000fee:	f002 fdad 	bl	8003b4c <HAL_ADC_Start_DMA>

	HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_RESET);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ff8:	487f      	ldr	r0, [pc, #508]	; (80011f8 <main+0x248>)
 8000ffa:	f004 f9c3 	bl	8005384 <HAL_GPIO_WritePin>
int	State = selectWave;
 8000ffe:	2300      	movs	r3, #0
 8001000:	657b      	str	r3, [r7, #84]	; 0x54

	{ // for local parameter --> more memories
		char temp[] = "Turn on mini-function generator and osciloscope \r\n";
 8001002:	4b7e      	ldr	r3, [pc, #504]	; (80011fc <main+0x24c>)
 8001004:	f107 041c 	add.w	r4, r7, #28
 8001008:	461d      	mov	r5, r3
 800100a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800100c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800100e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001010:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001012:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001014:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001016:	682b      	ldr	r3, [r5, #0]
 8001018:	461a      	mov	r2, r3
 800101a:	8022      	strh	r2, [r4, #0]
 800101c:	3402      	adds	r4, #2
 800101e:	0c1b      	lsrs	r3, r3, #16
 8001020:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*) temp, strlen(temp), 100);
 8001022:	f107 031c 	add.w	r3, r7, #28
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff f8da 	bl	80001e0 <strlen>
 800102c:	4603      	mov	r3, r0
 800102e:	b29a      	uxth	r2, r3
 8001030:	f107 011c 	add.w	r1, r7, #28
 8001034:	2364      	movs	r3, #100	; 0x64
 8001036:	4872      	ldr	r0, [pc, #456]	; (8001200 <main+0x250>)
 8001038:	f005 febf 	bl	8006dba <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
// Communication part -------------------------------------------------------------------------------------
		HAL_UART_Receive_IT(&huart2, (uint8_t*) RxDataBuffer, 32);
 800103c:	2220      	movs	r2, #32
 800103e:	4971      	ldr	r1, [pc, #452]	; (8001204 <main+0x254>)
 8001040:	486f      	ldr	r0, [pc, #444]	; (8001200 <main+0x250>)
 8001042:	f005 ff91 	bl	8006f68 <HAL_UART_Receive_IT>
		int16_t inputchar = UARTRecieveIT();
 8001046:	f002 f8a9 	bl	800319c <UARTRecieveIT>
 800104a:	4603      	mov	r3, r0
 800104c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		if (inputchar != -1) {
 8001050:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8001054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001058:	d011      	beq.n	800107e <main+0xce>

			sprintf(TxDataBuffer, "ReceivedChar:[%c]\r\n", inputchar);
 800105a:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800105e:	461a      	mov	r2, r3
 8001060:	4969      	ldr	r1, [pc, #420]	; (8001208 <main+0x258>)
 8001062:	486a      	ldr	r0, [pc, #424]	; (800120c <main+0x25c>)
 8001064:	f007 fd70 	bl	8008b48 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 1000);
 8001068:	4868      	ldr	r0, [pc, #416]	; (800120c <main+0x25c>)
 800106a:	f7ff f8b9 	bl	80001e0 <strlen>
 800106e:	4603      	mov	r3, r0
 8001070:	b29a      	uxth	r2, r3
 8001072:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001076:	4965      	ldr	r1, [pc, #404]	; (800120c <main+0x25c>)
 8001078:	4861      	ldr	r0, [pc, #388]	; (8001200 <main+0x250>)
 800107a:	f005 fe9e 	bl	8006dba <HAL_UART_Transmit>
 800107e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001080:	2b23      	cmp	r3, #35	; 0x23
 8001082:	d8db      	bhi.n	800103c <main+0x8c>
 8001084:	a201      	add	r2, pc, #4	; (adr r2, 800108c <main+0xdc>)
 8001086:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800108a:	bf00      	nop
 800108c:	0800111d 	.word	0x0800111d
 8001090:	0800103d 	.word	0x0800103d
 8001094:	0800103d 	.word	0x0800103d
 8001098:	0800103d 	.word	0x0800103d
 800109c:	0800103d 	.word	0x0800103d
 80010a0:	0800103d 	.word	0x0800103d
 80010a4:	0800103d 	.word	0x0800103d
 80010a8:	0800103d 	.word	0x0800103d
 80010ac:	0800103d 	.word	0x0800103d
 80010b0:	0800115d 	.word	0x0800115d
 80010b4:	0800122d 	.word	0x0800122d
 80010b8:	0800103d 	.word	0x0800103d
 80010bc:	0800103d 	.word	0x0800103d
 80010c0:	0800103d 	.word	0x0800103d
 80010c4:	0800103d 	.word	0x0800103d
 80010c8:	080014c1 	.word	0x080014c1
 80010cc:	0800103d 	.word	0x0800103d
 80010d0:	0800103d 	.word	0x0800103d
 80010d4:	0800103d 	.word	0x0800103d
 80010d8:	0800103d 	.word	0x0800103d
 80010dc:	08001b59 	.word	0x08001b59
 80010e0:	0800103d 	.word	0x0800103d
 80010e4:	0800103d 	.word	0x0800103d
 80010e8:	0800103d 	.word	0x0800103d
 80010ec:	0800103d 	.word	0x0800103d
 80010f0:	08001cc5 	.word	0x08001cc5
 80010f4:	0800103d 	.word	0x0800103d
 80010f8:	0800103d 	.word	0x0800103d
 80010fc:	0800103d 	.word	0x0800103d
 8001100:	0800103d 	.word	0x0800103d
 8001104:	08002235 	.word	0x08002235
 8001108:	0800103d 	.word	0x0800103d
 800110c:	0800103d 	.word	0x0800103d
 8001110:	0800103d 	.word	0x0800103d
 8001114:	0800103d 	.word	0x0800103d
 8001118:	08002365 	.word	0x08002365
		}// for check by looking at monitor
// GUI part -----------------------------------------------------------------------------------------------
		switch(State){
			case(selectWave):
				sprintf(TxDataBuffer, "----Please select wave form----\n\r");
 800111c:	493c      	ldr	r1, [pc, #240]	; (8001210 <main+0x260>)
 800111e:	483b      	ldr	r0, [pc, #236]	; (800120c <main+0x25c>)
 8001120:	f007 fd12 	bl	8008b48 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001124:	4839      	ldr	r0, [pc, #228]	; (800120c <main+0x25c>)
 8001126:	f7ff f85b 	bl	80001e0 <strlen>
 800112a:	4603      	mov	r3, r0
 800112c:	b29a      	uxth	r2, r3
 800112e:	2364      	movs	r3, #100	; 0x64
 8001130:	4936      	ldr	r1, [pc, #216]	; (800120c <main+0x25c>)
 8001132:	4833      	ldr	r0, [pc, #204]	; (8001200 <main+0x250>)
 8001134:	f005 fe41 	bl	8006dba <HAL_UART_Transmit>
				sprintf(TxDataBuffer, "[1]:Sawtooth     [2]:Sine     [3]:Square \n\n\r");
 8001138:	4936      	ldr	r1, [pc, #216]	; (8001214 <main+0x264>)
 800113a:	4834      	ldr	r0, [pc, #208]	; (800120c <main+0x25c>)
 800113c:	f007 fd04 	bl	8008b48 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001140:	4832      	ldr	r0, [pc, #200]	; (800120c <main+0x25c>)
 8001142:	f7ff f84d 	bl	80001e0 <strlen>
 8001146:	4603      	mov	r3, r0
 8001148:	b29a      	uxth	r2, r3
 800114a:	2364      	movs	r3, #100	; 0x64
 800114c:	492f      	ldr	r1, [pc, #188]	; (800120c <main+0x25c>)
 800114e:	482c      	ldr	r0, [pc, #176]	; (8001200 <main+0x250>)
 8001150:	f005 fe33 	bl	8006dba <HAL_UART_Transmit>
				State = WaitSelect;
 8001154:	2309      	movs	r3, #9
 8001156:	657b      	str	r3, [r7, #84]	; 0x54
				break;
 8001158:	f001 bd60 	b.w	8002c1c <main+0x1c6c>
			case(WaitSelect):
					dataOut = 0;
 800115c:	4b2e      	ldr	r3, [pc, #184]	; (8001218 <main+0x268>)
 800115e:	2200      	movs	r2, #0
 8001160:	801a      	strh	r2, [r3, #0]
				if (hspi3.State == HAL_SPI_STATE_READY && HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin)== GPIO_PIN_SET)
 8001162:	4b2e      	ldr	r3, [pc, #184]	; (800121c <main+0x26c>)
 8001164:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001168:	b2db      	uxtb	r3, r3
 800116a:	2b01      	cmp	r3, #1
 800116c:	d10f      	bne.n	800118e <main+0x1de>
 800116e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001172:	482b      	ldr	r0, [pc, #172]	; (8001220 <main+0x270>)
 8001174:	f004 f8ee 	bl	8005354 <HAL_GPIO_ReadPin>
 8001178:	4603      	mov	r3, r0
 800117a:	2b01      	cmp	r3, #1
 800117c:	d107      	bne.n	800118e <main+0x1de>
					{
						MCP4922SetOutput(DACConfig, dataOut);
 800117e:	4b29      	ldr	r3, [pc, #164]	; (8001224 <main+0x274>)
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	4a25      	ldr	r2, [pc, #148]	; (8001218 <main+0x268>)
 8001184:	8812      	ldrh	r2, [r2, #0]
 8001186:	4611      	mov	r1, r2
 8001188:	4618      	mov	r0, r3
 800118a:	f001 ffcb 	bl	8003124 <MCP4922SetOutput>
					}
				switch(inputchar){
 800118e:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8001192:	2b33      	cmp	r3, #51	; 0x33
 8001194:	d010      	beq.n	80011b8 <main+0x208>
 8001196:	2b33      	cmp	r3, #51	; 0x33
 8001198:	dc11      	bgt.n	80011be <main+0x20e>
 800119a:	2b32      	cmp	r3, #50	; 0x32
 800119c:	d009      	beq.n	80011b2 <main+0x202>
 800119e:	2b32      	cmp	r3, #50	; 0x32
 80011a0:	dc0d      	bgt.n	80011be <main+0x20e>
 80011a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a6:	d01b      	beq.n	80011e0 <main+0x230>
 80011a8:	2b31      	cmp	r3, #49	; 0x31
 80011aa:	d108      	bne.n	80011be <main+0x20e>
					case -1:
						break;
					case '1':
						State = WaveSawtooth;
 80011ac:	230a      	movs	r3, #10
 80011ae:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80011b0:	e017      	b.n	80011e2 <main+0x232>
					case '2':
						State = WaveSine;
 80011b2:	2314      	movs	r3, #20
 80011b4:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80011b6:	e014      	b.n	80011e2 <main+0x232>
					case '3':
						State = WaveSquare;
 80011b8:	231e      	movs	r3, #30
 80011ba:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80011bc:	e011      	b.n	80011e2 <main+0x232>
					default:
						sprintf(TxDataBuffer, "press only [1] ,[2] or [3] \n\n\r");
 80011be:	491a      	ldr	r1, [pc, #104]	; (8001228 <main+0x278>)
 80011c0:	4812      	ldr	r0, [pc, #72]	; (800120c <main+0x25c>)
 80011c2:	f007 fcc1 	bl	8008b48 <siprintf>
						HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 80011c6:	4811      	ldr	r0, [pc, #68]	; (800120c <main+0x25c>)
 80011c8:	f7ff f80a 	bl	80001e0 <strlen>
 80011cc:	4603      	mov	r3, r0
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	2364      	movs	r3, #100	; 0x64
 80011d2:	490e      	ldr	r1, [pc, #56]	; (800120c <main+0x25c>)
 80011d4:	480a      	ldr	r0, [pc, #40]	; (8001200 <main+0x250>)
 80011d6:	f005 fdf0 	bl	8006dba <HAL_UART_Transmit>
						State = WaitSelect;
 80011da:	2309      	movs	r3, #9
 80011dc:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80011de:	e000      	b.n	80011e2 <main+0x232>
						break;
 80011e0:	bf00      	nop
					}
				break;
 80011e2:	f001 bd1b 	b.w	8002c1c <main+0x1c6c>
 80011e6:	bf00      	nop
 80011e8:	2000012c 	.word	0x2000012c
 80011ec:	20000214 	.word	0x20000214
 80011f0:	20000108 	.word	0x20000108
 80011f4:	200001cc 	.word	0x200001cc
 80011f8:	40020000 	.word	0x40020000
 80011fc:	08009724 	.word	0x08009724
 8001200:	200002bc 	.word	0x200002bc
 8001204:	200000e8 	.word	0x200000e8
 8001208:	080093c0 	.word	0x080093c0
 800120c:	200000c8 	.word	0x200000c8
 8001210:	080093d4 	.word	0x080093d4
 8001214:	080093f8 	.word	0x080093f8
 8001218:	20000118 	.word	0x20000118
 800121c:	20000174 	.word	0x20000174
 8001220:	40020400 	.word	0x40020400
 8001224:	20000020 	.word	0x20000020
 8001228:	08009428 	.word	0x08009428
// Sawtooth wave ---------------------------------------------------------------------------------------
			case(WaveSawtooth):
				if(WaveSawIsUp == 1){
 800122c:	4b95      	ldr	r3, [pc, #596]	; (8001484 <main+0x4d4>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b01      	cmp	r3, #1
 8001232:	f040 808c 	bne.w	800134e <main+0x39e>
					sprintf(TxDataBuffer, "Wave form: Sawtooth\n\r");
 8001236:	4994      	ldr	r1, [pc, #592]	; (8001488 <main+0x4d8>)
 8001238:	4894      	ldr	r0, [pc, #592]	; (800148c <main+0x4dc>)
 800123a:	f007 fc85 	bl	8008b48 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 800123e:	4893      	ldr	r0, [pc, #588]	; (800148c <main+0x4dc>)
 8001240:	f7fe ffce 	bl	80001e0 <strlen>
 8001244:	4603      	mov	r3, r0
 8001246:	b29a      	uxth	r2, r3
 8001248:	2364      	movs	r3, #100	; 0x64
 800124a:	4990      	ldr	r1, [pc, #576]	; (800148c <main+0x4dc>)
 800124c:	4890      	ldr	r0, [pc, #576]	; (8001490 <main+0x4e0>)
 800124e:	f005 fdb4 	bl	8006dba <HAL_UART_Transmit>
					sprintf(TxDataBuffer, "[-a.s] V_high: %d.%d V [+q.w]		[-d.f] V_low: %d.%d V [+e.r]\n\r",WaveVhigh[0]/10 ,WaveVhigh[0]%10 ,WaveVlow[0]/10 ,WaveVlow[0]%10);
 8001252:	4b90      	ldr	r3, [pc, #576]	; (8001494 <main+0x4e4>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a90      	ldr	r2, [pc, #576]	; (8001498 <main+0x4e8>)
 8001258:	fb82 1203 	smull	r1, r2, r2, r3
 800125c:	1092      	asrs	r2, r2, #2
 800125e:	17db      	asrs	r3, r3, #31
 8001260:	1ad5      	subs	r5, r2, r3
 8001262:	4b8c      	ldr	r3, [pc, #560]	; (8001494 <main+0x4e4>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	4b8c      	ldr	r3, [pc, #560]	; (8001498 <main+0x4e8>)
 8001268:	fb83 1302 	smull	r1, r3, r3, r2
 800126c:	1099      	asrs	r1, r3, #2
 800126e:	17d3      	asrs	r3, r2, #31
 8001270:	1ac8      	subs	r0, r1, r3
 8001272:	4603      	mov	r3, r0
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	4403      	add	r3, r0
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	1ad0      	subs	r0, r2, r3
 800127c:	4b87      	ldr	r3, [pc, #540]	; (800149c <main+0x4ec>)
 800127e:	6819      	ldr	r1, [r3, #0]
 8001280:	4b85      	ldr	r3, [pc, #532]	; (8001498 <main+0x4e8>)
 8001282:	fb83 2301 	smull	r2, r3, r3, r1
 8001286:	109a      	asrs	r2, r3, #2
 8001288:	17cb      	asrs	r3, r1, #31
 800128a:	1ad4      	subs	r4, r2, r3
 800128c:	4b83      	ldr	r3, [pc, #524]	; (800149c <main+0x4ec>)
 800128e:	6819      	ldr	r1, [r3, #0]
 8001290:	4b81      	ldr	r3, [pc, #516]	; (8001498 <main+0x4e8>)
 8001292:	fb83 2301 	smull	r2, r3, r3, r1
 8001296:	109a      	asrs	r2, r3, #2
 8001298:	17cb      	asrs	r3, r1, #31
 800129a:	1ad2      	subs	r2, r2, r3
 800129c:	4613      	mov	r3, r2
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	4413      	add	r3, r2
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	1aca      	subs	r2, r1, r3
 80012a6:	9201      	str	r2, [sp, #4]
 80012a8:	9400      	str	r4, [sp, #0]
 80012aa:	4603      	mov	r3, r0
 80012ac:	462a      	mov	r2, r5
 80012ae:	497c      	ldr	r1, [pc, #496]	; (80014a0 <main+0x4f0>)
 80012b0:	4876      	ldr	r0, [pc, #472]	; (800148c <main+0x4dc>)
 80012b2:	f007 fc49 	bl	8008b48 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 1000);
 80012b6:	4875      	ldr	r0, [pc, #468]	; (800148c <main+0x4dc>)
 80012b8:	f7fe ff92 	bl	80001e0 <strlen>
 80012bc:	4603      	mov	r3, r0
 80012be:	b29a      	uxth	r2, r3
 80012c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012c4:	4971      	ldr	r1, [pc, #452]	; (800148c <main+0x4dc>)
 80012c6:	4872      	ldr	r0, [pc, #456]	; (8001490 <main+0x4e0>)
 80012c8:	f005 fd77 	bl	8006dba <HAL_UART_Transmit>
					sprintf(TxDataBuffer, "[-g.h] Frequency: %d.%d Hz [+t.y]	[z] type: Up sawtooth\n\r",WaveFreq[0]/10 ,WaveFreq[0]%10);
 80012cc:	4b75      	ldr	r3, [pc, #468]	; (80014a4 <main+0x4f4>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a71      	ldr	r2, [pc, #452]	; (8001498 <main+0x4e8>)
 80012d2:	fb82 1203 	smull	r1, r2, r2, r3
 80012d6:	1092      	asrs	r2, r2, #2
 80012d8:	17db      	asrs	r3, r3, #31
 80012da:	1ad0      	subs	r0, r2, r3
 80012dc:	4b71      	ldr	r3, [pc, #452]	; (80014a4 <main+0x4f4>)
 80012de:	6819      	ldr	r1, [r3, #0]
 80012e0:	4b6d      	ldr	r3, [pc, #436]	; (8001498 <main+0x4e8>)
 80012e2:	fb83 2301 	smull	r2, r3, r3, r1
 80012e6:	109a      	asrs	r2, r3, #2
 80012e8:	17cb      	asrs	r3, r1, #31
 80012ea:	1ad2      	subs	r2, r2, r3
 80012ec:	4613      	mov	r3, r2
 80012ee:	009b      	lsls	r3, r3, #2
 80012f0:	4413      	add	r3, r2
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	1aca      	subs	r2, r1, r3
 80012f6:	4613      	mov	r3, r2
 80012f8:	4602      	mov	r2, r0
 80012fa:	496b      	ldr	r1, [pc, #428]	; (80014a8 <main+0x4f8>)
 80012fc:	4863      	ldr	r0, [pc, #396]	; (800148c <main+0x4dc>)
 80012fe:	f007 fc23 	bl	8008b48 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 1000);
 8001302:	4862      	ldr	r0, [pc, #392]	; (800148c <main+0x4dc>)
 8001304:	f7fe ff6c 	bl	80001e0 <strlen>
 8001308:	4603      	mov	r3, r0
 800130a:	b29a      	uxth	r2, r3
 800130c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001310:	495e      	ldr	r1, [pc, #376]	; (800148c <main+0x4dc>)
 8001312:	485f      	ldr	r0, [pc, #380]	; (8001490 <main+0x4e0>)
 8001314:	f005 fd51 	bl	8006dba <HAL_UART_Transmit>
					sprintf(TxDataBuffer, "[x] back to select wave from\n\n\r");
 8001318:	4964      	ldr	r1, [pc, #400]	; (80014ac <main+0x4fc>)
 800131a:	485c      	ldr	r0, [pc, #368]	; (800148c <main+0x4dc>)
 800131c:	f007 fc14 	bl	8008b48 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001320:	485a      	ldr	r0, [pc, #360]	; (800148c <main+0x4dc>)
 8001322:	f7fe ff5d 	bl	80001e0 <strlen>
 8001326:	4603      	mov	r3, r0
 8001328:	b29a      	uxth	r2, r3
 800132a:	2364      	movs	r3, #100	; 0x64
 800132c:	4957      	ldr	r1, [pc, #348]	; (800148c <main+0x4dc>)
 800132e:	4858      	ldr	r0, [pc, #352]	; (8001490 <main+0x4e0>)
 8001330:	f005 fd43 	bl	8006dba <HAL_UART_Transmit>
					dataOut = WaveVlow[1]*4096/33;
 8001334:	4b59      	ldr	r3, [pc, #356]	; (800149c <main+0x4ec>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	031b      	lsls	r3, r3, #12
 800133a:	4a5d      	ldr	r2, [pc, #372]	; (80014b0 <main+0x500>)
 800133c:	fb82 1203 	smull	r1, r2, r2, r3
 8001340:	10d2      	asrs	r2, r2, #3
 8001342:	17db      	asrs	r3, r3, #31
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	b29a      	uxth	r2, r3
 8001348:	4b5a      	ldr	r3, [pc, #360]	; (80014b4 <main+0x504>)
 800134a:	801a      	strh	r2, [r3, #0]
 800134c:	e08f      	b.n	800146e <main+0x4be>
				}
				else if(WaveSawIsUp == 0){
 800134e:	4b4d      	ldr	r3, [pc, #308]	; (8001484 <main+0x4d4>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	2b00      	cmp	r3, #0
 8001354:	f040 808b 	bne.w	800146e <main+0x4be>
					sprintf(TxDataBuffer, "Wave form: Sawtooth\n\r");
 8001358:	494b      	ldr	r1, [pc, #300]	; (8001488 <main+0x4d8>)
 800135a:	484c      	ldr	r0, [pc, #304]	; (800148c <main+0x4dc>)
 800135c:	f007 fbf4 	bl	8008b48 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001360:	484a      	ldr	r0, [pc, #296]	; (800148c <main+0x4dc>)
 8001362:	f7fe ff3d 	bl	80001e0 <strlen>
 8001366:	4603      	mov	r3, r0
 8001368:	b29a      	uxth	r2, r3
 800136a:	2364      	movs	r3, #100	; 0x64
 800136c:	4947      	ldr	r1, [pc, #284]	; (800148c <main+0x4dc>)
 800136e:	4848      	ldr	r0, [pc, #288]	; (8001490 <main+0x4e0>)
 8001370:	f005 fd23 	bl	8006dba <HAL_UART_Transmit>
					sprintf(TxDataBuffer, "[-a.s] V_high: %d.%d V [+q.w]		[-d.f] V_low: %d.%d V [+e.r]\n\r",WaveVhigh[0]/10 ,WaveVhigh[0]%10 ,WaveVlow[0]/10 ,WaveVlow[0]%10);
 8001374:	4b47      	ldr	r3, [pc, #284]	; (8001494 <main+0x4e4>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a47      	ldr	r2, [pc, #284]	; (8001498 <main+0x4e8>)
 800137a:	fb82 1203 	smull	r1, r2, r2, r3
 800137e:	1092      	asrs	r2, r2, #2
 8001380:	17db      	asrs	r3, r3, #31
 8001382:	1ad5      	subs	r5, r2, r3
 8001384:	4b43      	ldr	r3, [pc, #268]	; (8001494 <main+0x4e4>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b43      	ldr	r3, [pc, #268]	; (8001498 <main+0x4e8>)
 800138a:	fb83 1302 	smull	r1, r3, r3, r2
 800138e:	1099      	asrs	r1, r3, #2
 8001390:	17d3      	asrs	r3, r2, #31
 8001392:	1ac8      	subs	r0, r1, r3
 8001394:	4603      	mov	r3, r0
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	4403      	add	r3, r0
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	1ad0      	subs	r0, r2, r3
 800139e:	4b3f      	ldr	r3, [pc, #252]	; (800149c <main+0x4ec>)
 80013a0:	6819      	ldr	r1, [r3, #0]
 80013a2:	4b3d      	ldr	r3, [pc, #244]	; (8001498 <main+0x4e8>)
 80013a4:	fb83 2301 	smull	r2, r3, r3, r1
 80013a8:	109a      	asrs	r2, r3, #2
 80013aa:	17cb      	asrs	r3, r1, #31
 80013ac:	1ad4      	subs	r4, r2, r3
 80013ae:	4b3b      	ldr	r3, [pc, #236]	; (800149c <main+0x4ec>)
 80013b0:	6819      	ldr	r1, [r3, #0]
 80013b2:	4b39      	ldr	r3, [pc, #228]	; (8001498 <main+0x4e8>)
 80013b4:	fb83 2301 	smull	r2, r3, r3, r1
 80013b8:	109a      	asrs	r2, r3, #2
 80013ba:	17cb      	asrs	r3, r1, #31
 80013bc:	1ad2      	subs	r2, r2, r3
 80013be:	4613      	mov	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	4413      	add	r3, r2
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	1aca      	subs	r2, r1, r3
 80013c8:	9201      	str	r2, [sp, #4]
 80013ca:	9400      	str	r4, [sp, #0]
 80013cc:	4603      	mov	r3, r0
 80013ce:	462a      	mov	r2, r5
 80013d0:	4933      	ldr	r1, [pc, #204]	; (80014a0 <main+0x4f0>)
 80013d2:	482e      	ldr	r0, [pc, #184]	; (800148c <main+0x4dc>)
 80013d4:	f007 fbb8 	bl	8008b48 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 1000);
 80013d8:	482c      	ldr	r0, [pc, #176]	; (800148c <main+0x4dc>)
 80013da:	f7fe ff01 	bl	80001e0 <strlen>
 80013de:	4603      	mov	r3, r0
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013e6:	4929      	ldr	r1, [pc, #164]	; (800148c <main+0x4dc>)
 80013e8:	4829      	ldr	r0, [pc, #164]	; (8001490 <main+0x4e0>)
 80013ea:	f005 fce6 	bl	8006dba <HAL_UART_Transmit>
					sprintf(TxDataBuffer, "[-g.h] Frequency: %d.%d Hz [+t.y]	[z] type: Down sawtooth\n\r",WaveFreq[0]/10 ,WaveFreq[0]%10);
 80013ee:	4b2d      	ldr	r3, [pc, #180]	; (80014a4 <main+0x4f4>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a29      	ldr	r2, [pc, #164]	; (8001498 <main+0x4e8>)
 80013f4:	fb82 1203 	smull	r1, r2, r2, r3
 80013f8:	1092      	asrs	r2, r2, #2
 80013fa:	17db      	asrs	r3, r3, #31
 80013fc:	1ad0      	subs	r0, r2, r3
 80013fe:	4b29      	ldr	r3, [pc, #164]	; (80014a4 <main+0x4f4>)
 8001400:	6819      	ldr	r1, [r3, #0]
 8001402:	4b25      	ldr	r3, [pc, #148]	; (8001498 <main+0x4e8>)
 8001404:	fb83 2301 	smull	r2, r3, r3, r1
 8001408:	109a      	asrs	r2, r3, #2
 800140a:	17cb      	asrs	r3, r1, #31
 800140c:	1ad2      	subs	r2, r2, r3
 800140e:	4613      	mov	r3, r2
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	4413      	add	r3, r2
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	1aca      	subs	r2, r1, r3
 8001418:	4613      	mov	r3, r2
 800141a:	4602      	mov	r2, r0
 800141c:	4926      	ldr	r1, [pc, #152]	; (80014b8 <main+0x508>)
 800141e:	481b      	ldr	r0, [pc, #108]	; (800148c <main+0x4dc>)
 8001420:	f007 fb92 	bl	8008b48 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 1000);
 8001424:	4819      	ldr	r0, [pc, #100]	; (800148c <main+0x4dc>)
 8001426:	f7fe fedb 	bl	80001e0 <strlen>
 800142a:	4603      	mov	r3, r0
 800142c:	b29a      	uxth	r2, r3
 800142e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001432:	4916      	ldr	r1, [pc, #88]	; (800148c <main+0x4dc>)
 8001434:	4816      	ldr	r0, [pc, #88]	; (8001490 <main+0x4e0>)
 8001436:	f005 fcc0 	bl	8006dba <HAL_UART_Transmit>
					sprintf(TxDataBuffer, "[x] back to select wave from\n\n\r");
 800143a:	491c      	ldr	r1, [pc, #112]	; (80014ac <main+0x4fc>)
 800143c:	4813      	ldr	r0, [pc, #76]	; (800148c <main+0x4dc>)
 800143e:	f007 fb83 	bl	8008b48 <siprintf>
					HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001442:	4812      	ldr	r0, [pc, #72]	; (800148c <main+0x4dc>)
 8001444:	f7fe fecc 	bl	80001e0 <strlen>
 8001448:	4603      	mov	r3, r0
 800144a:	b29a      	uxth	r2, r3
 800144c:	2364      	movs	r3, #100	; 0x64
 800144e:	490f      	ldr	r1, [pc, #60]	; (800148c <main+0x4dc>)
 8001450:	480f      	ldr	r0, [pc, #60]	; (8001490 <main+0x4e0>)
 8001452:	f005 fcb2 	bl	8006dba <HAL_UART_Transmit>
					dataOut = WaveVhigh[1]*4096/33;
 8001456:	4b0f      	ldr	r3, [pc, #60]	; (8001494 <main+0x4e4>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	031b      	lsls	r3, r3, #12
 800145c:	4a14      	ldr	r2, [pc, #80]	; (80014b0 <main+0x500>)
 800145e:	fb82 1203 	smull	r1, r2, r2, r3
 8001462:	10d2      	asrs	r2, r2, #3
 8001464:	17db      	asrs	r3, r3, #31
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	b29a      	uxth	r2, r3
 800146a:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <main+0x504>)
 800146c:	801a      	strh	r2, [r3, #0]
				}
				WaveTimestamp = micros();
 800146e:	f001 ff03 	bl	8003278 <micros>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	4b11      	ldr	r3, [pc, #68]	; (80014bc <main+0x50c>)
 8001478:	601a      	str	r2, [r3, #0]
				State = WaitSawSelect;
 800147a:	230f      	movs	r3, #15
 800147c:	657b      	str	r3, [r7, #84]	; 0x54
				break;
 800147e:	f001 bbcd 	b.w	8002c1c <main+0x1c6c>
 8001482:	bf00      	nop
 8001484:	20000018 	.word	0x20000018
 8001488:	08009448 	.word	0x08009448
 800148c:	200000c8 	.word	0x200000c8
 8001490:	200002bc 	.word	0x200002bc
 8001494:	2000000c 	.word	0x2000000c
 8001498:	66666667 	.word	0x66666667
 800149c:	200000b4 	.word	0x200000b4
 80014a0:	08009460 	.word	0x08009460
 80014a4:	20000000 	.word	0x20000000
 80014a8:	080094a0 	.word	0x080094a0
 80014ac:	080094dc 	.word	0x080094dc
 80014b0:	3e0f83e1 	.word	0x3e0f83e1
 80014b4:	20000118 	.word	0x20000118
 80014b8:	080094fc 	.word	0x080094fc
 80014bc:	200000c4 	.word	0x200000c4
			case(WaitSawSelect):
				if(WaveSawIsUp == 1)
 80014c0:	4bb0      	ldr	r3, [pc, #704]	; (8001784 <main+0x7d4>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d173      	bne.n	80015b0 <main+0x600>
				{
					if (micros() - WaveTimestamp >= (1000000/(((WaveVhigh[0] - WaveVlow[0])*4096/(float)33)*(WaveFreq[0]/(float)10))))
 80014c8:	f001 fed6 	bl	8003278 <micros>
 80014cc:	4bae      	ldr	r3, [pc, #696]	; (8001788 <main+0x7d8>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	461a      	mov	r2, r3
 80014d2:	f04f 0300 	mov.w	r3, #0
 80014d6:	ebb0 0802 	subs.w	r8, r0, r2
 80014da:	eb61 0903 	sbc.w	r9, r1, r3
 80014de:	4640      	mov	r0, r8
 80014e0:	4649      	mov	r1, r9
 80014e2:	f7ff fba3 	bl	8000c2c <__aeabi_ul2f>
 80014e6:	ee05 0a90 	vmov	s11, r0
 80014ea:	4ba8      	ldr	r3, [pc, #672]	; (800178c <main+0x7dc>)
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	4ba8      	ldr	r3, [pc, #672]	; (8001790 <main+0x7e0>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	031b      	lsls	r3, r3, #12
 80014f6:	ee07 3a90 	vmov	s15, r3
 80014fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014fe:	eddf 6aa5 	vldr	s13, [pc, #660]	; 8001794 <main+0x7e4>
 8001502:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001506:	4ba4      	ldr	r3, [pc, #656]	; (8001798 <main+0x7e8>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	ee07 3a90 	vmov	s15, r3
 800150e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001512:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8001516:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800151a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800151e:	eddf 6a9f 	vldr	s13, [pc, #636]	; 800179c <main+0x7ec>
 8001522:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001526:	eef4 5ae7 	vcmpe.f32	s11, s15
 800152a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152e:	f2c0 80b0 	blt.w	8001692 <main+0x6e2>
					{
						WaveTimestamp = micros();
 8001532:	f001 fea1 	bl	8003278 <micros>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4b93      	ldr	r3, [pc, #588]	; (8001788 <main+0x7d8>)
 800153c:	601a      	str	r2, [r3, #0]
						if(dataOut >= WaveVhigh[0]*4096/33)
 800153e:	4b98      	ldr	r3, [pc, #608]	; (80017a0 <main+0x7f0>)
 8001540:	881b      	ldrh	r3, [r3, #0]
 8001542:	4619      	mov	r1, r3
 8001544:	4b91      	ldr	r3, [pc, #580]	; (800178c <main+0x7dc>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	031b      	lsls	r3, r3, #12
 800154a:	4a96      	ldr	r2, [pc, #600]	; (80017a4 <main+0x7f4>)
 800154c:	fb82 0203 	smull	r0, r2, r2, r3
 8001550:	10d2      	asrs	r2, r2, #3
 8001552:	17db      	asrs	r3, r3, #31
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	4299      	cmp	r1, r3
 8001558:	db0c      	blt.n	8001574 <main+0x5c4>
						{
							dataOut = WaveVlow[0]*4096/33;
 800155a:	4b8d      	ldr	r3, [pc, #564]	; (8001790 <main+0x7e0>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	031b      	lsls	r3, r3, #12
 8001560:	4a90      	ldr	r2, [pc, #576]	; (80017a4 <main+0x7f4>)
 8001562:	fb82 1203 	smull	r1, r2, r2, r3
 8001566:	10d2      	asrs	r2, r2, #3
 8001568:	17db      	asrs	r3, r3, #31
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	b29a      	uxth	r2, r3
 800156e:	4b8c      	ldr	r3, [pc, #560]	; (80017a0 <main+0x7f0>)
 8001570:	801a      	strh	r2, [r3, #0]
 8001572:	e005      	b.n	8001580 <main+0x5d0>
						}
						else{
							dataOut += 1;
 8001574:	4b8a      	ldr	r3, [pc, #552]	; (80017a0 <main+0x7f0>)
 8001576:	881b      	ldrh	r3, [r3, #0]
 8001578:	3301      	adds	r3, #1
 800157a:	b29a      	uxth	r2, r3
 800157c:	4b88      	ldr	r3, [pc, #544]	; (80017a0 <main+0x7f0>)
 800157e:	801a      	strh	r2, [r3, #0]
						}
						if (hspi3.State == HAL_SPI_STATE_READY && HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin) == GPIO_PIN_SET)
 8001580:	4b89      	ldr	r3, [pc, #548]	; (80017a8 <main+0x7f8>)
 8001582:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001586:	b2db      	uxtb	r3, r3
 8001588:	2b01      	cmp	r3, #1
 800158a:	f040 8082 	bne.w	8001692 <main+0x6e2>
 800158e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001592:	4886      	ldr	r0, [pc, #536]	; (80017ac <main+0x7fc>)
 8001594:	f003 fede 	bl	8005354 <HAL_GPIO_ReadPin>
 8001598:	4603      	mov	r3, r0
 800159a:	2b01      	cmp	r3, #1
 800159c:	d179      	bne.n	8001692 <main+0x6e2>
						{
							MCP4922SetOutput(DACConfig, dataOut);
 800159e:	4b84      	ldr	r3, [pc, #528]	; (80017b0 <main+0x800>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	4a7f      	ldr	r2, [pc, #508]	; (80017a0 <main+0x7f0>)
 80015a4:	8812      	ldrh	r2, [r2, #0]
 80015a6:	4611      	mov	r1, r2
 80015a8:	4618      	mov	r0, r3
 80015aa:	f001 fdbb 	bl	8003124 <MCP4922SetOutput>
 80015ae:	e070      	b.n	8001692 <main+0x6e2>
						}
					}
				}
				else
				{
					if (micros() - WaveTimestamp >= (1000000/(((WaveVhigh[0] - WaveVlow[0])*4096/(float)33)*(WaveFreq[0]/(float)10))))
 80015b0:	f001 fe62 	bl	8003278 <micros>
 80015b4:	4b74      	ldr	r3, [pc, #464]	; (8001788 <main+0x7d8>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	461a      	mov	r2, r3
 80015ba:	f04f 0300 	mov.w	r3, #0
 80015be:	ebb0 0a02 	subs.w	sl, r0, r2
 80015c2:	eb61 0b03 	sbc.w	fp, r1, r3
 80015c6:	4650      	mov	r0, sl
 80015c8:	4659      	mov	r1, fp
 80015ca:	f7ff fb2f 	bl	8000c2c <__aeabi_ul2f>
 80015ce:	ee05 0a90 	vmov	s11, r0
 80015d2:	4b6e      	ldr	r3, [pc, #440]	; (800178c <main+0x7dc>)
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	4b6e      	ldr	r3, [pc, #440]	; (8001790 <main+0x7e0>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	031b      	lsls	r3, r3, #12
 80015de:	ee07 3a90 	vmov	s15, r3
 80015e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e6:	eddf 6a6b 	vldr	s13, [pc, #428]	; 8001794 <main+0x7e4>
 80015ea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80015ee:	4b6a      	ldr	r3, [pc, #424]	; (8001798 <main+0x7e8>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	ee07 3a90 	vmov	s15, r3
 80015f6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015fa:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 80015fe:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001602:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001606:	eddf 6a65 	vldr	s13, [pc, #404]	; 800179c <main+0x7ec>
 800160a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800160e:	eef4 5ae7 	vcmpe.f32	s11, s15
 8001612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001616:	db3c      	blt.n	8001692 <main+0x6e2>
					{
						WaveTimestamp = micros();
 8001618:	f001 fe2e 	bl	8003278 <micros>
 800161c:	4602      	mov	r2, r0
 800161e:	460b      	mov	r3, r1
 8001620:	4b59      	ldr	r3, [pc, #356]	; (8001788 <main+0x7d8>)
 8001622:	601a      	str	r2, [r3, #0]
						if(dataOut <= WaveVlow[0]*4096/33)
 8001624:	4b5e      	ldr	r3, [pc, #376]	; (80017a0 <main+0x7f0>)
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	4619      	mov	r1, r3
 800162a:	4b59      	ldr	r3, [pc, #356]	; (8001790 <main+0x7e0>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	031b      	lsls	r3, r3, #12
 8001630:	4a5c      	ldr	r2, [pc, #368]	; (80017a4 <main+0x7f4>)
 8001632:	fb82 0203 	smull	r0, r2, r2, r3
 8001636:	10d2      	asrs	r2, r2, #3
 8001638:	17db      	asrs	r3, r3, #31
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	4299      	cmp	r1, r3
 800163e:	dc0c      	bgt.n	800165a <main+0x6aa>
						{
							dataOut = WaveVhigh[0]*4096/33;
 8001640:	4b52      	ldr	r3, [pc, #328]	; (800178c <main+0x7dc>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	031b      	lsls	r3, r3, #12
 8001646:	4a57      	ldr	r2, [pc, #348]	; (80017a4 <main+0x7f4>)
 8001648:	fb82 1203 	smull	r1, r2, r2, r3
 800164c:	10d2      	asrs	r2, r2, #3
 800164e:	17db      	asrs	r3, r3, #31
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	b29a      	uxth	r2, r3
 8001654:	4b52      	ldr	r3, [pc, #328]	; (80017a0 <main+0x7f0>)
 8001656:	801a      	strh	r2, [r3, #0]
 8001658:	e005      	b.n	8001666 <main+0x6b6>
						}
						else{
							dataOut -= 1;
 800165a:	4b51      	ldr	r3, [pc, #324]	; (80017a0 <main+0x7f0>)
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	3b01      	subs	r3, #1
 8001660:	b29a      	uxth	r2, r3
 8001662:	4b4f      	ldr	r3, [pc, #316]	; (80017a0 <main+0x7f0>)
 8001664:	801a      	strh	r2, [r3, #0]
						}
						if (hspi3.State == HAL_SPI_STATE_READY && HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin) == GPIO_PIN_SET)
 8001666:	4b50      	ldr	r3, [pc, #320]	; (80017a8 <main+0x7f8>)
 8001668:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800166c:	b2db      	uxtb	r3, r3
 800166e:	2b01      	cmp	r3, #1
 8001670:	d10f      	bne.n	8001692 <main+0x6e2>
 8001672:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001676:	484d      	ldr	r0, [pc, #308]	; (80017ac <main+0x7fc>)
 8001678:	f003 fe6c 	bl	8005354 <HAL_GPIO_ReadPin>
 800167c:	4603      	mov	r3, r0
 800167e:	2b01      	cmp	r3, #1
 8001680:	d107      	bne.n	8001692 <main+0x6e2>
						{
							MCP4922SetOutput(DACConfig, dataOut);
 8001682:	4b4b      	ldr	r3, [pc, #300]	; (80017b0 <main+0x800>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	4a46      	ldr	r2, [pc, #280]	; (80017a0 <main+0x7f0>)
 8001688:	8812      	ldrh	r2, [r2, #0]
 800168a:	4611      	mov	r1, r2
 800168c:	4618      	mov	r0, r3
 800168e:	f001 fd49 	bl	8003124 <MCP4922SetOutput>
						}
					}
				}
				switch(inputchar){
 8001692:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8001696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800169a:	f000 825a 	beq.w	8001b52 <main+0xba2>
 800169e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a2:	f2c1 82b4 	blt.w	8002c0e <main+0x1c5e>
 80016a6:	2b7a      	cmp	r3, #122	; 0x7a
 80016a8:	f301 82b1 	bgt.w	8002c0e <main+0x1c5e>
 80016ac:	2b61      	cmp	r3, #97	; 0x61
 80016ae:	f2c1 82ae 	blt.w	8002c0e <main+0x1c5e>
 80016b2:	3b61      	subs	r3, #97	; 0x61
 80016b4:	2b19      	cmp	r3, #25
 80016b6:	f201 82aa 	bhi.w	8002c0e <main+0x1c5e>
 80016ba:	a201      	add	r2, pc, #4	; (adr r2, 80016c0 <main+0x710>)
 80016bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016c0:	08001729 	.word	0x08001729
 80016c4:	08002c0f 	.word	0x08002c0f
 80016c8:	08002c0f 	.word	0x08002c0f
 80016cc:	080018c7 	.word	0x080018c7
 80016d0:	08001973 	.word	0x08001973
 80016d4:	0800191d 	.word	0x0800191d
 80016d8:	08001a39 	.word	0x08001a39
 80016dc:	08001a77 	.word	0x08001a77
 80016e0:	08002c0f 	.word	0x08002c0f
 80016e4:	08002c0f 	.word	0x08002c0f
 80016e8:	08002c0f 	.word	0x08002c0f
 80016ec:	08002c0f 	.word	0x08002c0f
 80016f0:	08002c0f 	.word	0x08002c0f
 80016f4:	08002c0f 	.word	0x08002c0f
 80016f8:	08002c0f 	.word	0x08002c0f
 80016fc:	08002c0f 	.word	0x08002c0f
 8001700:	0800181b 	.word	0x0800181b
 8001704:	080019cd 	.word	0x080019cd
 8001708:	080017c1 	.word	0x080017c1
 800170c:	08001ab5 	.word	0x08001ab5
 8001710:	08002c0f 	.word	0x08002c0f
 8001714:	08002c0f 	.word	0x08002c0f
 8001718:	08001871 	.word	0x08001871
 800171c:	08001b4d 	.word	0x08001b4d
 8001720:	08001af3 	.word	0x08001af3
 8001724:	08001b31 	.word	0x08001b31
					case -1:
						break;
					case 'a':
						WaveVhigh[0] -= 10;
 8001728:	4b18      	ldr	r3, [pc, #96]	; (800178c <main+0x7dc>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	3b0a      	subs	r3, #10
 800172e:	4a17      	ldr	r2, [pc, #92]	; (800178c <main+0x7dc>)
 8001730:	6013      	str	r3, [r2, #0]
						if(WaveVhigh[0] <= WaveVlow[0])
 8001732:	4b16      	ldr	r3, [pc, #88]	; (800178c <main+0x7dc>)
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	4b16      	ldr	r3, [pc, #88]	; (8001790 <main+0x7e0>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	429a      	cmp	r2, r3
 800173c:	dc1e      	bgt.n	800177c <main+0x7cc>
						{
							sprintf(TxDataBuffer, "V_high can not be less than or equal to V_low\n\n\r");
 800173e:	491d      	ldr	r1, [pc, #116]	; (80017b4 <main+0x804>)
 8001740:	481d      	ldr	r0, [pc, #116]	; (80017b8 <main+0x808>)
 8001742:	f007 fa01 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001746:	481c      	ldr	r0, [pc, #112]	; (80017b8 <main+0x808>)
 8001748:	f7fe fd4a 	bl	80001e0 <strlen>
 800174c:	4603      	mov	r3, r0
 800174e:	b29a      	uxth	r2, r3
 8001750:	2364      	movs	r3, #100	; 0x64
 8001752:	4919      	ldr	r1, [pc, #100]	; (80017b8 <main+0x808>)
 8001754:	4819      	ldr	r0, [pc, #100]	; (80017bc <main+0x80c>)
 8001756:	f005 fb30 	bl	8006dba <HAL_UART_Transmit>
							WaveVhigh[0] += 10;
 800175a:	4b0c      	ldr	r3, [pc, #48]	; (800178c <main+0x7dc>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	330a      	adds	r3, #10
 8001760:	4a0a      	ldr	r2, [pc, #40]	; (800178c <main+0x7dc>)
 8001762:	6013      	str	r3, [r2, #0]
							dataOut = WaveVlow[0]*4096/33;
 8001764:	4b0a      	ldr	r3, [pc, #40]	; (8001790 <main+0x7e0>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	031b      	lsls	r3, r3, #12
 800176a:	4a0e      	ldr	r2, [pc, #56]	; (80017a4 <main+0x7f4>)
 800176c:	fb82 1203 	smull	r1, r2, r2, r3
 8001770:	10d2      	asrs	r2, r2, #3
 8001772:	17db      	asrs	r3, r3, #31
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	b29a      	uxth	r2, r3
 8001778:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <main+0x7f0>)
 800177a:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSawtooth;
 800177c:	230a      	movs	r3, #10
 800177e:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001780:	e1e8      	b.n	8001b54 <main+0xba4>
 8001782:	bf00      	nop
 8001784:	20000018 	.word	0x20000018
 8001788:	200000c4 	.word	0x200000c4
 800178c:	2000000c 	.word	0x2000000c
 8001790:	200000b4 	.word	0x200000b4
 8001794:	42040000 	.word	0x42040000
 8001798:	20000000 	.word	0x20000000
 800179c:	49742400 	.word	0x49742400
 80017a0:	20000118 	.word	0x20000118
 80017a4:	3e0f83e1 	.word	0x3e0f83e1
 80017a8:	20000174 	.word	0x20000174
 80017ac:	40020400 	.word	0x40020400
 80017b0:	20000020 	.word	0x20000020
 80017b4:	08009538 	.word	0x08009538
 80017b8:	200000c8 	.word	0x200000c8
 80017bc:	200002bc 	.word	0x200002bc
					case 's':
						WaveVhigh[0] -= 1;
 80017c0:	4b93      	ldr	r3, [pc, #588]	; (8001a10 <main+0xa60>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	3b01      	subs	r3, #1
 80017c6:	4a92      	ldr	r2, [pc, #584]	; (8001a10 <main+0xa60>)
 80017c8:	6013      	str	r3, [r2, #0]
						if(WaveVhigh[0] <= WaveVlow[0])
 80017ca:	4b91      	ldr	r3, [pc, #580]	; (8001a10 <main+0xa60>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	4b91      	ldr	r3, [pc, #580]	; (8001a14 <main+0xa64>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	dc1e      	bgt.n	8001814 <main+0x864>
						{
							sprintf(TxDataBuffer, "V_high can not be less than or equal to V_low\n\n\r");
 80017d6:	4990      	ldr	r1, [pc, #576]	; (8001a18 <main+0xa68>)
 80017d8:	4890      	ldr	r0, [pc, #576]	; (8001a1c <main+0xa6c>)
 80017da:	f007 f9b5 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 80017de:	488f      	ldr	r0, [pc, #572]	; (8001a1c <main+0xa6c>)
 80017e0:	f7fe fcfe 	bl	80001e0 <strlen>
 80017e4:	4603      	mov	r3, r0
 80017e6:	b29a      	uxth	r2, r3
 80017e8:	2364      	movs	r3, #100	; 0x64
 80017ea:	498c      	ldr	r1, [pc, #560]	; (8001a1c <main+0xa6c>)
 80017ec:	488c      	ldr	r0, [pc, #560]	; (8001a20 <main+0xa70>)
 80017ee:	f005 fae4 	bl	8006dba <HAL_UART_Transmit>
							WaveVhigh[0] += 1;
 80017f2:	4b87      	ldr	r3, [pc, #540]	; (8001a10 <main+0xa60>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	3301      	adds	r3, #1
 80017f8:	4a85      	ldr	r2, [pc, #532]	; (8001a10 <main+0xa60>)
 80017fa:	6013      	str	r3, [r2, #0]
							dataOut = WaveVlow[0]*4096/33;
 80017fc:	4b85      	ldr	r3, [pc, #532]	; (8001a14 <main+0xa64>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	031b      	lsls	r3, r3, #12
 8001802:	4a88      	ldr	r2, [pc, #544]	; (8001a24 <main+0xa74>)
 8001804:	fb82 1203 	smull	r1, r2, r2, r3
 8001808:	10d2      	asrs	r2, r2, #3
 800180a:	17db      	asrs	r3, r3, #31
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	b29a      	uxth	r2, r3
 8001810:	4b85      	ldr	r3, [pc, #532]	; (8001a28 <main+0xa78>)
 8001812:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSawtooth;
 8001814:	230a      	movs	r3, #10
 8001816:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001818:	e19c      	b.n	8001b54 <main+0xba4>
					case 'q':
						WaveVhigh[0] += 10;
 800181a:	4b7d      	ldr	r3, [pc, #500]	; (8001a10 <main+0xa60>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	330a      	adds	r3, #10
 8001820:	4a7b      	ldr	r2, [pc, #492]	; (8001a10 <main+0xa60>)
 8001822:	6013      	str	r3, [r2, #0]
						if(WaveVhigh[0] > 33)
 8001824:	4b7a      	ldr	r3, [pc, #488]	; (8001a10 <main+0xa60>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b21      	cmp	r3, #33	; 0x21
 800182a:	dd1e      	ble.n	800186a <main+0x8ba>
						{
							sprintf(TxDataBuffer, "V_high can not be more than 3.3 V\n\n\r");
 800182c:	497f      	ldr	r1, [pc, #508]	; (8001a2c <main+0xa7c>)
 800182e:	487b      	ldr	r0, [pc, #492]	; (8001a1c <main+0xa6c>)
 8001830:	f007 f98a 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001834:	4879      	ldr	r0, [pc, #484]	; (8001a1c <main+0xa6c>)
 8001836:	f7fe fcd3 	bl	80001e0 <strlen>
 800183a:	4603      	mov	r3, r0
 800183c:	b29a      	uxth	r2, r3
 800183e:	2364      	movs	r3, #100	; 0x64
 8001840:	4976      	ldr	r1, [pc, #472]	; (8001a1c <main+0xa6c>)
 8001842:	4877      	ldr	r0, [pc, #476]	; (8001a20 <main+0xa70>)
 8001844:	f005 fab9 	bl	8006dba <HAL_UART_Transmit>
							WaveVhigh[0] -= 10;
 8001848:	4b71      	ldr	r3, [pc, #452]	; (8001a10 <main+0xa60>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	3b0a      	subs	r3, #10
 800184e:	4a70      	ldr	r2, [pc, #448]	; (8001a10 <main+0xa60>)
 8001850:	6013      	str	r3, [r2, #0]
							dataOut = WaveVlow[0]*4096/33;
 8001852:	4b70      	ldr	r3, [pc, #448]	; (8001a14 <main+0xa64>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	031b      	lsls	r3, r3, #12
 8001858:	4a72      	ldr	r2, [pc, #456]	; (8001a24 <main+0xa74>)
 800185a:	fb82 1203 	smull	r1, r2, r2, r3
 800185e:	10d2      	asrs	r2, r2, #3
 8001860:	17db      	asrs	r3, r3, #31
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	b29a      	uxth	r2, r3
 8001866:	4b70      	ldr	r3, [pc, #448]	; (8001a28 <main+0xa78>)
 8001868:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSawtooth;
 800186a:	230a      	movs	r3, #10
 800186c:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 800186e:	e171      	b.n	8001b54 <main+0xba4>
					case 'w':
						WaveVhigh[0] += 1;
 8001870:	4b67      	ldr	r3, [pc, #412]	; (8001a10 <main+0xa60>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	3301      	adds	r3, #1
 8001876:	4a66      	ldr	r2, [pc, #408]	; (8001a10 <main+0xa60>)
 8001878:	6013      	str	r3, [r2, #0]
						if(WaveVhigh[0] > 33)
 800187a:	4b65      	ldr	r3, [pc, #404]	; (8001a10 <main+0xa60>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2b21      	cmp	r3, #33	; 0x21
 8001880:	dd1e      	ble.n	80018c0 <main+0x910>
						{
							sprintf(TxDataBuffer, "V_high can not be more than 3.3 V\n\n\r");
 8001882:	496a      	ldr	r1, [pc, #424]	; (8001a2c <main+0xa7c>)
 8001884:	4865      	ldr	r0, [pc, #404]	; (8001a1c <main+0xa6c>)
 8001886:	f007 f95f 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 800188a:	4864      	ldr	r0, [pc, #400]	; (8001a1c <main+0xa6c>)
 800188c:	f7fe fca8 	bl	80001e0 <strlen>
 8001890:	4603      	mov	r3, r0
 8001892:	b29a      	uxth	r2, r3
 8001894:	2364      	movs	r3, #100	; 0x64
 8001896:	4961      	ldr	r1, [pc, #388]	; (8001a1c <main+0xa6c>)
 8001898:	4861      	ldr	r0, [pc, #388]	; (8001a20 <main+0xa70>)
 800189a:	f005 fa8e 	bl	8006dba <HAL_UART_Transmit>
							WaveVhigh[0] -= 1;
 800189e:	4b5c      	ldr	r3, [pc, #368]	; (8001a10 <main+0xa60>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	4a5a      	ldr	r2, [pc, #360]	; (8001a10 <main+0xa60>)
 80018a6:	6013      	str	r3, [r2, #0]
							dataOut = WaveVlow[0]*4096/33;
 80018a8:	4b5a      	ldr	r3, [pc, #360]	; (8001a14 <main+0xa64>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	031b      	lsls	r3, r3, #12
 80018ae:	4a5d      	ldr	r2, [pc, #372]	; (8001a24 <main+0xa74>)
 80018b0:	fb82 1203 	smull	r1, r2, r2, r3
 80018b4:	10d2      	asrs	r2, r2, #3
 80018b6:	17db      	asrs	r3, r3, #31
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	4b5a      	ldr	r3, [pc, #360]	; (8001a28 <main+0xa78>)
 80018be:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSawtooth;
 80018c0:	230a      	movs	r3, #10
 80018c2:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80018c4:	e146      	b.n	8001b54 <main+0xba4>
					case 'd':
						WaveVlow[0] -= 10;
 80018c6:	4b53      	ldr	r3, [pc, #332]	; (8001a14 <main+0xa64>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	3b0a      	subs	r3, #10
 80018cc:	4a51      	ldr	r2, [pc, #324]	; (8001a14 <main+0xa64>)
 80018ce:	6013      	str	r3, [r2, #0]
						if(WaveVlow[0] < 0)
 80018d0:	4b50      	ldr	r3, [pc, #320]	; (8001a14 <main+0xa64>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	da1e      	bge.n	8001916 <main+0x966>
						{
							sprintf(TxDataBuffer, "V_low can not be less than 0.0 V\n\n\r");
 80018d8:	4955      	ldr	r1, [pc, #340]	; (8001a30 <main+0xa80>)
 80018da:	4850      	ldr	r0, [pc, #320]	; (8001a1c <main+0xa6c>)
 80018dc:	f007 f934 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 80018e0:	484e      	ldr	r0, [pc, #312]	; (8001a1c <main+0xa6c>)
 80018e2:	f7fe fc7d 	bl	80001e0 <strlen>
 80018e6:	4603      	mov	r3, r0
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	2364      	movs	r3, #100	; 0x64
 80018ec:	494b      	ldr	r1, [pc, #300]	; (8001a1c <main+0xa6c>)
 80018ee:	484c      	ldr	r0, [pc, #304]	; (8001a20 <main+0xa70>)
 80018f0:	f005 fa63 	bl	8006dba <HAL_UART_Transmit>
							WaveVlow[0] += 10;
 80018f4:	4b47      	ldr	r3, [pc, #284]	; (8001a14 <main+0xa64>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	330a      	adds	r3, #10
 80018fa:	4a46      	ldr	r2, [pc, #280]	; (8001a14 <main+0xa64>)
 80018fc:	6013      	str	r3, [r2, #0]
							dataOut = WaveVlow[0]*4096/33;
 80018fe:	4b45      	ldr	r3, [pc, #276]	; (8001a14 <main+0xa64>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	031b      	lsls	r3, r3, #12
 8001904:	4a47      	ldr	r2, [pc, #284]	; (8001a24 <main+0xa74>)
 8001906:	fb82 1203 	smull	r1, r2, r2, r3
 800190a:	10d2      	asrs	r2, r2, #3
 800190c:	17db      	asrs	r3, r3, #31
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	b29a      	uxth	r2, r3
 8001912:	4b45      	ldr	r3, [pc, #276]	; (8001a28 <main+0xa78>)
 8001914:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSawtooth;
 8001916:	230a      	movs	r3, #10
 8001918:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 800191a:	e11b      	b.n	8001b54 <main+0xba4>
					case 'f':
						WaveVlow[0] -= 1;
 800191c:	4b3d      	ldr	r3, [pc, #244]	; (8001a14 <main+0xa64>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	3b01      	subs	r3, #1
 8001922:	4a3c      	ldr	r2, [pc, #240]	; (8001a14 <main+0xa64>)
 8001924:	6013      	str	r3, [r2, #0]
						if(WaveVlow[0] < 0)
 8001926:	4b3b      	ldr	r3, [pc, #236]	; (8001a14 <main+0xa64>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	da1e      	bge.n	800196c <main+0x9bc>
						{
							sprintf(TxDataBuffer, "V_low can not be less than 0.0 V\n\n\r");
 800192e:	4940      	ldr	r1, [pc, #256]	; (8001a30 <main+0xa80>)
 8001930:	483a      	ldr	r0, [pc, #232]	; (8001a1c <main+0xa6c>)
 8001932:	f007 f909 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001936:	4839      	ldr	r0, [pc, #228]	; (8001a1c <main+0xa6c>)
 8001938:	f7fe fc52 	bl	80001e0 <strlen>
 800193c:	4603      	mov	r3, r0
 800193e:	b29a      	uxth	r2, r3
 8001940:	2364      	movs	r3, #100	; 0x64
 8001942:	4936      	ldr	r1, [pc, #216]	; (8001a1c <main+0xa6c>)
 8001944:	4836      	ldr	r0, [pc, #216]	; (8001a20 <main+0xa70>)
 8001946:	f005 fa38 	bl	8006dba <HAL_UART_Transmit>
							WaveVlow[0] += 1;
 800194a:	4b32      	ldr	r3, [pc, #200]	; (8001a14 <main+0xa64>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	3301      	adds	r3, #1
 8001950:	4a30      	ldr	r2, [pc, #192]	; (8001a14 <main+0xa64>)
 8001952:	6013      	str	r3, [r2, #0]
							dataOut = WaveVlow[0]*4096/33;
 8001954:	4b2f      	ldr	r3, [pc, #188]	; (8001a14 <main+0xa64>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	031b      	lsls	r3, r3, #12
 800195a:	4a32      	ldr	r2, [pc, #200]	; (8001a24 <main+0xa74>)
 800195c:	fb82 1203 	smull	r1, r2, r2, r3
 8001960:	10d2      	asrs	r2, r2, #3
 8001962:	17db      	asrs	r3, r3, #31
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	b29a      	uxth	r2, r3
 8001968:	4b2f      	ldr	r3, [pc, #188]	; (8001a28 <main+0xa78>)
 800196a:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSawtooth;
 800196c:	230a      	movs	r3, #10
 800196e:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001970:	e0f0      	b.n	8001b54 <main+0xba4>
					case 'e':
						WaveVlow[0] += 10;
 8001972:	4b28      	ldr	r3, [pc, #160]	; (8001a14 <main+0xa64>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	330a      	adds	r3, #10
 8001978:	4a26      	ldr	r2, [pc, #152]	; (8001a14 <main+0xa64>)
 800197a:	6013      	str	r3, [r2, #0]
						if(WaveVlow[0] >= WaveVhigh[0])
 800197c:	4b25      	ldr	r3, [pc, #148]	; (8001a14 <main+0xa64>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	4b23      	ldr	r3, [pc, #140]	; (8001a10 <main+0xa60>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	429a      	cmp	r2, r3
 8001986:	db1e      	blt.n	80019c6 <main+0xa16>
						{
							sprintf(TxDataBuffer, "V_low can not be more than or equal to V_high\n\n\r");
 8001988:	492a      	ldr	r1, [pc, #168]	; (8001a34 <main+0xa84>)
 800198a:	4824      	ldr	r0, [pc, #144]	; (8001a1c <main+0xa6c>)
 800198c:	f007 f8dc 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001990:	4822      	ldr	r0, [pc, #136]	; (8001a1c <main+0xa6c>)
 8001992:	f7fe fc25 	bl	80001e0 <strlen>
 8001996:	4603      	mov	r3, r0
 8001998:	b29a      	uxth	r2, r3
 800199a:	2364      	movs	r3, #100	; 0x64
 800199c:	491f      	ldr	r1, [pc, #124]	; (8001a1c <main+0xa6c>)
 800199e:	4820      	ldr	r0, [pc, #128]	; (8001a20 <main+0xa70>)
 80019a0:	f005 fa0b 	bl	8006dba <HAL_UART_Transmit>
							WaveVlow[0] -= 10;
 80019a4:	4b1b      	ldr	r3, [pc, #108]	; (8001a14 <main+0xa64>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	3b0a      	subs	r3, #10
 80019aa:	4a1a      	ldr	r2, [pc, #104]	; (8001a14 <main+0xa64>)
 80019ac:	6013      	str	r3, [r2, #0]
							dataOut = WaveVlow[0]*4096/33;
 80019ae:	4b19      	ldr	r3, [pc, #100]	; (8001a14 <main+0xa64>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	031b      	lsls	r3, r3, #12
 80019b4:	4a1b      	ldr	r2, [pc, #108]	; (8001a24 <main+0xa74>)
 80019b6:	fb82 1203 	smull	r1, r2, r2, r3
 80019ba:	10d2      	asrs	r2, r2, #3
 80019bc:	17db      	asrs	r3, r3, #31
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	b29a      	uxth	r2, r3
 80019c2:	4b19      	ldr	r3, [pc, #100]	; (8001a28 <main+0xa78>)
 80019c4:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSawtooth;
 80019c6:	230a      	movs	r3, #10
 80019c8:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80019ca:	e0c3      	b.n	8001b54 <main+0xba4>
					case 'r':
						WaveVlow[0] += 1;
 80019cc:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <main+0xa64>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	3301      	adds	r3, #1
 80019d2:	4a10      	ldr	r2, [pc, #64]	; (8001a14 <main+0xa64>)
 80019d4:	6013      	str	r3, [r2, #0]
						if(WaveVlow[0] >= WaveVhigh[0])
 80019d6:	4b0f      	ldr	r3, [pc, #60]	; (8001a14 <main+0xa64>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	4b0d      	ldr	r3, [pc, #52]	; (8001a10 <main+0xa60>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	429a      	cmp	r2, r3
 80019e0:	db12      	blt.n	8001a08 <main+0xa58>
						{
							sprintf(TxDataBuffer, "V_low can not be more than or equal to V_high\n\n\r");
 80019e2:	4914      	ldr	r1, [pc, #80]	; (8001a34 <main+0xa84>)
 80019e4:	480d      	ldr	r0, [pc, #52]	; (8001a1c <main+0xa6c>)
 80019e6:	f007 f8af 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 80019ea:	480c      	ldr	r0, [pc, #48]	; (8001a1c <main+0xa6c>)
 80019ec:	f7fe fbf8 	bl	80001e0 <strlen>
 80019f0:	4603      	mov	r3, r0
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	2364      	movs	r3, #100	; 0x64
 80019f6:	4909      	ldr	r1, [pc, #36]	; (8001a1c <main+0xa6c>)
 80019f8:	4809      	ldr	r0, [pc, #36]	; (8001a20 <main+0xa70>)
 80019fa:	f005 f9de 	bl	8006dba <HAL_UART_Transmit>
							WaveVlow[0] -= 1;
 80019fe:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <main+0xa64>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	3b01      	subs	r3, #1
 8001a04:	4a03      	ldr	r2, [pc, #12]	; (8001a14 <main+0xa64>)
 8001a06:	6013      	str	r3, [r2, #0]
						}
						State = WaveSawtooth;
 8001a08:	230a      	movs	r3, #10
 8001a0a:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001a0c:	e0a2      	b.n	8001b54 <main+0xba4>
 8001a0e:	bf00      	nop
 8001a10:	2000000c 	.word	0x2000000c
 8001a14:	200000b4 	.word	0x200000b4
 8001a18:	08009538 	.word	0x08009538
 8001a1c:	200000c8 	.word	0x200000c8
 8001a20:	200002bc 	.word	0x200002bc
 8001a24:	3e0f83e1 	.word	0x3e0f83e1
 8001a28:	20000118 	.word	0x20000118
 8001a2c:	0800956c 	.word	0x0800956c
 8001a30:	08009594 	.word	0x08009594
 8001a34:	080095b8 	.word	0x080095b8
					case 'g':
						WaveFreq[0] -= 10;
 8001a38:	4b92      	ldr	r3, [pc, #584]	; (8001c84 <main+0xcd4>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	3b0a      	subs	r3, #10
 8001a3e:	4a91      	ldr	r2, [pc, #580]	; (8001c84 <main+0xcd4>)
 8001a40:	6013      	str	r3, [r2, #0]
						if(WaveFreq[0] < 0)
 8001a42:	4b90      	ldr	r3, [pc, #576]	; (8001c84 <main+0xcd4>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	da12      	bge.n	8001a70 <main+0xac0>
						{
							sprintf(TxDataBuffer, "Frequency can not be lass than 0 Hz\n\n\r");
 8001a4a:	498f      	ldr	r1, [pc, #572]	; (8001c88 <main+0xcd8>)
 8001a4c:	488f      	ldr	r0, [pc, #572]	; (8001c8c <main+0xcdc>)
 8001a4e:	f007 f87b 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001a52:	488e      	ldr	r0, [pc, #568]	; (8001c8c <main+0xcdc>)
 8001a54:	f7fe fbc4 	bl	80001e0 <strlen>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	b29a      	uxth	r2, r3
 8001a5c:	2364      	movs	r3, #100	; 0x64
 8001a5e:	498b      	ldr	r1, [pc, #556]	; (8001c8c <main+0xcdc>)
 8001a60:	488b      	ldr	r0, [pc, #556]	; (8001c90 <main+0xce0>)
 8001a62:	f005 f9aa 	bl	8006dba <HAL_UART_Transmit>
							WaveFreq[0] += 10;
 8001a66:	4b87      	ldr	r3, [pc, #540]	; (8001c84 <main+0xcd4>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	330a      	adds	r3, #10
 8001a6c:	4a85      	ldr	r2, [pc, #532]	; (8001c84 <main+0xcd4>)
 8001a6e:	6013      	str	r3, [r2, #0]
						}
						State = WaveSawtooth;
 8001a70:	230a      	movs	r3, #10
 8001a72:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001a74:	e06e      	b.n	8001b54 <main+0xba4>
					case 'h':
						WaveFreq[0] -= 1;
 8001a76:	4b83      	ldr	r3, [pc, #524]	; (8001c84 <main+0xcd4>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	4a81      	ldr	r2, [pc, #516]	; (8001c84 <main+0xcd4>)
 8001a7e:	6013      	str	r3, [r2, #0]
						if(WaveFreq[0] < 0)
 8001a80:	4b80      	ldr	r3, [pc, #512]	; (8001c84 <main+0xcd4>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	da12      	bge.n	8001aae <main+0xafe>
						{
							sprintf(TxDataBuffer, "Frequency can not be lass than 0 Hz\n\n\r");
 8001a88:	497f      	ldr	r1, [pc, #508]	; (8001c88 <main+0xcd8>)
 8001a8a:	4880      	ldr	r0, [pc, #512]	; (8001c8c <main+0xcdc>)
 8001a8c:	f007 f85c 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001a90:	487e      	ldr	r0, [pc, #504]	; (8001c8c <main+0xcdc>)
 8001a92:	f7fe fba5 	bl	80001e0 <strlen>
 8001a96:	4603      	mov	r3, r0
 8001a98:	b29a      	uxth	r2, r3
 8001a9a:	2364      	movs	r3, #100	; 0x64
 8001a9c:	497b      	ldr	r1, [pc, #492]	; (8001c8c <main+0xcdc>)
 8001a9e:	487c      	ldr	r0, [pc, #496]	; (8001c90 <main+0xce0>)
 8001aa0:	f005 f98b 	bl	8006dba <HAL_UART_Transmit>
							WaveFreq[0] += 1;
 8001aa4:	4b77      	ldr	r3, [pc, #476]	; (8001c84 <main+0xcd4>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	4a76      	ldr	r2, [pc, #472]	; (8001c84 <main+0xcd4>)
 8001aac:	6013      	str	r3, [r2, #0]
						}
						State = WaveSawtooth;
 8001aae:	230a      	movs	r3, #10
 8001ab0:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001ab2:	e04f      	b.n	8001b54 <main+0xba4>
					case 't':
						WaveFreq[0] += 10;
 8001ab4:	4b73      	ldr	r3, [pc, #460]	; (8001c84 <main+0xcd4>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	330a      	adds	r3, #10
 8001aba:	4a72      	ldr	r2, [pc, #456]	; (8001c84 <main+0xcd4>)
 8001abc:	6013      	str	r3, [r2, #0]
						if(WaveFreq[0] > 100)
 8001abe:	4b71      	ldr	r3, [pc, #452]	; (8001c84 <main+0xcd4>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2b64      	cmp	r3, #100	; 0x64
 8001ac4:	dd12      	ble.n	8001aec <main+0xb3c>
						{
							sprintf(TxDataBuffer, "Frequency can not be more than 10.0 Hz\n\n\r");
 8001ac6:	4973      	ldr	r1, [pc, #460]	; (8001c94 <main+0xce4>)
 8001ac8:	4870      	ldr	r0, [pc, #448]	; (8001c8c <main+0xcdc>)
 8001aca:	f007 f83d 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001ace:	486f      	ldr	r0, [pc, #444]	; (8001c8c <main+0xcdc>)
 8001ad0:	f7fe fb86 	bl	80001e0 <strlen>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	2364      	movs	r3, #100	; 0x64
 8001ada:	496c      	ldr	r1, [pc, #432]	; (8001c8c <main+0xcdc>)
 8001adc:	486c      	ldr	r0, [pc, #432]	; (8001c90 <main+0xce0>)
 8001ade:	f005 f96c 	bl	8006dba <HAL_UART_Transmit>
							WaveFreq[0] -= 10;
 8001ae2:	4b68      	ldr	r3, [pc, #416]	; (8001c84 <main+0xcd4>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	3b0a      	subs	r3, #10
 8001ae8:	4a66      	ldr	r2, [pc, #408]	; (8001c84 <main+0xcd4>)
 8001aea:	6013      	str	r3, [r2, #0]
						}
						State = WaveSawtooth;
 8001aec:	230a      	movs	r3, #10
 8001aee:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001af0:	e030      	b.n	8001b54 <main+0xba4>
					case 'y':
						WaveFreq[0] += 1;
 8001af2:	4b64      	ldr	r3, [pc, #400]	; (8001c84 <main+0xcd4>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	3301      	adds	r3, #1
 8001af8:	4a62      	ldr	r2, [pc, #392]	; (8001c84 <main+0xcd4>)
 8001afa:	6013      	str	r3, [r2, #0]
						if(WaveFreq[0] > 100)
 8001afc:	4b61      	ldr	r3, [pc, #388]	; (8001c84 <main+0xcd4>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b64      	cmp	r3, #100	; 0x64
 8001b02:	dd12      	ble.n	8001b2a <main+0xb7a>
						{
							sprintf(TxDataBuffer, "Frequency can not be more than 10.0 Hz\n\n\r");
 8001b04:	4963      	ldr	r1, [pc, #396]	; (8001c94 <main+0xce4>)
 8001b06:	4861      	ldr	r0, [pc, #388]	; (8001c8c <main+0xcdc>)
 8001b08:	f007 f81e 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001b0c:	485f      	ldr	r0, [pc, #380]	; (8001c8c <main+0xcdc>)
 8001b0e:	f7fe fb67 	bl	80001e0 <strlen>
 8001b12:	4603      	mov	r3, r0
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	2364      	movs	r3, #100	; 0x64
 8001b18:	495c      	ldr	r1, [pc, #368]	; (8001c8c <main+0xcdc>)
 8001b1a:	485d      	ldr	r0, [pc, #372]	; (8001c90 <main+0xce0>)
 8001b1c:	f005 f94d 	bl	8006dba <HAL_UART_Transmit>
							WaveFreq[0] -= 1;
 8001b20:	4b58      	ldr	r3, [pc, #352]	; (8001c84 <main+0xcd4>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	3b01      	subs	r3, #1
 8001b26:	4a57      	ldr	r2, [pc, #348]	; (8001c84 <main+0xcd4>)
 8001b28:	6013      	str	r3, [r2, #0]
						}
						State = WaveSawtooth;
 8001b2a:	230a      	movs	r3, #10
 8001b2c:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001b2e:	e011      	b.n	8001b54 <main+0xba4>
					case 'z':
						if(WaveSawIsUp == 0){
 8001b30:	4b59      	ldr	r3, [pc, #356]	; (8001c98 <main+0xce8>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d103      	bne.n	8001b40 <main+0xb90>
							WaveSawIsUp = 1;
 8001b38:	4b57      	ldr	r3, [pc, #348]	; (8001c98 <main+0xce8>)
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	701a      	strb	r2, [r3, #0]
 8001b3e:	e002      	b.n	8001b46 <main+0xb96>
						}
						else{
							WaveSawIsUp = 0;
 8001b40:	4b55      	ldr	r3, [pc, #340]	; (8001c98 <main+0xce8>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	701a      	strb	r2, [r3, #0]
						}
						State = WaveSawtooth;
 8001b46:	230a      	movs	r3, #10
 8001b48:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001b4a:	e003      	b.n	8001b54 <main+0xba4>
					case 'x':
						State = selectWave;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001b50:	e000      	b.n	8001b54 <main+0xba4>
						break;
 8001b52:	bf00      	nop
				State = WaitSawSelect;
				break;
		}break;
 8001b54:	f001 b85b 	b.w	8002c0e <main+0x1c5e>

// Sine wave ---------------------------------------------------------------------------------------
			case(WaveSine):
				sprintf(TxDataBuffer, "Wave form: Sine\n\r");
 8001b58:	4950      	ldr	r1, [pc, #320]	; (8001c9c <main+0xcec>)
 8001b5a:	484c      	ldr	r0, [pc, #304]	; (8001c8c <main+0xcdc>)
 8001b5c:	f006 fff4 	bl	8008b48 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001b60:	484a      	ldr	r0, [pc, #296]	; (8001c8c <main+0xcdc>)
 8001b62:	f7fe fb3d 	bl	80001e0 <strlen>
 8001b66:	4603      	mov	r3, r0
 8001b68:	b29a      	uxth	r2, r3
 8001b6a:	2364      	movs	r3, #100	; 0x64
 8001b6c:	4947      	ldr	r1, [pc, #284]	; (8001c8c <main+0xcdc>)
 8001b6e:	4848      	ldr	r0, [pc, #288]	; (8001c90 <main+0xce0>)
 8001b70:	f005 f923 	bl	8006dba <HAL_UART_Transmit>
				sprintf(TxDataBuffer, "[-a.s] V_high: %d.%d V [+q.w]		[-d.f] V_low: %d.%d V [+e.r]\n\r",WaveVhigh[1]/10 ,WaveVhigh[1]%10 ,WaveVlow[1]/10 ,WaveVlow[1]%10);
 8001b74:	4b4a      	ldr	r3, [pc, #296]	; (8001ca0 <main+0xcf0>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	4a4a      	ldr	r2, [pc, #296]	; (8001ca4 <main+0xcf4>)
 8001b7a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b7e:	1092      	asrs	r2, r2, #2
 8001b80:	17db      	asrs	r3, r3, #31
 8001b82:	1ad5      	subs	r5, r2, r3
 8001b84:	4b46      	ldr	r3, [pc, #280]	; (8001ca0 <main+0xcf0>)
 8001b86:	685a      	ldr	r2, [r3, #4]
 8001b88:	4b46      	ldr	r3, [pc, #280]	; (8001ca4 <main+0xcf4>)
 8001b8a:	fb83 1302 	smull	r1, r3, r3, r2
 8001b8e:	1099      	asrs	r1, r3, #2
 8001b90:	17d3      	asrs	r3, r2, #31
 8001b92:	1ac8      	subs	r0, r1, r3
 8001b94:	4603      	mov	r3, r0
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4403      	add	r3, r0
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	1ad0      	subs	r0, r2, r3
 8001b9e:	4b42      	ldr	r3, [pc, #264]	; (8001ca8 <main+0xcf8>)
 8001ba0:	6859      	ldr	r1, [r3, #4]
 8001ba2:	4b40      	ldr	r3, [pc, #256]	; (8001ca4 <main+0xcf4>)
 8001ba4:	fb83 2301 	smull	r2, r3, r3, r1
 8001ba8:	109a      	asrs	r2, r3, #2
 8001baa:	17cb      	asrs	r3, r1, #31
 8001bac:	1ad4      	subs	r4, r2, r3
 8001bae:	4b3e      	ldr	r3, [pc, #248]	; (8001ca8 <main+0xcf8>)
 8001bb0:	6859      	ldr	r1, [r3, #4]
 8001bb2:	4b3c      	ldr	r3, [pc, #240]	; (8001ca4 <main+0xcf4>)
 8001bb4:	fb83 2301 	smull	r2, r3, r3, r1
 8001bb8:	109a      	asrs	r2, r3, #2
 8001bba:	17cb      	asrs	r3, r1, #31
 8001bbc:	1ad2      	subs	r2, r2, r3
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	009b      	lsls	r3, r3, #2
 8001bc2:	4413      	add	r3, r2
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	1aca      	subs	r2, r1, r3
 8001bc8:	9201      	str	r2, [sp, #4]
 8001bca:	9400      	str	r4, [sp, #0]
 8001bcc:	4603      	mov	r3, r0
 8001bce:	462a      	mov	r2, r5
 8001bd0:	4936      	ldr	r1, [pc, #216]	; (8001cac <main+0xcfc>)
 8001bd2:	482e      	ldr	r0, [pc, #184]	; (8001c8c <main+0xcdc>)
 8001bd4:	f006 ffb8 	bl	8008b48 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 1000);
 8001bd8:	482c      	ldr	r0, [pc, #176]	; (8001c8c <main+0xcdc>)
 8001bda:	f7fe fb01 	bl	80001e0 <strlen>
 8001bde:	4603      	mov	r3, r0
 8001be0:	b29a      	uxth	r2, r3
 8001be2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001be6:	4929      	ldr	r1, [pc, #164]	; (8001c8c <main+0xcdc>)
 8001be8:	4829      	ldr	r0, [pc, #164]	; (8001c90 <main+0xce0>)
 8001bea:	f005 f8e6 	bl	8006dba <HAL_UART_Transmit>
				sprintf(TxDataBuffer, "[-g.h] Frequency: %d.%d Hz [+t.y]\n\r",WaveFreq[1]/10 ,WaveFreq[1]%10);
 8001bee:	4b25      	ldr	r3, [pc, #148]	; (8001c84 <main+0xcd4>)
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	4a2c      	ldr	r2, [pc, #176]	; (8001ca4 <main+0xcf4>)
 8001bf4:	fb82 1203 	smull	r1, r2, r2, r3
 8001bf8:	1092      	asrs	r2, r2, #2
 8001bfa:	17db      	asrs	r3, r3, #31
 8001bfc:	1ad0      	subs	r0, r2, r3
 8001bfe:	4b21      	ldr	r3, [pc, #132]	; (8001c84 <main+0xcd4>)
 8001c00:	6859      	ldr	r1, [r3, #4]
 8001c02:	4b28      	ldr	r3, [pc, #160]	; (8001ca4 <main+0xcf4>)
 8001c04:	fb83 2301 	smull	r2, r3, r3, r1
 8001c08:	109a      	asrs	r2, r3, #2
 8001c0a:	17cb      	asrs	r3, r1, #31
 8001c0c:	1ad2      	subs	r2, r2, r3
 8001c0e:	4613      	mov	r3, r2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	4413      	add	r3, r2
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	1aca      	subs	r2, r1, r3
 8001c18:	4613      	mov	r3, r2
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	4924      	ldr	r1, [pc, #144]	; (8001cb0 <main+0xd00>)
 8001c1e:	481b      	ldr	r0, [pc, #108]	; (8001c8c <main+0xcdc>)
 8001c20:	f006 ff92 	bl	8008b48 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 1000);
 8001c24:	4819      	ldr	r0, [pc, #100]	; (8001c8c <main+0xcdc>)
 8001c26:	f7fe fadb 	bl	80001e0 <strlen>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	b29a      	uxth	r2, r3
 8001c2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c32:	4916      	ldr	r1, [pc, #88]	; (8001c8c <main+0xcdc>)
 8001c34:	4816      	ldr	r0, [pc, #88]	; (8001c90 <main+0xce0>)
 8001c36:	f005 f8c0 	bl	8006dba <HAL_UART_Transmit>
				sprintf(TxDataBuffer, "[x] back to select wave from\n\n\r");
 8001c3a:	491e      	ldr	r1, [pc, #120]	; (8001cb4 <main+0xd04>)
 8001c3c:	4813      	ldr	r0, [pc, #76]	; (8001c8c <main+0xcdc>)
 8001c3e:	f006 ff83 	bl	8008b48 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001c42:	4812      	ldr	r0, [pc, #72]	; (8001c8c <main+0xcdc>)
 8001c44:	f7fe facc 	bl	80001e0 <strlen>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	2364      	movs	r3, #100	; 0x64
 8001c4e:	490f      	ldr	r1, [pc, #60]	; (8001c8c <main+0xcdc>)
 8001c50:	480f      	ldr	r0, [pc, #60]	; (8001c90 <main+0xce0>)
 8001c52:	f005 f8b2 	bl	8006dba <HAL_UART_Transmit>
				dataOut = WaveVlow[1]*4096/33;
 8001c56:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <main+0xcf8>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	031b      	lsls	r3, r3, #12
 8001c5c:	4a16      	ldr	r2, [pc, #88]	; (8001cb8 <main+0xd08>)
 8001c5e:	fb82 1203 	smull	r1, r2, r2, r3
 8001c62:	10d2      	asrs	r2, r2, #3
 8001c64:	17db      	asrs	r3, r3, #31
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	b29a      	uxth	r2, r3
 8001c6a:	4b14      	ldr	r3, [pc, #80]	; (8001cbc <main+0xd0c>)
 8001c6c:	801a      	strh	r2, [r3, #0]
				WaveTimestamp = micros();
 8001c6e:	f001 fb03 	bl	8003278 <micros>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4b12      	ldr	r3, [pc, #72]	; (8001cc0 <main+0xd10>)
 8001c78:	601a      	str	r2, [r3, #0]
				State = WaitSineSelect;
 8001c7a:	2319      	movs	r3, #25
 8001c7c:	657b      	str	r3, [r7, #84]	; 0x54
				break;
 8001c7e:	f000 bfcd 	b.w	8002c1c <main+0x1c6c>
 8001c82:	bf00      	nop
 8001c84:	20000000 	.word	0x20000000
 8001c88:	080095ec 	.word	0x080095ec
 8001c8c:	200000c8 	.word	0x200000c8
 8001c90:	200002bc 	.word	0x200002bc
 8001c94:	08009614 	.word	0x08009614
 8001c98:	20000018 	.word	0x20000018
 8001c9c:	08009640 	.word	0x08009640
 8001ca0:	2000000c 	.word	0x2000000c
 8001ca4:	66666667 	.word	0x66666667
 8001ca8:	200000b4 	.word	0x200000b4
 8001cac:	08009460 	.word	0x08009460
 8001cb0:	08009654 	.word	0x08009654
 8001cb4:	080094dc 	.word	0x080094dc
 8001cb8:	3e0f83e1 	.word	0x3e0f83e1
 8001cbc:	20000118 	.word	0x20000118
 8001cc0:	200000c4 	.word	0x200000c4
			case(WaitSineSelect):
				if (micros() - WaveTimestamp >= 1000/6.28) // convert to 1 second in 2pi
 8001cc4:	f001 fad8 	bl	8003278 <micros>
 8001cc8:	4bb1      	ldr	r3, [pc, #708]	; (8001f90 <main+0xfe0>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	461a      	mov	r2, r3
 8001cce:	f04f 0300 	mov.w	r3, #0
 8001cd2:	1a84      	subs	r4, r0, r2
 8001cd4:	613c      	str	r4, [r7, #16]
 8001cd6:	eb61 0303 	sbc.w	r3, r1, r3
 8001cda:	617b      	str	r3, [r7, #20]
 8001cdc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ce0:	f7fe fd86 	bl	80007f0 <__aeabi_ul2d>
 8001ce4:	a3a6      	add	r3, pc, #664	; (adr r3, 8001f80 <main+0xfd0>)
 8001ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cea:	f7fe fe2b 	bl	8000944 <__aeabi_dcmpge>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f000 8098 	beq.w	8001e26 <main+0xe76>
				{
					WaveTimestamp = micros();
 8001cf6:	f001 fabf 	bl	8003278 <micros>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	4ba4      	ldr	r3, [pc, #656]	; (8001f90 <main+0xfe0>)
 8001d00:	601a      	str	r2, [r3, #0]
					Rad += 0.001;
 8001d02:	4ba4      	ldr	r3, [pc, #656]	; (8001f94 <main+0xfe4>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7fe fd50 	bl	80007ac <__aeabi_f2d>
 8001d0c:	a39e      	add	r3, pc, #632	; (adr r3, 8001f88 <main+0xfd8>)
 8001d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d12:	f7fe fbed 	bl	80004f0 <__adddf3>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	f7fe fe6d 	bl	80009fc <__aeabi_d2f>
 8001d22:	4603      	mov	r3, r0
 8001d24:	4a9b      	ldr	r2, [pc, #620]	; (8001f94 <main+0xfe4>)
 8001d26:	6013      	str	r3, [r2, #0]
					dataOut = (sin(Rad*WaveFreq[1]/10) * (((WaveVhigh[1] - WaveVlow[1])*4096/33)/2)) + (((WaveVhigh[1] - WaveVlow[1])*4096/33)/2) + (WaveVlow[1]*4096/33);
 8001d28:	4b9b      	ldr	r3, [pc, #620]	; (8001f98 <main+0xfe8>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	ee07 3a90 	vmov	s15, r3
 8001d30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d34:	4b97      	ldr	r3, [pc, #604]	; (8001f94 <main+0xfe4>)
 8001d36:	edd3 7a00 	vldr	s15, [r3]
 8001d3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d3e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001d42:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001d46:	ee16 0a90 	vmov	r0, s13
 8001d4a:	f7fe fd2f 	bl	80007ac <__aeabi_f2d>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	460b      	mov	r3, r1
 8001d52:	ec43 2b10 	vmov	d0, r2, r3
 8001d56:	f005 fe8f 	bl	8007a78 <sin>
 8001d5a:	ec55 4b10 	vmov	r4, r5, d0
 8001d5e:	4b8f      	ldr	r3, [pc, #572]	; (8001f9c <main+0xfec>)
 8001d60:	685a      	ldr	r2, [r3, #4]
 8001d62:	4b8f      	ldr	r3, [pc, #572]	; (8001fa0 <main+0xff0>)
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	0319      	lsls	r1, r3, #12
 8001d6a:	4b8e      	ldr	r3, [pc, #568]	; (8001fa4 <main+0xff4>)
 8001d6c:	fb83 2301 	smull	r2, r3, r3, r1
 8001d70:	111a      	asrs	r2, r3, #4
 8001d72:	17cb      	asrs	r3, r1, #31
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7fe fd06 	bl	8000788 <__aeabi_i2d>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4620      	mov	r0, r4
 8001d82:	4629      	mov	r1, r5
 8001d84:	f7fe fa84 	bl	8000290 <__aeabi_dmul>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	4614      	mov	r4, r2
 8001d8e:	461d      	mov	r5, r3
 8001d90:	4b82      	ldr	r3, [pc, #520]	; (8001f9c <main+0xfec>)
 8001d92:	685a      	ldr	r2, [r3, #4]
 8001d94:	4b82      	ldr	r3, [pc, #520]	; (8001fa0 <main+0xff0>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	0319      	lsls	r1, r3, #12
 8001d9c:	4b81      	ldr	r3, [pc, #516]	; (8001fa4 <main+0xff4>)
 8001d9e:	fb83 2301 	smull	r2, r3, r3, r1
 8001da2:	111a      	asrs	r2, r3, #4
 8001da4:	17cb      	asrs	r3, r1, #31
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7fe fced 	bl	8000788 <__aeabi_i2d>
 8001dae:	4602      	mov	r2, r0
 8001db0:	460b      	mov	r3, r1
 8001db2:	4620      	mov	r0, r4
 8001db4:	4629      	mov	r1, r5
 8001db6:	f7fe fb9b 	bl	80004f0 <__adddf3>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	4614      	mov	r4, r2
 8001dc0:	461d      	mov	r5, r3
 8001dc2:	4b77      	ldr	r3, [pc, #476]	; (8001fa0 <main+0xff0>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	0319      	lsls	r1, r3, #12
 8001dc8:	4b76      	ldr	r3, [pc, #472]	; (8001fa4 <main+0xff4>)
 8001dca:	fb83 2301 	smull	r2, r3, r3, r1
 8001dce:	10da      	asrs	r2, r3, #3
 8001dd0:	17cb      	asrs	r3, r1, #31
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fcd7 	bl	8000788 <__aeabi_i2d>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	4620      	mov	r0, r4
 8001de0:	4629      	mov	r1, r5
 8001de2:	f7fe fb85 	bl	80004f0 <__adddf3>
 8001de6:	4602      	mov	r2, r0
 8001de8:	460b      	mov	r3, r1
 8001dea:	4610      	mov	r0, r2
 8001dec:	4619      	mov	r1, r3
 8001dee:	f7fe fde5 	bl	80009bc <__aeabi_d2uiz>
 8001df2:	4603      	mov	r3, r0
 8001df4:	b29a      	uxth	r2, r3
 8001df6:	4b6c      	ldr	r3, [pc, #432]	; (8001fa8 <main+0xff8>)
 8001df8:	801a      	strh	r2, [r3, #0]
					if (hspi3.State == HAL_SPI_STATE_READY && HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin) == GPIO_PIN_SET)
 8001dfa:	4b6c      	ldr	r3, [pc, #432]	; (8001fac <main+0xffc>)
 8001dfc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d10f      	bne.n	8001e26 <main+0xe76>
 8001e06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e0a:	4869      	ldr	r0, [pc, #420]	; (8001fb0 <main+0x1000>)
 8001e0c:	f003 faa2 	bl	8005354 <HAL_GPIO_ReadPin>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d107      	bne.n	8001e26 <main+0xe76>
					{
						MCP4922SetOutput(DACConfig, dataOut);
 8001e16:	4b67      	ldr	r3, [pc, #412]	; (8001fb4 <main+0x1004>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	4a63      	ldr	r2, [pc, #396]	; (8001fa8 <main+0xff8>)
 8001e1c:	8812      	ldrh	r2, [r2, #0]
 8001e1e:	4611      	mov	r1, r2
 8001e20:	4618      	mov	r0, r3
 8001e22:	f001 f97f 	bl	8003124 <MCP4922SetOutput>
					}
				}
				switch(inputchar){
 8001e26:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8001e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e2e:	f000 81e9 	beq.w	8002204 <main+0x1254>
 8001e32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e36:	f2c0 86ed 	blt.w	8002c14 <main+0x1c64>
 8001e3a:	2b79      	cmp	r3, #121	; 0x79
 8001e3c:	f300 86ea 	bgt.w	8002c14 <main+0x1c64>
 8001e40:	2b61      	cmp	r3, #97	; 0x61
 8001e42:	f2c0 86e7 	blt.w	8002c14 <main+0x1c64>
 8001e46:	3b61      	subs	r3, #97	; 0x61
 8001e48:	2b18      	cmp	r3, #24
 8001e4a:	f200 86e3 	bhi.w	8002c14 <main+0x1c64>
 8001e4e:	a201      	add	r2, pc, #4	; (adr r2, 8001e54 <main+0xea4>)
 8001e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e54:	08001eb9 	.word	0x08001eb9
 8001e58:	08002c15 	.word	0x08002c15
 8001e5c:	08002c15 	.word	0x08002c15
 8001e60:	08002007 	.word	0x08002007
 8001e64:	08002083 	.word	0x08002083
 8001e68:	08002045 	.word	0x08002045
 8001e6c:	08002107 	.word	0x08002107
 8001e70:	08002145 	.word	0x08002145
 8001e74:	08002c15 	.word	0x08002c15
 8001e78:	08002c15 	.word	0x08002c15
 8001e7c:	08002c15 	.word	0x08002c15
 8001e80:	08002c15 	.word	0x08002c15
 8001e84:	08002c15 	.word	0x08002c15
 8001e88:	08002c15 	.word	0x08002c15
 8001e8c:	08002c15 	.word	0x08002c15
 8001e90:	08002c15 	.word	0x08002c15
 8001e94:	08001f3d 	.word	0x08001f3d
 8001e98:	080020c5 	.word	0x080020c5
 8001e9c:	08001efb 	.word	0x08001efb
 8001ea0:	08002183 	.word	0x08002183
 8001ea4:	08002c15 	.word	0x08002c15
 8001ea8:	08002c15 	.word	0x08002c15
 8001eac:	08001fc9 	.word	0x08001fc9
 8001eb0:	080021ff 	.word	0x080021ff
 8001eb4:	080021c1 	.word	0x080021c1
					case -1:
						break;
					case 'a':
						WaveVhigh[1] -= 10;
 8001eb8:	4b38      	ldr	r3, [pc, #224]	; (8001f9c <main+0xfec>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	3b0a      	subs	r3, #10
 8001ebe:	4a37      	ldr	r2, [pc, #220]	; (8001f9c <main+0xfec>)
 8001ec0:	6053      	str	r3, [r2, #4]
						if(WaveVhigh[1] <= WaveVlow[1])
 8001ec2:	4b36      	ldr	r3, [pc, #216]	; (8001f9c <main+0xfec>)
 8001ec4:	685a      	ldr	r2, [r3, #4]
 8001ec6:	4b36      	ldr	r3, [pc, #216]	; (8001fa0 <main+0xff0>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	dc12      	bgt.n	8001ef4 <main+0xf44>
						{
							sprintf(TxDataBuffer, "V_high can not be less than or equal to V_low\n\n\r");
 8001ece:	493a      	ldr	r1, [pc, #232]	; (8001fb8 <main+0x1008>)
 8001ed0:	483a      	ldr	r0, [pc, #232]	; (8001fbc <main+0x100c>)
 8001ed2:	f006 fe39 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001ed6:	4839      	ldr	r0, [pc, #228]	; (8001fbc <main+0x100c>)
 8001ed8:	f7fe f982 	bl	80001e0 <strlen>
 8001edc:	4603      	mov	r3, r0
 8001ede:	b29a      	uxth	r2, r3
 8001ee0:	2364      	movs	r3, #100	; 0x64
 8001ee2:	4936      	ldr	r1, [pc, #216]	; (8001fbc <main+0x100c>)
 8001ee4:	4836      	ldr	r0, [pc, #216]	; (8001fc0 <main+0x1010>)
 8001ee6:	f004 ff68 	bl	8006dba <HAL_UART_Transmit>
							WaveVhigh[1] += 10;
 8001eea:	4b2c      	ldr	r3, [pc, #176]	; (8001f9c <main+0xfec>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	330a      	adds	r3, #10
 8001ef0:	4a2a      	ldr	r2, [pc, #168]	; (8001f9c <main+0xfec>)
 8001ef2:	6053      	str	r3, [r2, #4]
						}
						State = WaveSine;
 8001ef4:	2314      	movs	r3, #20
 8001ef6:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001ef8:	e185      	b.n	8002206 <main+0x1256>
					case 's':
						WaveVhigh[1] -= 1;
 8001efa:	4b28      	ldr	r3, [pc, #160]	; (8001f9c <main+0xfec>)
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	3b01      	subs	r3, #1
 8001f00:	4a26      	ldr	r2, [pc, #152]	; (8001f9c <main+0xfec>)
 8001f02:	6053      	str	r3, [r2, #4]
						if(WaveVhigh[1] <= WaveVlow[1])
 8001f04:	4b25      	ldr	r3, [pc, #148]	; (8001f9c <main+0xfec>)
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	4b25      	ldr	r3, [pc, #148]	; (8001fa0 <main+0xff0>)
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	dc12      	bgt.n	8001f36 <main+0xf86>
						{
							sprintf(TxDataBuffer, "V_high can not be less than or equal to V_low\n\n\r");
 8001f10:	4929      	ldr	r1, [pc, #164]	; (8001fb8 <main+0x1008>)
 8001f12:	482a      	ldr	r0, [pc, #168]	; (8001fbc <main+0x100c>)
 8001f14:	f006 fe18 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001f18:	4828      	ldr	r0, [pc, #160]	; (8001fbc <main+0x100c>)
 8001f1a:	f7fe f961 	bl	80001e0 <strlen>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	b29a      	uxth	r2, r3
 8001f22:	2364      	movs	r3, #100	; 0x64
 8001f24:	4925      	ldr	r1, [pc, #148]	; (8001fbc <main+0x100c>)
 8001f26:	4826      	ldr	r0, [pc, #152]	; (8001fc0 <main+0x1010>)
 8001f28:	f004 ff47 	bl	8006dba <HAL_UART_Transmit>
							WaveVhigh[1] += 1;
 8001f2c:	4b1b      	ldr	r3, [pc, #108]	; (8001f9c <main+0xfec>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	3301      	adds	r3, #1
 8001f32:	4a1a      	ldr	r2, [pc, #104]	; (8001f9c <main+0xfec>)
 8001f34:	6053      	str	r3, [r2, #4]
						}
						State = WaveSine;
 8001f36:	2314      	movs	r3, #20
 8001f38:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001f3a:	e164      	b.n	8002206 <main+0x1256>
					case 'q':
						WaveVhigh[1] += 10;
 8001f3c:	4b17      	ldr	r3, [pc, #92]	; (8001f9c <main+0xfec>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	330a      	adds	r3, #10
 8001f42:	4a16      	ldr	r2, [pc, #88]	; (8001f9c <main+0xfec>)
 8001f44:	6053      	str	r3, [r2, #4]
						if(WaveVhigh[1] > 33)
 8001f46:	4b15      	ldr	r3, [pc, #84]	; (8001f9c <main+0xfec>)
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	2b21      	cmp	r3, #33	; 0x21
 8001f4c:	dd12      	ble.n	8001f74 <main+0xfc4>
						{
							sprintf(TxDataBuffer, "V_high can not be more than 3.3 V\n\n\r");
 8001f4e:	491d      	ldr	r1, [pc, #116]	; (8001fc4 <main+0x1014>)
 8001f50:	481a      	ldr	r0, [pc, #104]	; (8001fbc <main+0x100c>)
 8001f52:	f006 fdf9 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001f56:	4819      	ldr	r0, [pc, #100]	; (8001fbc <main+0x100c>)
 8001f58:	f7fe f942 	bl	80001e0 <strlen>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	2364      	movs	r3, #100	; 0x64
 8001f62:	4916      	ldr	r1, [pc, #88]	; (8001fbc <main+0x100c>)
 8001f64:	4816      	ldr	r0, [pc, #88]	; (8001fc0 <main+0x1010>)
 8001f66:	f004 ff28 	bl	8006dba <HAL_UART_Transmit>
							WaveVhigh[1] -= 10;
 8001f6a:	4b0c      	ldr	r3, [pc, #48]	; (8001f9c <main+0xfec>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	3b0a      	subs	r3, #10
 8001f70:	4a0a      	ldr	r2, [pc, #40]	; (8001f9c <main+0xfec>)
 8001f72:	6053      	str	r3, [r2, #4]
						}
						State = WaveSine;
 8001f74:	2314      	movs	r3, #20
 8001f76:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8001f78:	e145      	b.n	8002206 <main+0x1256>
 8001f7a:	bf00      	nop
 8001f7c:	f3af 8000 	nop.w
 8001f80:	99461d59 	.word	0x99461d59
 8001f84:	4063e78a 	.word	0x4063e78a
 8001f88:	d2f1a9fc 	.word	0xd2f1a9fc
 8001f8c:	3f50624d 	.word	0x3f50624d
 8001f90:	200000c4 	.word	0x200000c4
 8001f94:	200000c0 	.word	0x200000c0
 8001f98:	20000000 	.word	0x20000000
 8001f9c:	2000000c 	.word	0x2000000c
 8001fa0:	200000b4 	.word	0x200000b4
 8001fa4:	3e0f83e1 	.word	0x3e0f83e1
 8001fa8:	20000118 	.word	0x20000118
 8001fac:	20000174 	.word	0x20000174
 8001fb0:	40020400 	.word	0x40020400
 8001fb4:	20000020 	.word	0x20000020
 8001fb8:	08009538 	.word	0x08009538
 8001fbc:	200000c8 	.word	0x200000c8
 8001fc0:	200002bc 	.word	0x200002bc
 8001fc4:	0800956c 	.word	0x0800956c
					case 'w':
						WaveVhigh[1] += 1;
 8001fc8:	4b90      	ldr	r3, [pc, #576]	; (800220c <main+0x125c>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	4a8f      	ldr	r2, [pc, #572]	; (800220c <main+0x125c>)
 8001fd0:	6053      	str	r3, [r2, #4]
						if(WaveVhigh[1] > 33)
 8001fd2:	4b8e      	ldr	r3, [pc, #568]	; (800220c <main+0x125c>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b21      	cmp	r3, #33	; 0x21
 8001fd8:	dd12      	ble.n	8002000 <main+0x1050>
						{
							sprintf(TxDataBuffer, "V_high can not be more than 3.3 V\n\n\r");
 8001fda:	498d      	ldr	r1, [pc, #564]	; (8002210 <main+0x1260>)
 8001fdc:	488d      	ldr	r0, [pc, #564]	; (8002214 <main+0x1264>)
 8001fde:	f006 fdb3 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8001fe2:	488c      	ldr	r0, [pc, #560]	; (8002214 <main+0x1264>)
 8001fe4:	f7fe f8fc 	bl	80001e0 <strlen>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	2364      	movs	r3, #100	; 0x64
 8001fee:	4989      	ldr	r1, [pc, #548]	; (8002214 <main+0x1264>)
 8001ff0:	4889      	ldr	r0, [pc, #548]	; (8002218 <main+0x1268>)
 8001ff2:	f004 fee2 	bl	8006dba <HAL_UART_Transmit>
							WaveVhigh[1] -= 1;
 8001ff6:	4b85      	ldr	r3, [pc, #532]	; (800220c <main+0x125c>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	4a83      	ldr	r2, [pc, #524]	; (800220c <main+0x125c>)
 8001ffe:	6053      	str	r3, [r2, #4]
						}
						State = WaveSine;
 8002000:	2314      	movs	r3, #20
 8002002:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002004:	e0ff      	b.n	8002206 <main+0x1256>
					case 'd':
						WaveVlow[1] -= 10;
 8002006:	4b85      	ldr	r3, [pc, #532]	; (800221c <main+0x126c>)
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	3b0a      	subs	r3, #10
 800200c:	4a83      	ldr	r2, [pc, #524]	; (800221c <main+0x126c>)
 800200e:	6053      	str	r3, [r2, #4]
						if(WaveVlow[1] < 0)
 8002010:	4b82      	ldr	r3, [pc, #520]	; (800221c <main+0x126c>)
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	da12      	bge.n	800203e <main+0x108e>
						{
							sprintf(TxDataBuffer, "V_low can not be less than 0.0 V\n\n\r");
 8002018:	4981      	ldr	r1, [pc, #516]	; (8002220 <main+0x1270>)
 800201a:	487e      	ldr	r0, [pc, #504]	; (8002214 <main+0x1264>)
 800201c:	f006 fd94 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002020:	487c      	ldr	r0, [pc, #496]	; (8002214 <main+0x1264>)
 8002022:	f7fe f8dd 	bl	80001e0 <strlen>
 8002026:	4603      	mov	r3, r0
 8002028:	b29a      	uxth	r2, r3
 800202a:	2364      	movs	r3, #100	; 0x64
 800202c:	4979      	ldr	r1, [pc, #484]	; (8002214 <main+0x1264>)
 800202e:	487a      	ldr	r0, [pc, #488]	; (8002218 <main+0x1268>)
 8002030:	f004 fec3 	bl	8006dba <HAL_UART_Transmit>
							WaveVlow[1] += 10;
 8002034:	4b79      	ldr	r3, [pc, #484]	; (800221c <main+0x126c>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	330a      	adds	r3, #10
 800203a:	4a78      	ldr	r2, [pc, #480]	; (800221c <main+0x126c>)
 800203c:	6053      	str	r3, [r2, #4]
						}
						State = WaveSine;
 800203e:	2314      	movs	r3, #20
 8002040:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002042:	e0e0      	b.n	8002206 <main+0x1256>
					case 'f':
						WaveVlow[1] -= 1;
 8002044:	4b75      	ldr	r3, [pc, #468]	; (800221c <main+0x126c>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	3b01      	subs	r3, #1
 800204a:	4a74      	ldr	r2, [pc, #464]	; (800221c <main+0x126c>)
 800204c:	6053      	str	r3, [r2, #4]
						if(WaveVlow[1] < 0)
 800204e:	4b73      	ldr	r3, [pc, #460]	; (800221c <main+0x126c>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	2b00      	cmp	r3, #0
 8002054:	da12      	bge.n	800207c <main+0x10cc>
						{
							sprintf(TxDataBuffer, "V_low can not be less than 0.0 V\n\n\r");
 8002056:	4972      	ldr	r1, [pc, #456]	; (8002220 <main+0x1270>)
 8002058:	486e      	ldr	r0, [pc, #440]	; (8002214 <main+0x1264>)
 800205a:	f006 fd75 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 800205e:	486d      	ldr	r0, [pc, #436]	; (8002214 <main+0x1264>)
 8002060:	f7fe f8be 	bl	80001e0 <strlen>
 8002064:	4603      	mov	r3, r0
 8002066:	b29a      	uxth	r2, r3
 8002068:	2364      	movs	r3, #100	; 0x64
 800206a:	496a      	ldr	r1, [pc, #424]	; (8002214 <main+0x1264>)
 800206c:	486a      	ldr	r0, [pc, #424]	; (8002218 <main+0x1268>)
 800206e:	f004 fea4 	bl	8006dba <HAL_UART_Transmit>
							WaveVlow[1] += 1;
 8002072:	4b6a      	ldr	r3, [pc, #424]	; (800221c <main+0x126c>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	3301      	adds	r3, #1
 8002078:	4a68      	ldr	r2, [pc, #416]	; (800221c <main+0x126c>)
 800207a:	6053      	str	r3, [r2, #4]
						}
						State = WaveSine;
 800207c:	2314      	movs	r3, #20
 800207e:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002080:	e0c1      	b.n	8002206 <main+0x1256>
					case 'e':
						WaveVlow[1] += 10;
 8002082:	4b66      	ldr	r3, [pc, #408]	; (800221c <main+0x126c>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	330a      	adds	r3, #10
 8002088:	4a64      	ldr	r2, [pc, #400]	; (800221c <main+0x126c>)
 800208a:	6053      	str	r3, [r2, #4]
						if(WaveVlow[1] >= WaveVhigh[1])
 800208c:	4b63      	ldr	r3, [pc, #396]	; (800221c <main+0x126c>)
 800208e:	685a      	ldr	r2, [r3, #4]
 8002090:	4b5e      	ldr	r3, [pc, #376]	; (800220c <main+0x125c>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	429a      	cmp	r2, r3
 8002096:	db12      	blt.n	80020be <main+0x110e>
						{
							sprintf(TxDataBuffer, "V_low can not be more than or equal to V_high\n\n\r");
 8002098:	4962      	ldr	r1, [pc, #392]	; (8002224 <main+0x1274>)
 800209a:	485e      	ldr	r0, [pc, #376]	; (8002214 <main+0x1264>)
 800209c:	f006 fd54 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 80020a0:	485c      	ldr	r0, [pc, #368]	; (8002214 <main+0x1264>)
 80020a2:	f7fe f89d 	bl	80001e0 <strlen>
 80020a6:	4603      	mov	r3, r0
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	2364      	movs	r3, #100	; 0x64
 80020ac:	4959      	ldr	r1, [pc, #356]	; (8002214 <main+0x1264>)
 80020ae:	485a      	ldr	r0, [pc, #360]	; (8002218 <main+0x1268>)
 80020b0:	f004 fe83 	bl	8006dba <HAL_UART_Transmit>
							WaveVlow[1] -= 10;
 80020b4:	4b59      	ldr	r3, [pc, #356]	; (800221c <main+0x126c>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	3b0a      	subs	r3, #10
 80020ba:	4a58      	ldr	r2, [pc, #352]	; (800221c <main+0x126c>)
 80020bc:	6053      	str	r3, [r2, #4]
						}
						State = WaveSine;
 80020be:	2314      	movs	r3, #20
 80020c0:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80020c2:	e0a0      	b.n	8002206 <main+0x1256>
					case 'r':
						WaveVlow[1] += 1;
 80020c4:	4b55      	ldr	r3, [pc, #340]	; (800221c <main+0x126c>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	3301      	adds	r3, #1
 80020ca:	4a54      	ldr	r2, [pc, #336]	; (800221c <main+0x126c>)
 80020cc:	6053      	str	r3, [r2, #4]
						if(WaveVlow[1] >= WaveVhigh[1])
 80020ce:	4b53      	ldr	r3, [pc, #332]	; (800221c <main+0x126c>)
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	4b4e      	ldr	r3, [pc, #312]	; (800220c <main+0x125c>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	429a      	cmp	r2, r3
 80020d8:	db12      	blt.n	8002100 <main+0x1150>
						{
							sprintf(TxDataBuffer, "V_low can not be more than or equal to V_high\n\n\r");
 80020da:	4952      	ldr	r1, [pc, #328]	; (8002224 <main+0x1274>)
 80020dc:	484d      	ldr	r0, [pc, #308]	; (8002214 <main+0x1264>)
 80020de:	f006 fd33 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 80020e2:	484c      	ldr	r0, [pc, #304]	; (8002214 <main+0x1264>)
 80020e4:	f7fe f87c 	bl	80001e0 <strlen>
 80020e8:	4603      	mov	r3, r0
 80020ea:	b29a      	uxth	r2, r3
 80020ec:	2364      	movs	r3, #100	; 0x64
 80020ee:	4949      	ldr	r1, [pc, #292]	; (8002214 <main+0x1264>)
 80020f0:	4849      	ldr	r0, [pc, #292]	; (8002218 <main+0x1268>)
 80020f2:	f004 fe62 	bl	8006dba <HAL_UART_Transmit>
							WaveVlow[1] -= 1;
 80020f6:	4b49      	ldr	r3, [pc, #292]	; (800221c <main+0x126c>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	3b01      	subs	r3, #1
 80020fc:	4a47      	ldr	r2, [pc, #284]	; (800221c <main+0x126c>)
 80020fe:	6053      	str	r3, [r2, #4]
						}
						State = WaveSine;
 8002100:	2314      	movs	r3, #20
 8002102:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002104:	e07f      	b.n	8002206 <main+0x1256>
					case 'g':
						WaveFreq[1] -= 10;
 8002106:	4b48      	ldr	r3, [pc, #288]	; (8002228 <main+0x1278>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	3b0a      	subs	r3, #10
 800210c:	4a46      	ldr	r2, [pc, #280]	; (8002228 <main+0x1278>)
 800210e:	6053      	str	r3, [r2, #4]
						if(WaveFreq[1] < 0)
 8002110:	4b45      	ldr	r3, [pc, #276]	; (8002228 <main+0x1278>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	da12      	bge.n	800213e <main+0x118e>
						{
							sprintf(TxDataBuffer, "Frequency can not be lass than 0 Hz\n\n\r");
 8002118:	4944      	ldr	r1, [pc, #272]	; (800222c <main+0x127c>)
 800211a:	483e      	ldr	r0, [pc, #248]	; (8002214 <main+0x1264>)
 800211c:	f006 fd14 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002120:	483c      	ldr	r0, [pc, #240]	; (8002214 <main+0x1264>)
 8002122:	f7fe f85d 	bl	80001e0 <strlen>
 8002126:	4603      	mov	r3, r0
 8002128:	b29a      	uxth	r2, r3
 800212a:	2364      	movs	r3, #100	; 0x64
 800212c:	4939      	ldr	r1, [pc, #228]	; (8002214 <main+0x1264>)
 800212e:	483a      	ldr	r0, [pc, #232]	; (8002218 <main+0x1268>)
 8002130:	f004 fe43 	bl	8006dba <HAL_UART_Transmit>
							WaveFreq[1] += 10;
 8002134:	4b3c      	ldr	r3, [pc, #240]	; (8002228 <main+0x1278>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	330a      	adds	r3, #10
 800213a:	4a3b      	ldr	r2, [pc, #236]	; (8002228 <main+0x1278>)
 800213c:	6053      	str	r3, [r2, #4]
						}
						State = WaveSine;
 800213e:	2314      	movs	r3, #20
 8002140:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002142:	e060      	b.n	8002206 <main+0x1256>
					case 'h':
						WaveFreq[1] -= 1;
 8002144:	4b38      	ldr	r3, [pc, #224]	; (8002228 <main+0x1278>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	3b01      	subs	r3, #1
 800214a:	4a37      	ldr	r2, [pc, #220]	; (8002228 <main+0x1278>)
 800214c:	6053      	str	r3, [r2, #4]
						if(WaveFreq[1] < 0)
 800214e:	4b36      	ldr	r3, [pc, #216]	; (8002228 <main+0x1278>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2b00      	cmp	r3, #0
 8002154:	da12      	bge.n	800217c <main+0x11cc>
						{
							sprintf(TxDataBuffer, "Frequency can not be lass than 0 Hz\n\n\r");
 8002156:	4935      	ldr	r1, [pc, #212]	; (800222c <main+0x127c>)
 8002158:	482e      	ldr	r0, [pc, #184]	; (8002214 <main+0x1264>)
 800215a:	f006 fcf5 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 800215e:	482d      	ldr	r0, [pc, #180]	; (8002214 <main+0x1264>)
 8002160:	f7fe f83e 	bl	80001e0 <strlen>
 8002164:	4603      	mov	r3, r0
 8002166:	b29a      	uxth	r2, r3
 8002168:	2364      	movs	r3, #100	; 0x64
 800216a:	492a      	ldr	r1, [pc, #168]	; (8002214 <main+0x1264>)
 800216c:	482a      	ldr	r0, [pc, #168]	; (8002218 <main+0x1268>)
 800216e:	f004 fe24 	bl	8006dba <HAL_UART_Transmit>
							WaveFreq[1] += 1;
 8002172:	4b2d      	ldr	r3, [pc, #180]	; (8002228 <main+0x1278>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	3301      	adds	r3, #1
 8002178:	4a2b      	ldr	r2, [pc, #172]	; (8002228 <main+0x1278>)
 800217a:	6053      	str	r3, [r2, #4]
						}
						State = WaveSine;
 800217c:	2314      	movs	r3, #20
 800217e:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002180:	e041      	b.n	8002206 <main+0x1256>
					case 't':
						WaveFreq[1] += 10;
 8002182:	4b29      	ldr	r3, [pc, #164]	; (8002228 <main+0x1278>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	330a      	adds	r3, #10
 8002188:	4a27      	ldr	r2, [pc, #156]	; (8002228 <main+0x1278>)
 800218a:	6053      	str	r3, [r2, #4]
						if(WaveFreq[1] > 100)
 800218c:	4b26      	ldr	r3, [pc, #152]	; (8002228 <main+0x1278>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	2b64      	cmp	r3, #100	; 0x64
 8002192:	dd12      	ble.n	80021ba <main+0x120a>
						{
							sprintf(TxDataBuffer, "Frequency can not be more than 10.0 Hz\n\n\r");
 8002194:	4926      	ldr	r1, [pc, #152]	; (8002230 <main+0x1280>)
 8002196:	481f      	ldr	r0, [pc, #124]	; (8002214 <main+0x1264>)
 8002198:	f006 fcd6 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 800219c:	481d      	ldr	r0, [pc, #116]	; (8002214 <main+0x1264>)
 800219e:	f7fe f81f 	bl	80001e0 <strlen>
 80021a2:	4603      	mov	r3, r0
 80021a4:	b29a      	uxth	r2, r3
 80021a6:	2364      	movs	r3, #100	; 0x64
 80021a8:	491a      	ldr	r1, [pc, #104]	; (8002214 <main+0x1264>)
 80021aa:	481b      	ldr	r0, [pc, #108]	; (8002218 <main+0x1268>)
 80021ac:	f004 fe05 	bl	8006dba <HAL_UART_Transmit>
							WaveFreq[1] -= 10;
 80021b0:	4b1d      	ldr	r3, [pc, #116]	; (8002228 <main+0x1278>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	3b0a      	subs	r3, #10
 80021b6:	4a1c      	ldr	r2, [pc, #112]	; (8002228 <main+0x1278>)
 80021b8:	6053      	str	r3, [r2, #4]
						}
						State = WaveSine;
 80021ba:	2314      	movs	r3, #20
 80021bc:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80021be:	e022      	b.n	8002206 <main+0x1256>
					case 'y':
						WaveFreq[1] += 1;
 80021c0:	4b19      	ldr	r3, [pc, #100]	; (8002228 <main+0x1278>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	3301      	adds	r3, #1
 80021c6:	4a18      	ldr	r2, [pc, #96]	; (8002228 <main+0x1278>)
 80021c8:	6053      	str	r3, [r2, #4]
						if(WaveFreq[1] > 100)
 80021ca:	4b17      	ldr	r3, [pc, #92]	; (8002228 <main+0x1278>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b64      	cmp	r3, #100	; 0x64
 80021d0:	dd12      	ble.n	80021f8 <main+0x1248>
						{
							sprintf(TxDataBuffer, "Frequency can not be more than 10.0 Hz\n\n\r");
 80021d2:	4917      	ldr	r1, [pc, #92]	; (8002230 <main+0x1280>)
 80021d4:	480f      	ldr	r0, [pc, #60]	; (8002214 <main+0x1264>)
 80021d6:	f006 fcb7 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 80021da:	480e      	ldr	r0, [pc, #56]	; (8002214 <main+0x1264>)
 80021dc:	f7fe f800 	bl	80001e0 <strlen>
 80021e0:	4603      	mov	r3, r0
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	2364      	movs	r3, #100	; 0x64
 80021e6:	490b      	ldr	r1, [pc, #44]	; (8002214 <main+0x1264>)
 80021e8:	480b      	ldr	r0, [pc, #44]	; (8002218 <main+0x1268>)
 80021ea:	f004 fde6 	bl	8006dba <HAL_UART_Transmit>
							WaveFreq[1] -= 1;
 80021ee:	4b0e      	ldr	r3, [pc, #56]	; (8002228 <main+0x1278>)
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	3b01      	subs	r3, #1
 80021f4:	4a0c      	ldr	r2, [pc, #48]	; (8002228 <main+0x1278>)
 80021f6:	6053      	str	r3, [r2, #4]
						}
						State = WaveSine;
 80021f8:	2314      	movs	r3, #20
 80021fa:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80021fc:	e003      	b.n	8002206 <main+0x1256>
					case 'x':
						State = selectWave;
 80021fe:	2300      	movs	r3, #0
 8002200:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002202:	e000      	b.n	8002206 <main+0x1256>
						break;
 8002204:	bf00      	nop
				State = WaitSineSelect;
				break;
				}break;
 8002206:	f000 bd05 	b.w	8002c14 <main+0x1c64>
 800220a:	bf00      	nop
 800220c:	2000000c 	.word	0x2000000c
 8002210:	0800956c 	.word	0x0800956c
 8002214:	200000c8 	.word	0x200000c8
 8002218:	200002bc 	.word	0x200002bc
 800221c:	200000b4 	.word	0x200000b4
 8002220:	08009594 	.word	0x08009594
 8002224:	080095b8 	.word	0x080095b8
 8002228:	20000000 	.word	0x20000000
 800222c:	080095ec 	.word	0x080095ec
 8002230:	08009614 	.word	0x08009614
// Square wave ---------------------------------------------------------------------------------------
			case(WaveSquare):
				sprintf(TxDataBuffer, "Wave form: Square\n\r");
 8002234:	4975      	ldr	r1, [pc, #468]	; (800240c <main+0x145c>)
 8002236:	4876      	ldr	r0, [pc, #472]	; (8002410 <main+0x1460>)
 8002238:	f006 fc86 	bl	8008b48 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 800223c:	4874      	ldr	r0, [pc, #464]	; (8002410 <main+0x1460>)
 800223e:	f7fd ffcf 	bl	80001e0 <strlen>
 8002242:	4603      	mov	r3, r0
 8002244:	b29a      	uxth	r2, r3
 8002246:	2364      	movs	r3, #100	; 0x64
 8002248:	4971      	ldr	r1, [pc, #452]	; (8002410 <main+0x1460>)
 800224a:	4872      	ldr	r0, [pc, #456]	; (8002414 <main+0x1464>)
 800224c:	f004 fdb5 	bl	8006dba <HAL_UART_Transmit>
				sprintf(TxDataBuffer, "[-a.s] V_high: %d.%d V [+q.w]		[-d.f] V_low: %d.%d V [+e.r]\n\r",WaveVhigh[2]/10 ,WaveVhigh[2]%10 ,WaveVlow[2]/10 ,WaveVlow[2]%10);
 8002250:	4b71      	ldr	r3, [pc, #452]	; (8002418 <main+0x1468>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	4a71      	ldr	r2, [pc, #452]	; (800241c <main+0x146c>)
 8002256:	fb82 1203 	smull	r1, r2, r2, r3
 800225a:	1092      	asrs	r2, r2, #2
 800225c:	17db      	asrs	r3, r3, #31
 800225e:	1ad5      	subs	r5, r2, r3
 8002260:	4b6d      	ldr	r3, [pc, #436]	; (8002418 <main+0x1468>)
 8002262:	689a      	ldr	r2, [r3, #8]
 8002264:	4b6d      	ldr	r3, [pc, #436]	; (800241c <main+0x146c>)
 8002266:	fb83 1302 	smull	r1, r3, r3, r2
 800226a:	1099      	asrs	r1, r3, #2
 800226c:	17d3      	asrs	r3, r2, #31
 800226e:	1ac8      	subs	r0, r1, r3
 8002270:	4603      	mov	r3, r0
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	4403      	add	r3, r0
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	1ad0      	subs	r0, r2, r3
 800227a:	4b69      	ldr	r3, [pc, #420]	; (8002420 <main+0x1470>)
 800227c:	6899      	ldr	r1, [r3, #8]
 800227e:	4b67      	ldr	r3, [pc, #412]	; (800241c <main+0x146c>)
 8002280:	fb83 2301 	smull	r2, r3, r3, r1
 8002284:	109a      	asrs	r2, r3, #2
 8002286:	17cb      	asrs	r3, r1, #31
 8002288:	1ad4      	subs	r4, r2, r3
 800228a:	4b65      	ldr	r3, [pc, #404]	; (8002420 <main+0x1470>)
 800228c:	6899      	ldr	r1, [r3, #8]
 800228e:	4b63      	ldr	r3, [pc, #396]	; (800241c <main+0x146c>)
 8002290:	fb83 2301 	smull	r2, r3, r3, r1
 8002294:	109a      	asrs	r2, r3, #2
 8002296:	17cb      	asrs	r3, r1, #31
 8002298:	1ad2      	subs	r2, r2, r3
 800229a:	4613      	mov	r3, r2
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	4413      	add	r3, r2
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	1aca      	subs	r2, r1, r3
 80022a4:	9201      	str	r2, [sp, #4]
 80022a6:	9400      	str	r4, [sp, #0]
 80022a8:	4603      	mov	r3, r0
 80022aa:	462a      	mov	r2, r5
 80022ac:	495d      	ldr	r1, [pc, #372]	; (8002424 <main+0x1474>)
 80022ae:	4858      	ldr	r0, [pc, #352]	; (8002410 <main+0x1460>)
 80022b0:	f006 fc4a 	bl	8008b48 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 1000);
 80022b4:	4856      	ldr	r0, [pc, #344]	; (8002410 <main+0x1460>)
 80022b6:	f7fd ff93 	bl	80001e0 <strlen>
 80022ba:	4603      	mov	r3, r0
 80022bc:	b29a      	uxth	r2, r3
 80022be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022c2:	4953      	ldr	r1, [pc, #332]	; (8002410 <main+0x1460>)
 80022c4:	4853      	ldr	r0, [pc, #332]	; (8002414 <main+0x1464>)
 80022c6:	f004 fd78 	bl	8006dba <HAL_UART_Transmit>
				sprintf(TxDataBuffer, "[-g.h] Frequency: %d.%d Hz [+t.y]	[-j k] Duty cycle: %d %% [+u i]\n\r",WaveFreq[2]/10 ,WaveFreq[2]%10 ,DutyCycle);
 80022ca:	4b57      	ldr	r3, [pc, #348]	; (8002428 <main+0x1478>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	4a53      	ldr	r2, [pc, #332]	; (800241c <main+0x146c>)
 80022d0:	fb82 1203 	smull	r1, r2, r2, r3
 80022d4:	1092      	asrs	r2, r2, #2
 80022d6:	17db      	asrs	r3, r3, #31
 80022d8:	1ad0      	subs	r0, r2, r3
 80022da:	4b53      	ldr	r3, [pc, #332]	; (8002428 <main+0x1478>)
 80022dc:	6899      	ldr	r1, [r3, #8]
 80022de:	4b4f      	ldr	r3, [pc, #316]	; (800241c <main+0x146c>)
 80022e0:	fb83 2301 	smull	r2, r3, r3, r1
 80022e4:	109a      	asrs	r2, r3, #2
 80022e6:	17cb      	asrs	r3, r1, #31
 80022e8:	1ad2      	subs	r2, r2, r3
 80022ea:	4613      	mov	r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	4413      	add	r3, r2
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	1aca      	subs	r2, r1, r3
 80022f4:	4b4d      	ldr	r3, [pc, #308]	; (800242c <main+0x147c>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	9300      	str	r3, [sp, #0]
 80022fa:	4613      	mov	r3, r2
 80022fc:	4602      	mov	r2, r0
 80022fe:	494c      	ldr	r1, [pc, #304]	; (8002430 <main+0x1480>)
 8002300:	4843      	ldr	r0, [pc, #268]	; (8002410 <main+0x1460>)
 8002302:	f006 fc21 	bl	8008b48 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 1000);
 8002306:	4842      	ldr	r0, [pc, #264]	; (8002410 <main+0x1460>)
 8002308:	f7fd ff6a 	bl	80001e0 <strlen>
 800230c:	4603      	mov	r3, r0
 800230e:	b29a      	uxth	r2, r3
 8002310:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002314:	493e      	ldr	r1, [pc, #248]	; (8002410 <main+0x1460>)
 8002316:	483f      	ldr	r0, [pc, #252]	; (8002414 <main+0x1464>)
 8002318:	f004 fd4f 	bl	8006dba <HAL_UART_Transmit>
				sprintf(TxDataBuffer, "[x] back to select wave from\n\n\r");
 800231c:	4945      	ldr	r1, [pc, #276]	; (8002434 <main+0x1484>)
 800231e:	483c      	ldr	r0, [pc, #240]	; (8002410 <main+0x1460>)
 8002320:	f006 fc12 	bl	8008b48 <siprintf>
				HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002324:	483a      	ldr	r0, [pc, #232]	; (8002410 <main+0x1460>)
 8002326:	f7fd ff5b 	bl	80001e0 <strlen>
 800232a:	4603      	mov	r3, r0
 800232c:	b29a      	uxth	r2, r3
 800232e:	2364      	movs	r3, #100	; 0x64
 8002330:	4937      	ldr	r1, [pc, #220]	; (8002410 <main+0x1460>)
 8002332:	4838      	ldr	r0, [pc, #224]	; (8002414 <main+0x1464>)
 8002334:	f004 fd41 	bl	8006dba <HAL_UART_Transmit>
				dataOut = WaveVlow[2]*4096/33;
 8002338:	4b39      	ldr	r3, [pc, #228]	; (8002420 <main+0x1470>)
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	031b      	lsls	r3, r3, #12
 800233e:	4a3e      	ldr	r2, [pc, #248]	; (8002438 <main+0x1488>)
 8002340:	fb82 1203 	smull	r1, r2, r2, r3
 8002344:	10d2      	asrs	r2, r2, #3
 8002346:	17db      	asrs	r3, r3, #31
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	b29a      	uxth	r2, r3
 800234c:	4b3b      	ldr	r3, [pc, #236]	; (800243c <main+0x148c>)
 800234e:	801a      	strh	r2, [r3, #0]
				WaveTimestamp = micros();
 8002350:	f000 ff92 	bl	8003278 <micros>
 8002354:	4602      	mov	r2, r0
 8002356:	460b      	mov	r3, r1
 8002358:	4b39      	ldr	r3, [pc, #228]	; (8002440 <main+0x1490>)
 800235a:	601a      	str	r2, [r3, #0]
				State = WaitSquareSelect;
 800235c:	2323      	movs	r3, #35	; 0x23
 800235e:	657b      	str	r3, [r7, #84]	; 0x54
				break;
 8002360:	f000 bc5c 	b.w	8002c1c <main+0x1c6c>
			case(WaitSquareSelect):
				if(dataOut == WaveVhigh[2]*4095/33){
 8002364:	4b35      	ldr	r3, [pc, #212]	; (800243c <main+0x148c>)
 8002366:	881b      	ldrh	r3, [r3, #0]
 8002368:	4619      	mov	r1, r3
 800236a:	4b2b      	ldr	r3, [pc, #172]	; (8002418 <main+0x1468>)
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	4613      	mov	r3, r2
 8002370:	031b      	lsls	r3, r3, #12
 8002372:	1a9b      	subs	r3, r3, r2
 8002374:	4a30      	ldr	r2, [pc, #192]	; (8002438 <main+0x1488>)
 8002376:	fb82 0203 	smull	r0, r2, r2, r3
 800237a:	10d2      	asrs	r2, r2, #3
 800237c:	17db      	asrs	r3, r3, #31
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	4299      	cmp	r1, r3
 8002382:	d163      	bne.n	800244c <main+0x149c>
					if (micros() - WaveTimestamp >= 1000000*(DutyCycle/(float)100)/(WaveFreq[2]/(float)10))
 8002384:	f000 ff78 	bl	8003278 <micros>
 8002388:	4b2d      	ldr	r3, [pc, #180]	; (8002440 <main+0x1490>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	461a      	mov	r2, r3
 800238e:	f04f 0300 	mov.w	r3, #0
 8002392:	1a84      	subs	r4, r0, r2
 8002394:	60bc      	str	r4, [r7, #8]
 8002396:	eb61 0303 	sbc.w	r3, r1, r3
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80023a0:	f7fe fc44 	bl	8000c2c <__aeabi_ul2f>
 80023a4:	ee05 0a90 	vmov	s11, r0
 80023a8:	4b20      	ldr	r3, [pc, #128]	; (800242c <main+0x147c>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	ee07 3a90 	vmov	s15, r3
 80023b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023b4:	eddf 6a23 	vldr	s13, [pc, #140]	; 8002444 <main+0x1494>
 80023b8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023bc:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002448 <main+0x1498>
 80023c0:	ee67 6a87 	vmul.f32	s13, s15, s14
 80023c4:	4b18      	ldr	r3, [pc, #96]	; (8002428 <main+0x1478>)
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	ee07 3a90 	vmov	s15, r3
 80023cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023d0:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 80023d4:	ee87 7a86 	vdiv.f32	s14, s15, s12
 80023d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023dc:	eef4 5ae7 	vcmpe.f32	s11, s15
 80023e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e4:	db79      	blt.n	80024da <main+0x152a>
					{
						WaveTimestamp = micros();
 80023e6:	f000 ff47 	bl	8003278 <micros>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	4b14      	ldr	r3, [pc, #80]	; (8002440 <main+0x1490>)
 80023f0:	601a      	str	r2, [r3, #0]
						dataOut = WaveVlow[2]*4096/33;
 80023f2:	4b0b      	ldr	r3, [pc, #44]	; (8002420 <main+0x1470>)
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	031b      	lsls	r3, r3, #12
 80023f8:	4a0f      	ldr	r2, [pc, #60]	; (8002438 <main+0x1488>)
 80023fa:	fb82 1203 	smull	r1, r2, r2, r3
 80023fe:	10d2      	asrs	r2, r2, #3
 8002400:	17db      	asrs	r3, r3, #31
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	b29a      	uxth	r2, r3
 8002406:	4b0d      	ldr	r3, [pc, #52]	; (800243c <main+0x148c>)
 8002408:	801a      	strh	r2, [r3, #0]
 800240a:	e066      	b.n	80024da <main+0x152a>
 800240c:	08009678 	.word	0x08009678
 8002410:	200000c8 	.word	0x200000c8
 8002414:	200002bc 	.word	0x200002bc
 8002418:	2000000c 	.word	0x2000000c
 800241c:	66666667 	.word	0x66666667
 8002420:	200000b4 	.word	0x200000b4
 8002424:	08009460 	.word	0x08009460
 8002428:	20000000 	.word	0x20000000
 800242c:	2000001c 	.word	0x2000001c
 8002430:	0800968c 	.word	0x0800968c
 8002434:	080094dc 	.word	0x080094dc
 8002438:	3e0f83e1 	.word	0x3e0f83e1
 800243c:	20000118 	.word	0x20000118
 8002440:	200000c4 	.word	0x200000c4
 8002444:	42c80000 	.word	0x42c80000
 8002448:	49742400 	.word	0x49742400
					}
				}
				else{
					if (micros() - WaveTimestamp >= 1000000*((100 - DutyCycle)/(float)100)/(WaveFreq[2]/(float)10))
 800244c:	f000 ff14 	bl	8003278 <micros>
 8002450:	4bc3      	ldr	r3, [pc, #780]	; (8002760 <main+0x17b0>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	461a      	mov	r2, r3
 8002456:	f04f 0300 	mov.w	r3, #0
 800245a:	1a84      	subs	r4, r0, r2
 800245c:	603c      	str	r4, [r7, #0]
 800245e:	eb61 0303 	sbc.w	r3, r1, r3
 8002462:	607b      	str	r3, [r7, #4]
 8002464:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002468:	f7fe fbe0 	bl	8000c2c <__aeabi_ul2f>
 800246c:	ee05 0a90 	vmov	s11, r0
 8002470:	4bbc      	ldr	r3, [pc, #752]	; (8002764 <main+0x17b4>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8002478:	ee07 3a90 	vmov	s15, r3
 800247c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002480:	eddf 6ab9 	vldr	s13, [pc, #740]	; 8002768 <main+0x17b8>
 8002484:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002488:	ed9f 7ab8 	vldr	s14, [pc, #736]	; 800276c <main+0x17bc>
 800248c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002490:	4bb7      	ldr	r3, [pc, #732]	; (8002770 <main+0x17c0>)
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	ee07 3a90 	vmov	s15, r3
 8002498:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800249c:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 80024a0:	ee87 7a86 	vdiv.f32	s14, s15, s12
 80024a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024a8:	eef4 5ae7 	vcmpe.f32	s11, s15
 80024ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b0:	db13      	blt.n	80024da <main+0x152a>
						{
							WaveTimestamp = micros();
 80024b2:	f000 fee1 	bl	8003278 <micros>
 80024b6:	4602      	mov	r2, r0
 80024b8:	460b      	mov	r3, r1
 80024ba:	4ba9      	ldr	r3, [pc, #676]	; (8002760 <main+0x17b0>)
 80024bc:	601a      	str	r2, [r3, #0]
							dataOut = WaveVhigh[2]*4095/33;
 80024be:	4bad      	ldr	r3, [pc, #692]	; (8002774 <main+0x17c4>)
 80024c0:	689a      	ldr	r2, [r3, #8]
 80024c2:	4613      	mov	r3, r2
 80024c4:	031b      	lsls	r3, r3, #12
 80024c6:	1a9b      	subs	r3, r3, r2
 80024c8:	4aab      	ldr	r2, [pc, #684]	; (8002778 <main+0x17c8>)
 80024ca:	fb82 1203 	smull	r1, r2, r2, r3
 80024ce:	10d2      	asrs	r2, r2, #3
 80024d0:	17db      	asrs	r3, r3, #31
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	4ba9      	ldr	r3, [pc, #676]	; (800277c <main+0x17cc>)
 80024d8:	801a      	strh	r2, [r3, #0]
						}
				}
				if (hspi3.State == HAL_SPI_STATE_READY && HAL_GPIO_ReadPin(SPI_SS_GPIO_Port, SPI_SS_Pin) == GPIO_PIN_SET)
 80024da:	4ba9      	ldr	r3, [pc, #676]	; (8002780 <main+0x17d0>)
 80024dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d10f      	bne.n	8002506 <main+0x1556>
 80024e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024ea:	48a6      	ldr	r0, [pc, #664]	; (8002784 <main+0x17d4>)
 80024ec:	f002 ff32 	bl	8005354 <HAL_GPIO_ReadPin>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d107      	bne.n	8002506 <main+0x1556>
				{
					MCP4922SetOutput(DACConfig, dataOut);
 80024f6:	4ba4      	ldr	r3, [pc, #656]	; (8002788 <main+0x17d8>)
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	4aa0      	ldr	r2, [pc, #640]	; (800277c <main+0x17cc>)
 80024fc:	8812      	ldrh	r2, [r2, #0]
 80024fe:	4611      	mov	r1, r2
 8002500:	4618      	mov	r0, r3
 8002502:	f000 fe0f 	bl	8003124 <MCP4922SetOutput>
				}

				switch(inputchar){
 8002506:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800250a:	3301      	adds	r3, #1
 800250c:	2b7a      	cmp	r3, #122	; 0x7a
 800250e:	f200 8384 	bhi.w	8002c1a <main+0x1c6a>
 8002512:	a201      	add	r2, pc, #4	; (adr r2, 8002518 <main+0x1568>)
 8002514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002518:	08002c0b 	.word	0x08002c0b
 800251c:	08002c1b 	.word	0x08002c1b
 8002520:	08002c1b 	.word	0x08002c1b
 8002524:	08002c1b 	.word	0x08002c1b
 8002528:	08002c1b 	.word	0x08002c1b
 800252c:	08002c1b 	.word	0x08002c1b
 8002530:	08002c1b 	.word	0x08002c1b
 8002534:	08002c1b 	.word	0x08002c1b
 8002538:	08002c1b 	.word	0x08002c1b
 800253c:	08002c1b 	.word	0x08002c1b
 8002540:	08002c1b 	.word	0x08002c1b
 8002544:	08002c1b 	.word	0x08002c1b
 8002548:	08002c1b 	.word	0x08002c1b
 800254c:	08002c1b 	.word	0x08002c1b
 8002550:	08002c1b 	.word	0x08002c1b
 8002554:	08002c1b 	.word	0x08002c1b
 8002558:	08002c1b 	.word	0x08002c1b
 800255c:	08002c1b 	.word	0x08002c1b
 8002560:	08002c1b 	.word	0x08002c1b
 8002564:	08002c1b 	.word	0x08002c1b
 8002568:	08002c1b 	.word	0x08002c1b
 800256c:	08002c1b 	.word	0x08002c1b
 8002570:	08002c1b 	.word	0x08002c1b
 8002574:	08002c1b 	.word	0x08002c1b
 8002578:	08002c1b 	.word	0x08002c1b
 800257c:	08002c1b 	.word	0x08002c1b
 8002580:	08002c1b 	.word	0x08002c1b
 8002584:	08002c1b 	.word	0x08002c1b
 8002588:	08002c1b 	.word	0x08002c1b
 800258c:	08002c1b 	.word	0x08002c1b
 8002590:	08002c1b 	.word	0x08002c1b
 8002594:	08002c1b 	.word	0x08002c1b
 8002598:	08002c1b 	.word	0x08002c1b
 800259c:	08002c1b 	.word	0x08002c1b
 80025a0:	08002c1b 	.word	0x08002c1b
 80025a4:	08002c1b 	.word	0x08002c1b
 80025a8:	08002c1b 	.word	0x08002c1b
 80025ac:	08002c1b 	.word	0x08002c1b
 80025b0:	08002c1b 	.word	0x08002c1b
 80025b4:	08002c1b 	.word	0x08002c1b
 80025b8:	08002c1b 	.word	0x08002c1b
 80025bc:	08002c1b 	.word	0x08002c1b
 80025c0:	08002c1b 	.word	0x08002c1b
 80025c4:	08002c1b 	.word	0x08002c1b
 80025c8:	08002c1b 	.word	0x08002c1b
 80025cc:	08002c1b 	.word	0x08002c1b
 80025d0:	08002c1b 	.word	0x08002c1b
 80025d4:	08002c1b 	.word	0x08002c1b
 80025d8:	08002c1b 	.word	0x08002c1b
 80025dc:	08002c1b 	.word	0x08002c1b
 80025e0:	08002c1b 	.word	0x08002c1b
 80025e4:	08002c1b 	.word	0x08002c1b
 80025e8:	08002c1b 	.word	0x08002c1b
 80025ec:	08002c1b 	.word	0x08002c1b
 80025f0:	08002c1b 	.word	0x08002c1b
 80025f4:	08002c1b 	.word	0x08002c1b
 80025f8:	08002c1b 	.word	0x08002c1b
 80025fc:	08002c1b 	.word	0x08002c1b
 8002600:	08002c1b 	.word	0x08002c1b
 8002604:	08002c1b 	.word	0x08002c1b
 8002608:	08002c1b 	.word	0x08002c1b
 800260c:	08002c1b 	.word	0x08002c1b
 8002610:	08002c1b 	.word	0x08002c1b
 8002614:	08002c1b 	.word	0x08002c1b
 8002618:	08002c1b 	.word	0x08002c1b
 800261c:	08002c1b 	.word	0x08002c1b
 8002620:	08002c1b 	.word	0x08002c1b
 8002624:	08002c1b 	.word	0x08002c1b
 8002628:	08002c1b 	.word	0x08002c1b
 800262c:	08002c1b 	.word	0x08002c1b
 8002630:	08002c1b 	.word	0x08002c1b
 8002634:	08002c1b 	.word	0x08002c1b
 8002638:	08002c1b 	.word	0x08002c1b
 800263c:	08002c1b 	.word	0x08002c1b
 8002640:	08002c1b 	.word	0x08002c1b
 8002644:	08002c1b 	.word	0x08002c1b
 8002648:	08002c1b 	.word	0x08002c1b
 800264c:	08002c1b 	.word	0x08002c1b
 8002650:	08002c1b 	.word	0x08002c1b
 8002654:	08002c1b 	.word	0x08002c1b
 8002658:	08002c1b 	.word	0x08002c1b
 800265c:	08002c1b 	.word	0x08002c1b
 8002660:	08002c1b 	.word	0x08002c1b
 8002664:	08002c1b 	.word	0x08002c1b
 8002668:	08002c1b 	.word	0x08002c1b
 800266c:	08002c1b 	.word	0x08002c1b
 8002670:	08002c1b 	.word	0x08002c1b
 8002674:	08002c1b 	.word	0x08002c1b
 8002678:	08002c1b 	.word	0x08002c1b
 800267c:	08002c1b 	.word	0x08002c1b
 8002680:	08002c1b 	.word	0x08002c1b
 8002684:	08002c1b 	.word	0x08002c1b
 8002688:	08002c1b 	.word	0x08002c1b
 800268c:	08002c1b 	.word	0x08002c1b
 8002690:	08002c1b 	.word	0x08002c1b
 8002694:	08002c1b 	.word	0x08002c1b
 8002698:	08002c1b 	.word	0x08002c1b
 800269c:	08002c1b 	.word	0x08002c1b
 80026a0:	08002705 	.word	0x08002705
 80026a4:	08002c1b 	.word	0x08002c1b
 80026a8:	08002c1b 	.word	0x08002c1b
 80026ac:	080028a3 	.word	0x080028a3
 80026b0:	0800294f 	.word	0x0800294f
 80026b4:	080028f9 	.word	0x080028f9
 80026b8:	08002a15 	.word	0x08002a15
 80026bc:	08002a53 	.word	0x08002a53
 80026c0:	08002bc7 	.word	0x08002bc7
 80026c4:	08002b0d 	.word	0x08002b0d
 80026c8:	08002b4b 	.word	0x08002b4b
 80026cc:	08002c1b 	.word	0x08002c1b
 80026d0:	08002c1b 	.word	0x08002c1b
 80026d4:	08002c1b 	.word	0x08002c1b
 80026d8:	08002c1b 	.word	0x08002c1b
 80026dc:	08002c1b 	.word	0x08002c1b
 80026e0:	080027f7 	.word	0x080027f7
 80026e4:	080029a9 	.word	0x080029a9
 80026e8:	0800279d 	.word	0x0800279d
 80026ec:	08002a91 	.word	0x08002a91
 80026f0:	08002b89 	.word	0x08002b89
 80026f4:	08002c1b 	.word	0x08002c1b
 80026f8:	0800284d 	.word	0x0800284d
 80026fc:	08002c05 	.word	0x08002c05
 8002700:	08002acf 	.word	0x08002acf
					case -1:
						break;
					case 'a':
						WaveVhigh[2] -= 10;
 8002704:	4b1b      	ldr	r3, [pc, #108]	; (8002774 <main+0x17c4>)
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	3b0a      	subs	r3, #10
 800270a:	4a1a      	ldr	r2, [pc, #104]	; (8002774 <main+0x17c4>)
 800270c:	6093      	str	r3, [r2, #8]
						if(WaveVhigh[2] <= WaveVlow[2])
 800270e:	4b19      	ldr	r3, [pc, #100]	; (8002774 <main+0x17c4>)
 8002710:	689a      	ldr	r2, [r3, #8]
 8002712:	4b1e      	ldr	r3, [pc, #120]	; (800278c <main+0x17dc>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	429a      	cmp	r2, r3
 8002718:	dc1e      	bgt.n	8002758 <main+0x17a8>
						{
							sprintf(TxDataBuffer, "V_high can not be less than or equal to V_low\n\n\r");
 800271a:	491d      	ldr	r1, [pc, #116]	; (8002790 <main+0x17e0>)
 800271c:	481d      	ldr	r0, [pc, #116]	; (8002794 <main+0x17e4>)
 800271e:	f006 fa13 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002722:	481c      	ldr	r0, [pc, #112]	; (8002794 <main+0x17e4>)
 8002724:	f7fd fd5c 	bl	80001e0 <strlen>
 8002728:	4603      	mov	r3, r0
 800272a:	b29a      	uxth	r2, r3
 800272c:	2364      	movs	r3, #100	; 0x64
 800272e:	4919      	ldr	r1, [pc, #100]	; (8002794 <main+0x17e4>)
 8002730:	4819      	ldr	r0, [pc, #100]	; (8002798 <main+0x17e8>)
 8002732:	f004 fb42 	bl	8006dba <HAL_UART_Transmit>
							WaveVhigh[2] += 10;
 8002736:	4b0f      	ldr	r3, [pc, #60]	; (8002774 <main+0x17c4>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	330a      	adds	r3, #10
 800273c:	4a0d      	ldr	r2, [pc, #52]	; (8002774 <main+0x17c4>)
 800273e:	6093      	str	r3, [r2, #8]
							dataOut = WaveVlow[2]*4096/33;
 8002740:	4b12      	ldr	r3, [pc, #72]	; (800278c <main+0x17dc>)
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	031b      	lsls	r3, r3, #12
 8002746:	4a0c      	ldr	r2, [pc, #48]	; (8002778 <main+0x17c8>)
 8002748:	fb82 1203 	smull	r1, r2, r2, r3
 800274c:	10d2      	asrs	r2, r2, #3
 800274e:	17db      	asrs	r3, r3, #31
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	b29a      	uxth	r2, r3
 8002754:	4b09      	ldr	r3, [pc, #36]	; (800277c <main+0x17cc>)
 8002756:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSquare;
 8002758:	231e      	movs	r3, #30
 800275a:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 800275c:	e256      	b.n	8002c0c <main+0x1c5c>
 800275e:	bf00      	nop
 8002760:	200000c4 	.word	0x200000c4
 8002764:	2000001c 	.word	0x2000001c
 8002768:	42c80000 	.word	0x42c80000
 800276c:	49742400 	.word	0x49742400
 8002770:	20000000 	.word	0x20000000
 8002774:	2000000c 	.word	0x2000000c
 8002778:	3e0f83e1 	.word	0x3e0f83e1
 800277c:	20000118 	.word	0x20000118
 8002780:	20000174 	.word	0x20000174
 8002784:	40020400 	.word	0x40020400
 8002788:	20000020 	.word	0x20000020
 800278c:	200000b4 	.word	0x200000b4
 8002790:	08009538 	.word	0x08009538
 8002794:	200000c8 	.word	0x200000c8
 8002798:	200002bc 	.word	0x200002bc
					case 's':
						WaveVhigh[2] -= 1;
 800279c:	4b93      	ldr	r3, [pc, #588]	; (80029ec <main+0x1a3c>)
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	3b01      	subs	r3, #1
 80027a2:	4a92      	ldr	r2, [pc, #584]	; (80029ec <main+0x1a3c>)
 80027a4:	6093      	str	r3, [r2, #8]
						if(WaveVhigh[2] <= WaveVlow[2])
 80027a6:	4b91      	ldr	r3, [pc, #580]	; (80029ec <main+0x1a3c>)
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	4b91      	ldr	r3, [pc, #580]	; (80029f0 <main+0x1a40>)
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	dc1e      	bgt.n	80027f0 <main+0x1840>
						{
							sprintf(TxDataBuffer, "V_high can not be less than or equal to V_low\n\n\r");
 80027b2:	4990      	ldr	r1, [pc, #576]	; (80029f4 <main+0x1a44>)
 80027b4:	4890      	ldr	r0, [pc, #576]	; (80029f8 <main+0x1a48>)
 80027b6:	f006 f9c7 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 80027ba:	488f      	ldr	r0, [pc, #572]	; (80029f8 <main+0x1a48>)
 80027bc:	f7fd fd10 	bl	80001e0 <strlen>
 80027c0:	4603      	mov	r3, r0
 80027c2:	b29a      	uxth	r2, r3
 80027c4:	2364      	movs	r3, #100	; 0x64
 80027c6:	498c      	ldr	r1, [pc, #560]	; (80029f8 <main+0x1a48>)
 80027c8:	488c      	ldr	r0, [pc, #560]	; (80029fc <main+0x1a4c>)
 80027ca:	f004 faf6 	bl	8006dba <HAL_UART_Transmit>
							WaveVhigh[0] += 1;
 80027ce:	4b87      	ldr	r3, [pc, #540]	; (80029ec <main+0x1a3c>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	3301      	adds	r3, #1
 80027d4:	4a85      	ldr	r2, [pc, #532]	; (80029ec <main+0x1a3c>)
 80027d6:	6013      	str	r3, [r2, #0]
							dataOut = WaveVlow[2]*4096/33;
 80027d8:	4b85      	ldr	r3, [pc, #532]	; (80029f0 <main+0x1a40>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	031b      	lsls	r3, r3, #12
 80027de:	4a88      	ldr	r2, [pc, #544]	; (8002a00 <main+0x1a50>)
 80027e0:	fb82 1203 	smull	r1, r2, r2, r3
 80027e4:	10d2      	asrs	r2, r2, #3
 80027e6:	17db      	asrs	r3, r3, #31
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	4b85      	ldr	r3, [pc, #532]	; (8002a04 <main+0x1a54>)
 80027ee:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSquare;
 80027f0:	231e      	movs	r3, #30
 80027f2:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80027f4:	e20a      	b.n	8002c0c <main+0x1c5c>
					case 'q':
						WaveVhigh[2] += 10;
 80027f6:	4b7d      	ldr	r3, [pc, #500]	; (80029ec <main+0x1a3c>)
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	330a      	adds	r3, #10
 80027fc:	4a7b      	ldr	r2, [pc, #492]	; (80029ec <main+0x1a3c>)
 80027fe:	6093      	str	r3, [r2, #8]
						if(WaveVhigh[2] > 33)
 8002800:	4b7a      	ldr	r3, [pc, #488]	; (80029ec <main+0x1a3c>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	2b21      	cmp	r3, #33	; 0x21
 8002806:	dd1e      	ble.n	8002846 <main+0x1896>
						{
							sprintf(TxDataBuffer, "V_high can not be more than 3.3 V\n\n\r");
 8002808:	497f      	ldr	r1, [pc, #508]	; (8002a08 <main+0x1a58>)
 800280a:	487b      	ldr	r0, [pc, #492]	; (80029f8 <main+0x1a48>)
 800280c:	f006 f99c 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002810:	4879      	ldr	r0, [pc, #484]	; (80029f8 <main+0x1a48>)
 8002812:	f7fd fce5 	bl	80001e0 <strlen>
 8002816:	4603      	mov	r3, r0
 8002818:	b29a      	uxth	r2, r3
 800281a:	2364      	movs	r3, #100	; 0x64
 800281c:	4976      	ldr	r1, [pc, #472]	; (80029f8 <main+0x1a48>)
 800281e:	4877      	ldr	r0, [pc, #476]	; (80029fc <main+0x1a4c>)
 8002820:	f004 facb 	bl	8006dba <HAL_UART_Transmit>
							WaveVhigh[2] -= 10;
 8002824:	4b71      	ldr	r3, [pc, #452]	; (80029ec <main+0x1a3c>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	3b0a      	subs	r3, #10
 800282a:	4a70      	ldr	r2, [pc, #448]	; (80029ec <main+0x1a3c>)
 800282c:	6093      	str	r3, [r2, #8]
							dataOut = WaveVlow[2]*4096/33;
 800282e:	4b70      	ldr	r3, [pc, #448]	; (80029f0 <main+0x1a40>)
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	031b      	lsls	r3, r3, #12
 8002834:	4a72      	ldr	r2, [pc, #456]	; (8002a00 <main+0x1a50>)
 8002836:	fb82 1203 	smull	r1, r2, r2, r3
 800283a:	10d2      	asrs	r2, r2, #3
 800283c:	17db      	asrs	r3, r3, #31
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	b29a      	uxth	r2, r3
 8002842:	4b70      	ldr	r3, [pc, #448]	; (8002a04 <main+0x1a54>)
 8002844:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSquare;
 8002846:	231e      	movs	r3, #30
 8002848:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 800284a:	e1df      	b.n	8002c0c <main+0x1c5c>
					case 'w':
						WaveVhigh[2] += 1;
 800284c:	4b67      	ldr	r3, [pc, #412]	; (80029ec <main+0x1a3c>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	3301      	adds	r3, #1
 8002852:	4a66      	ldr	r2, [pc, #408]	; (80029ec <main+0x1a3c>)
 8002854:	6093      	str	r3, [r2, #8]
						if(WaveVhigh[2] > 33)
 8002856:	4b65      	ldr	r3, [pc, #404]	; (80029ec <main+0x1a3c>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	2b21      	cmp	r3, #33	; 0x21
 800285c:	dd1e      	ble.n	800289c <main+0x18ec>
						{
							sprintf(TxDataBuffer, "V_high can not be more than 3.3 V\n\n\r");
 800285e:	496a      	ldr	r1, [pc, #424]	; (8002a08 <main+0x1a58>)
 8002860:	4865      	ldr	r0, [pc, #404]	; (80029f8 <main+0x1a48>)
 8002862:	f006 f971 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002866:	4864      	ldr	r0, [pc, #400]	; (80029f8 <main+0x1a48>)
 8002868:	f7fd fcba 	bl	80001e0 <strlen>
 800286c:	4603      	mov	r3, r0
 800286e:	b29a      	uxth	r2, r3
 8002870:	2364      	movs	r3, #100	; 0x64
 8002872:	4961      	ldr	r1, [pc, #388]	; (80029f8 <main+0x1a48>)
 8002874:	4861      	ldr	r0, [pc, #388]	; (80029fc <main+0x1a4c>)
 8002876:	f004 faa0 	bl	8006dba <HAL_UART_Transmit>
							WaveVhigh[2] -= 1;
 800287a:	4b5c      	ldr	r3, [pc, #368]	; (80029ec <main+0x1a3c>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	3b01      	subs	r3, #1
 8002880:	4a5a      	ldr	r2, [pc, #360]	; (80029ec <main+0x1a3c>)
 8002882:	6093      	str	r3, [r2, #8]
							dataOut = WaveVlow[2]*4096/33;
 8002884:	4b5a      	ldr	r3, [pc, #360]	; (80029f0 <main+0x1a40>)
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	031b      	lsls	r3, r3, #12
 800288a:	4a5d      	ldr	r2, [pc, #372]	; (8002a00 <main+0x1a50>)
 800288c:	fb82 1203 	smull	r1, r2, r2, r3
 8002890:	10d2      	asrs	r2, r2, #3
 8002892:	17db      	asrs	r3, r3, #31
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	b29a      	uxth	r2, r3
 8002898:	4b5a      	ldr	r3, [pc, #360]	; (8002a04 <main+0x1a54>)
 800289a:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSquare;
 800289c:	231e      	movs	r3, #30
 800289e:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80028a0:	e1b4      	b.n	8002c0c <main+0x1c5c>
					case 'd':
						WaveVlow[2] -= 10;
 80028a2:	4b53      	ldr	r3, [pc, #332]	; (80029f0 <main+0x1a40>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	3b0a      	subs	r3, #10
 80028a8:	4a51      	ldr	r2, [pc, #324]	; (80029f0 <main+0x1a40>)
 80028aa:	6093      	str	r3, [r2, #8]
						if(WaveVlow[2] < 0)
 80028ac:	4b50      	ldr	r3, [pc, #320]	; (80029f0 <main+0x1a40>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	da1e      	bge.n	80028f2 <main+0x1942>
						{
							sprintf(TxDataBuffer, "V_low can not be less than 0.0 V\n\n\r");
 80028b4:	4955      	ldr	r1, [pc, #340]	; (8002a0c <main+0x1a5c>)
 80028b6:	4850      	ldr	r0, [pc, #320]	; (80029f8 <main+0x1a48>)
 80028b8:	f006 f946 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 80028bc:	484e      	ldr	r0, [pc, #312]	; (80029f8 <main+0x1a48>)
 80028be:	f7fd fc8f 	bl	80001e0 <strlen>
 80028c2:	4603      	mov	r3, r0
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	2364      	movs	r3, #100	; 0x64
 80028c8:	494b      	ldr	r1, [pc, #300]	; (80029f8 <main+0x1a48>)
 80028ca:	484c      	ldr	r0, [pc, #304]	; (80029fc <main+0x1a4c>)
 80028cc:	f004 fa75 	bl	8006dba <HAL_UART_Transmit>
							WaveVlow[2] += 10;
 80028d0:	4b47      	ldr	r3, [pc, #284]	; (80029f0 <main+0x1a40>)
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	330a      	adds	r3, #10
 80028d6:	4a46      	ldr	r2, [pc, #280]	; (80029f0 <main+0x1a40>)
 80028d8:	6093      	str	r3, [r2, #8]
							dataOut = WaveVlow[2]*4096/33;
 80028da:	4b45      	ldr	r3, [pc, #276]	; (80029f0 <main+0x1a40>)
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	031b      	lsls	r3, r3, #12
 80028e0:	4a47      	ldr	r2, [pc, #284]	; (8002a00 <main+0x1a50>)
 80028e2:	fb82 1203 	smull	r1, r2, r2, r3
 80028e6:	10d2      	asrs	r2, r2, #3
 80028e8:	17db      	asrs	r3, r3, #31
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	b29a      	uxth	r2, r3
 80028ee:	4b45      	ldr	r3, [pc, #276]	; (8002a04 <main+0x1a54>)
 80028f0:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSquare;
 80028f2:	231e      	movs	r3, #30
 80028f4:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80028f6:	e189      	b.n	8002c0c <main+0x1c5c>
					case 'f':
						WaveVlow[2] -= 1;
 80028f8:	4b3d      	ldr	r3, [pc, #244]	; (80029f0 <main+0x1a40>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	3b01      	subs	r3, #1
 80028fe:	4a3c      	ldr	r2, [pc, #240]	; (80029f0 <main+0x1a40>)
 8002900:	6093      	str	r3, [r2, #8]
						if(WaveVlow[2] < 0)
 8002902:	4b3b      	ldr	r3, [pc, #236]	; (80029f0 <main+0x1a40>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	2b00      	cmp	r3, #0
 8002908:	da1e      	bge.n	8002948 <main+0x1998>
						{
							sprintf(TxDataBuffer, "V_low can not be less than 0.0 V\n\n\r");
 800290a:	4940      	ldr	r1, [pc, #256]	; (8002a0c <main+0x1a5c>)
 800290c:	483a      	ldr	r0, [pc, #232]	; (80029f8 <main+0x1a48>)
 800290e:	f006 f91b 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002912:	4839      	ldr	r0, [pc, #228]	; (80029f8 <main+0x1a48>)
 8002914:	f7fd fc64 	bl	80001e0 <strlen>
 8002918:	4603      	mov	r3, r0
 800291a:	b29a      	uxth	r2, r3
 800291c:	2364      	movs	r3, #100	; 0x64
 800291e:	4936      	ldr	r1, [pc, #216]	; (80029f8 <main+0x1a48>)
 8002920:	4836      	ldr	r0, [pc, #216]	; (80029fc <main+0x1a4c>)
 8002922:	f004 fa4a 	bl	8006dba <HAL_UART_Transmit>
							WaveVlow[2] += 1;
 8002926:	4b32      	ldr	r3, [pc, #200]	; (80029f0 <main+0x1a40>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	3301      	adds	r3, #1
 800292c:	4a30      	ldr	r2, [pc, #192]	; (80029f0 <main+0x1a40>)
 800292e:	6093      	str	r3, [r2, #8]
							dataOut = WaveVlow[2]*4096/33;
 8002930:	4b2f      	ldr	r3, [pc, #188]	; (80029f0 <main+0x1a40>)
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	031b      	lsls	r3, r3, #12
 8002936:	4a32      	ldr	r2, [pc, #200]	; (8002a00 <main+0x1a50>)
 8002938:	fb82 1203 	smull	r1, r2, r2, r3
 800293c:	10d2      	asrs	r2, r2, #3
 800293e:	17db      	asrs	r3, r3, #31
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	b29a      	uxth	r2, r3
 8002944:	4b2f      	ldr	r3, [pc, #188]	; (8002a04 <main+0x1a54>)
 8002946:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSquare;
 8002948:	231e      	movs	r3, #30
 800294a:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 800294c:	e15e      	b.n	8002c0c <main+0x1c5c>
					case 'e':
						WaveVlow[2] += 10;
 800294e:	4b28      	ldr	r3, [pc, #160]	; (80029f0 <main+0x1a40>)
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	330a      	adds	r3, #10
 8002954:	4a26      	ldr	r2, [pc, #152]	; (80029f0 <main+0x1a40>)
 8002956:	6093      	str	r3, [r2, #8]
						if(WaveVlow[2] >= WaveVhigh[0])
 8002958:	4b25      	ldr	r3, [pc, #148]	; (80029f0 <main+0x1a40>)
 800295a:	689a      	ldr	r2, [r3, #8]
 800295c:	4b23      	ldr	r3, [pc, #140]	; (80029ec <main+0x1a3c>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	429a      	cmp	r2, r3
 8002962:	db1e      	blt.n	80029a2 <main+0x19f2>
						{
							sprintf(TxDataBuffer, "V_low can not be more than or equal to V_high\n\n\r");
 8002964:	492a      	ldr	r1, [pc, #168]	; (8002a10 <main+0x1a60>)
 8002966:	4824      	ldr	r0, [pc, #144]	; (80029f8 <main+0x1a48>)
 8002968:	f006 f8ee 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 800296c:	4822      	ldr	r0, [pc, #136]	; (80029f8 <main+0x1a48>)
 800296e:	f7fd fc37 	bl	80001e0 <strlen>
 8002972:	4603      	mov	r3, r0
 8002974:	b29a      	uxth	r2, r3
 8002976:	2364      	movs	r3, #100	; 0x64
 8002978:	491f      	ldr	r1, [pc, #124]	; (80029f8 <main+0x1a48>)
 800297a:	4820      	ldr	r0, [pc, #128]	; (80029fc <main+0x1a4c>)
 800297c:	f004 fa1d 	bl	8006dba <HAL_UART_Transmit>
							WaveVlow[2] -= 10;
 8002980:	4b1b      	ldr	r3, [pc, #108]	; (80029f0 <main+0x1a40>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	3b0a      	subs	r3, #10
 8002986:	4a1a      	ldr	r2, [pc, #104]	; (80029f0 <main+0x1a40>)
 8002988:	6093      	str	r3, [r2, #8]
							dataOut = WaveVlow[2]*4096/33;
 800298a:	4b19      	ldr	r3, [pc, #100]	; (80029f0 <main+0x1a40>)
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	031b      	lsls	r3, r3, #12
 8002990:	4a1b      	ldr	r2, [pc, #108]	; (8002a00 <main+0x1a50>)
 8002992:	fb82 1203 	smull	r1, r2, r2, r3
 8002996:	10d2      	asrs	r2, r2, #3
 8002998:	17db      	asrs	r3, r3, #31
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	b29a      	uxth	r2, r3
 800299e:	4b19      	ldr	r3, [pc, #100]	; (8002a04 <main+0x1a54>)
 80029a0:	801a      	strh	r2, [r3, #0]
						}
						State = WaveSquare;
 80029a2:	231e      	movs	r3, #30
 80029a4:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80029a6:	e131      	b.n	8002c0c <main+0x1c5c>
					case 'r':
						WaveVlow[2] += 1;
 80029a8:	4b11      	ldr	r3, [pc, #68]	; (80029f0 <main+0x1a40>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	3301      	adds	r3, #1
 80029ae:	4a10      	ldr	r2, [pc, #64]	; (80029f0 <main+0x1a40>)
 80029b0:	6093      	str	r3, [r2, #8]
						if(WaveVlow[2] >= WaveVhigh[2])
 80029b2:	4b0f      	ldr	r3, [pc, #60]	; (80029f0 <main+0x1a40>)
 80029b4:	689a      	ldr	r2, [r3, #8]
 80029b6:	4b0d      	ldr	r3, [pc, #52]	; (80029ec <main+0x1a3c>)
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	429a      	cmp	r2, r3
 80029bc:	db12      	blt.n	80029e4 <main+0x1a34>
						{
							sprintf(TxDataBuffer, "V_low can not be more than or equal to V_high\n\n\r");
 80029be:	4914      	ldr	r1, [pc, #80]	; (8002a10 <main+0x1a60>)
 80029c0:	480d      	ldr	r0, [pc, #52]	; (80029f8 <main+0x1a48>)
 80029c2:	f006 f8c1 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 80029c6:	480c      	ldr	r0, [pc, #48]	; (80029f8 <main+0x1a48>)
 80029c8:	f7fd fc0a 	bl	80001e0 <strlen>
 80029cc:	4603      	mov	r3, r0
 80029ce:	b29a      	uxth	r2, r3
 80029d0:	2364      	movs	r3, #100	; 0x64
 80029d2:	4909      	ldr	r1, [pc, #36]	; (80029f8 <main+0x1a48>)
 80029d4:	4809      	ldr	r0, [pc, #36]	; (80029fc <main+0x1a4c>)
 80029d6:	f004 f9f0 	bl	8006dba <HAL_UART_Transmit>
							WaveVlow[2] -= 1;
 80029da:	4b05      	ldr	r3, [pc, #20]	; (80029f0 <main+0x1a40>)
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	3b01      	subs	r3, #1
 80029e0:	4a03      	ldr	r2, [pc, #12]	; (80029f0 <main+0x1a40>)
 80029e2:	6093      	str	r3, [r2, #8]
						}
						State = WaveSquare;
 80029e4:	231e      	movs	r3, #30
 80029e6:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 80029e8:	e110      	b.n	8002c0c <main+0x1c5c>
 80029ea:	bf00      	nop
 80029ec:	2000000c 	.word	0x2000000c
 80029f0:	200000b4 	.word	0x200000b4
 80029f4:	08009538 	.word	0x08009538
 80029f8:	200000c8 	.word	0x200000c8
 80029fc:	200002bc 	.word	0x200002bc
 8002a00:	3e0f83e1 	.word	0x3e0f83e1
 8002a04:	20000118 	.word	0x20000118
 8002a08:	0800956c 	.word	0x0800956c
 8002a0c:	08009594 	.word	0x08009594
 8002a10:	080095b8 	.word	0x080095b8
					case 'g':
						WaveFreq[2] -= 10;
 8002a14:	4b82      	ldr	r3, [pc, #520]	; (8002c20 <main+0x1c70>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	3b0a      	subs	r3, #10
 8002a1a:	4a81      	ldr	r2, [pc, #516]	; (8002c20 <main+0x1c70>)
 8002a1c:	6093      	str	r3, [r2, #8]
						if(WaveFreq[2] < 0)
 8002a1e:	4b80      	ldr	r3, [pc, #512]	; (8002c20 <main+0x1c70>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	da12      	bge.n	8002a4c <main+0x1a9c>
						{
							sprintf(TxDataBuffer, "Frequency can not be lass than 0 Hz\n\n\r");
 8002a26:	497f      	ldr	r1, [pc, #508]	; (8002c24 <main+0x1c74>)
 8002a28:	487f      	ldr	r0, [pc, #508]	; (8002c28 <main+0x1c78>)
 8002a2a:	f006 f88d 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002a2e:	487e      	ldr	r0, [pc, #504]	; (8002c28 <main+0x1c78>)
 8002a30:	f7fd fbd6 	bl	80001e0 <strlen>
 8002a34:	4603      	mov	r3, r0
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	2364      	movs	r3, #100	; 0x64
 8002a3a:	497b      	ldr	r1, [pc, #492]	; (8002c28 <main+0x1c78>)
 8002a3c:	487b      	ldr	r0, [pc, #492]	; (8002c2c <main+0x1c7c>)
 8002a3e:	f004 f9bc 	bl	8006dba <HAL_UART_Transmit>
							WaveFreq[2] += 10;
 8002a42:	4b77      	ldr	r3, [pc, #476]	; (8002c20 <main+0x1c70>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	330a      	adds	r3, #10
 8002a48:	4a75      	ldr	r2, [pc, #468]	; (8002c20 <main+0x1c70>)
 8002a4a:	6093      	str	r3, [r2, #8]
						}
						State = WaveSquare;
 8002a4c:	231e      	movs	r3, #30
 8002a4e:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002a50:	e0dc      	b.n	8002c0c <main+0x1c5c>
					case 'h':
						WaveFreq[2] -= 1;
 8002a52:	4b73      	ldr	r3, [pc, #460]	; (8002c20 <main+0x1c70>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	3b01      	subs	r3, #1
 8002a58:	4a71      	ldr	r2, [pc, #452]	; (8002c20 <main+0x1c70>)
 8002a5a:	6093      	str	r3, [r2, #8]
						if(WaveFreq[2] < 0)
 8002a5c:	4b70      	ldr	r3, [pc, #448]	; (8002c20 <main+0x1c70>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	da12      	bge.n	8002a8a <main+0x1ada>
						{
							sprintf(TxDataBuffer, "Frequency can not be lass than 0 Hz\n\n\r");
 8002a64:	496f      	ldr	r1, [pc, #444]	; (8002c24 <main+0x1c74>)
 8002a66:	4870      	ldr	r0, [pc, #448]	; (8002c28 <main+0x1c78>)
 8002a68:	f006 f86e 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002a6c:	486e      	ldr	r0, [pc, #440]	; (8002c28 <main+0x1c78>)
 8002a6e:	f7fd fbb7 	bl	80001e0 <strlen>
 8002a72:	4603      	mov	r3, r0
 8002a74:	b29a      	uxth	r2, r3
 8002a76:	2364      	movs	r3, #100	; 0x64
 8002a78:	496b      	ldr	r1, [pc, #428]	; (8002c28 <main+0x1c78>)
 8002a7a:	486c      	ldr	r0, [pc, #432]	; (8002c2c <main+0x1c7c>)
 8002a7c:	f004 f99d 	bl	8006dba <HAL_UART_Transmit>
							WaveFreq[2] += 1;
 8002a80:	4b67      	ldr	r3, [pc, #412]	; (8002c20 <main+0x1c70>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	3301      	adds	r3, #1
 8002a86:	4a66      	ldr	r2, [pc, #408]	; (8002c20 <main+0x1c70>)
 8002a88:	6093      	str	r3, [r2, #8]
						}
						State = WaveSquare;
 8002a8a:	231e      	movs	r3, #30
 8002a8c:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002a8e:	e0bd      	b.n	8002c0c <main+0x1c5c>
					case 't':
						WaveFreq[2] += 10;
 8002a90:	4b63      	ldr	r3, [pc, #396]	; (8002c20 <main+0x1c70>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	330a      	adds	r3, #10
 8002a96:	4a62      	ldr	r2, [pc, #392]	; (8002c20 <main+0x1c70>)
 8002a98:	6093      	str	r3, [r2, #8]
						if(WaveFreq[2] > 100)
 8002a9a:	4b61      	ldr	r3, [pc, #388]	; (8002c20 <main+0x1c70>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	2b64      	cmp	r3, #100	; 0x64
 8002aa0:	dd12      	ble.n	8002ac8 <main+0x1b18>
						{
							sprintf(TxDataBuffer, "Frequency can not be more than 10.0 Hz\n\n\r");
 8002aa2:	4963      	ldr	r1, [pc, #396]	; (8002c30 <main+0x1c80>)
 8002aa4:	4860      	ldr	r0, [pc, #384]	; (8002c28 <main+0x1c78>)
 8002aa6:	f006 f84f 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002aaa:	485f      	ldr	r0, [pc, #380]	; (8002c28 <main+0x1c78>)
 8002aac:	f7fd fb98 	bl	80001e0 <strlen>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	2364      	movs	r3, #100	; 0x64
 8002ab6:	495c      	ldr	r1, [pc, #368]	; (8002c28 <main+0x1c78>)
 8002ab8:	485c      	ldr	r0, [pc, #368]	; (8002c2c <main+0x1c7c>)
 8002aba:	f004 f97e 	bl	8006dba <HAL_UART_Transmit>
							WaveFreq[2] -= 10;
 8002abe:	4b58      	ldr	r3, [pc, #352]	; (8002c20 <main+0x1c70>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	3b0a      	subs	r3, #10
 8002ac4:	4a56      	ldr	r2, [pc, #344]	; (8002c20 <main+0x1c70>)
 8002ac6:	6093      	str	r3, [r2, #8]
						}
						State = WaveSquare;
 8002ac8:	231e      	movs	r3, #30
 8002aca:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002acc:	e09e      	b.n	8002c0c <main+0x1c5c>
					case 'y':
						WaveFreq[2] += 1;
 8002ace:	4b54      	ldr	r3, [pc, #336]	; (8002c20 <main+0x1c70>)
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	4a52      	ldr	r2, [pc, #328]	; (8002c20 <main+0x1c70>)
 8002ad6:	6093      	str	r3, [r2, #8]
						if(WaveFreq[2] > 100)
 8002ad8:	4b51      	ldr	r3, [pc, #324]	; (8002c20 <main+0x1c70>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	2b64      	cmp	r3, #100	; 0x64
 8002ade:	dd12      	ble.n	8002b06 <main+0x1b56>
						{
							sprintf(TxDataBuffer, "Frequency can not be more than 10.0 Hz\n\n\r");
 8002ae0:	4953      	ldr	r1, [pc, #332]	; (8002c30 <main+0x1c80>)
 8002ae2:	4851      	ldr	r0, [pc, #324]	; (8002c28 <main+0x1c78>)
 8002ae4:	f006 f830 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002ae8:	484f      	ldr	r0, [pc, #316]	; (8002c28 <main+0x1c78>)
 8002aea:	f7fd fb79 	bl	80001e0 <strlen>
 8002aee:	4603      	mov	r3, r0
 8002af0:	b29a      	uxth	r2, r3
 8002af2:	2364      	movs	r3, #100	; 0x64
 8002af4:	494c      	ldr	r1, [pc, #304]	; (8002c28 <main+0x1c78>)
 8002af6:	484d      	ldr	r0, [pc, #308]	; (8002c2c <main+0x1c7c>)
 8002af8:	f004 f95f 	bl	8006dba <HAL_UART_Transmit>
							WaveFreq[2] -= 1;
 8002afc:	4b48      	ldr	r3, [pc, #288]	; (8002c20 <main+0x1c70>)
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	3b01      	subs	r3, #1
 8002b02:	4a47      	ldr	r2, [pc, #284]	; (8002c20 <main+0x1c70>)
 8002b04:	6093      	str	r3, [r2, #8]
						}
						State = WaveSquare;
 8002b06:	231e      	movs	r3, #30
 8002b08:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002b0a:	e07f      	b.n	8002c0c <main+0x1c5c>
					case 'j':
						DutyCycle -= 10;
 8002b0c:	4b49      	ldr	r3, [pc, #292]	; (8002c34 <main+0x1c84>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	3b0a      	subs	r3, #10
 8002b12:	4a48      	ldr	r2, [pc, #288]	; (8002c34 <main+0x1c84>)
 8002b14:	6013      	str	r3, [r2, #0]
						if(DutyCycle < 0)
 8002b16:	4b47      	ldr	r3, [pc, #284]	; (8002c34 <main+0x1c84>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	da12      	bge.n	8002b44 <main+0x1b94>
						{
							sprintf(TxDataBuffer, "Duty cycle can not be lass than 0 %%\n\n\r");
 8002b1e:	4946      	ldr	r1, [pc, #280]	; (8002c38 <main+0x1c88>)
 8002b20:	4841      	ldr	r0, [pc, #260]	; (8002c28 <main+0x1c78>)
 8002b22:	f006 f811 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002b26:	4840      	ldr	r0, [pc, #256]	; (8002c28 <main+0x1c78>)
 8002b28:	f7fd fb5a 	bl	80001e0 <strlen>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	2364      	movs	r3, #100	; 0x64
 8002b32:	493d      	ldr	r1, [pc, #244]	; (8002c28 <main+0x1c78>)
 8002b34:	483d      	ldr	r0, [pc, #244]	; (8002c2c <main+0x1c7c>)
 8002b36:	f004 f940 	bl	8006dba <HAL_UART_Transmit>
							DutyCycle += 10;
 8002b3a:	4b3e      	ldr	r3, [pc, #248]	; (8002c34 <main+0x1c84>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	330a      	adds	r3, #10
 8002b40:	4a3c      	ldr	r2, [pc, #240]	; (8002c34 <main+0x1c84>)
 8002b42:	6013      	str	r3, [r2, #0]
						}
						State = WaveSquare;
 8002b44:	231e      	movs	r3, #30
 8002b46:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002b48:	e060      	b.n	8002c0c <main+0x1c5c>
					case 'k':
						DutyCycle -= 1;
 8002b4a:	4b3a      	ldr	r3, [pc, #232]	; (8002c34 <main+0x1c84>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	4a38      	ldr	r2, [pc, #224]	; (8002c34 <main+0x1c84>)
 8002b52:	6013      	str	r3, [r2, #0]
						if(DutyCycle < 0)
 8002b54:	4b37      	ldr	r3, [pc, #220]	; (8002c34 <main+0x1c84>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	da12      	bge.n	8002b82 <main+0x1bd2>
						{
							sprintf(TxDataBuffer, "Duty cycle can not be lass than 0 %%\n\n\r");
 8002b5c:	4936      	ldr	r1, [pc, #216]	; (8002c38 <main+0x1c88>)
 8002b5e:	4832      	ldr	r0, [pc, #200]	; (8002c28 <main+0x1c78>)
 8002b60:	f005 fff2 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002b64:	4830      	ldr	r0, [pc, #192]	; (8002c28 <main+0x1c78>)
 8002b66:	f7fd fb3b 	bl	80001e0 <strlen>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	2364      	movs	r3, #100	; 0x64
 8002b70:	492d      	ldr	r1, [pc, #180]	; (8002c28 <main+0x1c78>)
 8002b72:	482e      	ldr	r0, [pc, #184]	; (8002c2c <main+0x1c7c>)
 8002b74:	f004 f921 	bl	8006dba <HAL_UART_Transmit>
							DutyCycle += 1;
 8002b78:	4b2e      	ldr	r3, [pc, #184]	; (8002c34 <main+0x1c84>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	4a2d      	ldr	r2, [pc, #180]	; (8002c34 <main+0x1c84>)
 8002b80:	6013      	str	r3, [r2, #0]
						}
						State = WaveSquare;
 8002b82:	231e      	movs	r3, #30
 8002b84:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002b86:	e041      	b.n	8002c0c <main+0x1c5c>
					case 'u':
						DutyCycle += 10;
 8002b88:	4b2a      	ldr	r3, [pc, #168]	; (8002c34 <main+0x1c84>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	330a      	adds	r3, #10
 8002b8e:	4a29      	ldr	r2, [pc, #164]	; (8002c34 <main+0x1c84>)
 8002b90:	6013      	str	r3, [r2, #0]
						if(DutyCycle > 100)
 8002b92:	4b28      	ldr	r3, [pc, #160]	; (8002c34 <main+0x1c84>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2b64      	cmp	r3, #100	; 0x64
 8002b98:	dd12      	ble.n	8002bc0 <main+0x1c10>
						{
							sprintf(TxDataBuffer, "Duty cycle can not be more than 100 %%\n\n\r");
 8002b9a:	4928      	ldr	r1, [pc, #160]	; (8002c3c <main+0x1c8c>)
 8002b9c:	4822      	ldr	r0, [pc, #136]	; (8002c28 <main+0x1c78>)
 8002b9e:	f005 ffd3 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002ba2:	4821      	ldr	r0, [pc, #132]	; (8002c28 <main+0x1c78>)
 8002ba4:	f7fd fb1c 	bl	80001e0 <strlen>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	2364      	movs	r3, #100	; 0x64
 8002bae:	491e      	ldr	r1, [pc, #120]	; (8002c28 <main+0x1c78>)
 8002bb0:	481e      	ldr	r0, [pc, #120]	; (8002c2c <main+0x1c7c>)
 8002bb2:	f004 f902 	bl	8006dba <HAL_UART_Transmit>
							DutyCycle -= 10;
 8002bb6:	4b1f      	ldr	r3, [pc, #124]	; (8002c34 <main+0x1c84>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	3b0a      	subs	r3, #10
 8002bbc:	4a1d      	ldr	r2, [pc, #116]	; (8002c34 <main+0x1c84>)
 8002bbe:	6013      	str	r3, [r2, #0]
						}
						State = WaveSquare;
 8002bc0:	231e      	movs	r3, #30
 8002bc2:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002bc4:	e022      	b.n	8002c0c <main+0x1c5c>
					case 'i':
						DutyCycle += 1;
 8002bc6:	4b1b      	ldr	r3, [pc, #108]	; (8002c34 <main+0x1c84>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	4a19      	ldr	r2, [pc, #100]	; (8002c34 <main+0x1c84>)
 8002bce:	6013      	str	r3, [r2, #0]
						if(DutyCycle > 100)
 8002bd0:	4b18      	ldr	r3, [pc, #96]	; (8002c34 <main+0x1c84>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2b64      	cmp	r3, #100	; 0x64
 8002bd6:	dd12      	ble.n	8002bfe <main+0x1c4e>
						{
							sprintf(TxDataBuffer, "Duty cycle can not be more than 100 %%\n\n\r");
 8002bd8:	4918      	ldr	r1, [pc, #96]	; (8002c3c <main+0x1c8c>)
 8002bda:	4813      	ldr	r0, [pc, #76]	; (8002c28 <main+0x1c78>)
 8002bdc:	f005 ffb4 	bl	8008b48 <siprintf>
							HAL_UART_Transmit(&huart2, (uint8_t*) TxDataBuffer,strlen(TxDataBuffer), 100);
 8002be0:	4811      	ldr	r0, [pc, #68]	; (8002c28 <main+0x1c78>)
 8002be2:	f7fd fafd 	bl	80001e0 <strlen>
 8002be6:	4603      	mov	r3, r0
 8002be8:	b29a      	uxth	r2, r3
 8002bea:	2364      	movs	r3, #100	; 0x64
 8002bec:	490e      	ldr	r1, [pc, #56]	; (8002c28 <main+0x1c78>)
 8002bee:	480f      	ldr	r0, [pc, #60]	; (8002c2c <main+0x1c7c>)
 8002bf0:	f004 f8e3 	bl	8006dba <HAL_UART_Transmit>
							DutyCycle -= 1;
 8002bf4:	4b0f      	ldr	r3, [pc, #60]	; (8002c34 <main+0x1c84>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	4a0e      	ldr	r2, [pc, #56]	; (8002c34 <main+0x1c84>)
 8002bfc:	6013      	str	r3, [r2, #0]
						}
						State = WaveSquare;
 8002bfe:	231e      	movs	r3, #30
 8002c00:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002c02:	e003      	b.n	8002c0c <main+0x1c5c>
					case 'x':
						State = selectWave;
 8002c04:	2300      	movs	r3, #0
 8002c06:	657b      	str	r3, [r7, #84]	; 0x54
						break;
 8002c08:	e000      	b.n	8002c0c <main+0x1c5c>
						break;
 8002c0a:	bf00      	nop
				State = WaitSawSelect;
				break;
				}break;
 8002c0c:	e005      	b.n	8002c1a <main+0x1c6a>
		}break;
 8002c0e:	bf00      	nop
 8002c10:	f7fe ba14 	b.w	800103c <main+0x8c>
				}break;
 8002c14:	bf00      	nop
 8002c16:	f7fe ba11 	b.w	800103c <main+0x8c>
				}break;
 8002c1a:	bf00      	nop
	{
 8002c1c:	f7fe ba0e 	b.w	800103c <main+0x8c>
 8002c20:	20000000 	.word	0x20000000
 8002c24:	080095ec 	.word	0x080095ec
 8002c28:	200000c8 	.word	0x200000c8
 8002c2c:	200002bc 	.word	0x200002bc
 8002c30:	08009614 	.word	0x08009614
 8002c34:	2000001c 	.word	0x2000001c
 8002c38:	080096d0 	.word	0x080096d0
 8002c3c:	080096f8 	.word	0x080096f8

08002c40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b094      	sub	sp, #80	; 0x50
 8002c44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c46:	f107 0320 	add.w	r3, r7, #32
 8002c4a:	2230      	movs	r2, #48	; 0x30
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f005 ff72 	bl	8008b38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c54:	f107 030c 	add.w	r3, r7, #12
 8002c58:	2200      	movs	r2, #0
 8002c5a:	601a      	str	r2, [r3, #0]
 8002c5c:	605a      	str	r2, [r3, #4]
 8002c5e:	609a      	str	r2, [r3, #8]
 8002c60:	60da      	str	r2, [r3, #12]
 8002c62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c64:	2300      	movs	r3, #0
 8002c66:	60bb      	str	r3, [r7, #8]
 8002c68:	4b27      	ldr	r3, [pc, #156]	; (8002d08 <SystemClock_Config+0xc8>)
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	4a26      	ldr	r2, [pc, #152]	; (8002d08 <SystemClock_Config+0xc8>)
 8002c6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c72:	6413      	str	r3, [r2, #64]	; 0x40
 8002c74:	4b24      	ldr	r3, [pc, #144]	; (8002d08 <SystemClock_Config+0xc8>)
 8002c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c7c:	60bb      	str	r3, [r7, #8]
 8002c7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c80:	2300      	movs	r3, #0
 8002c82:	607b      	str	r3, [r7, #4]
 8002c84:	4b21      	ldr	r3, [pc, #132]	; (8002d0c <SystemClock_Config+0xcc>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a20      	ldr	r2, [pc, #128]	; (8002d0c <SystemClock_Config+0xcc>)
 8002c8a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c8e:	6013      	str	r3, [r2, #0]
 8002c90:	4b1e      	ldr	r3, [pc, #120]	; (8002d0c <SystemClock_Config+0xcc>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002c98:	607b      	str	r3, [r7, #4]
 8002c9a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002ca4:	2310      	movs	r3, #16
 8002ca6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002cac:	2300      	movs	r3, #0
 8002cae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002cb0:	2308      	movs	r3, #8
 8002cb2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002cb4:	2364      	movs	r3, #100	; 0x64
 8002cb6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002cb8:	2302      	movs	r3, #2
 8002cba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002cbc:	2304      	movs	r3, #4
 8002cbe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cc0:	f107 0320 	add.w	r3, r7, #32
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f002 fb77 	bl	80053b8 <HAL_RCC_OscConfig>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002cd0:	f000 faec 	bl	80032ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cd4:	230f      	movs	r3, #15
 8002cd6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cd8:	2302      	movs	r3, #2
 8002cda:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ce0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ce4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002cea:	f107 030c 	add.w	r3, r7, #12
 8002cee:	2103      	movs	r1, #3
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f002 fdd9 	bl	80058a8 <HAL_RCC_ClockConfig>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d001      	beq.n	8002d00 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002cfc:	f000 fad6 	bl	80032ac <Error_Handler>
  }
}
 8002d00:	bf00      	nop
 8002d02:	3750      	adds	r7, #80	; 0x50
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	40023800 	.word	0x40023800
 8002d0c:	40007000 	.word	0x40007000

08002d10 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08c      	sub	sp, #48	; 0x30
 8002d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002d16:	f107 0320 	add.w	r3, r7, #32
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	605a      	str	r2, [r3, #4]
 8002d20:	609a      	str	r2, [r3, #8]
 8002d22:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8002d24:	463b      	mov	r3, r7
 8002d26:	2220      	movs	r2, #32
 8002d28:	2100      	movs	r1, #0
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f005 ff04 	bl	8008b38 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002d30:	4b30      	ldr	r3, [pc, #192]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d32:	4a31      	ldr	r2, [pc, #196]	; (8002df8 <MX_ADC1_Init+0xe8>)
 8002d34:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002d36:	4b2f      	ldr	r3, [pc, #188]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d38:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002d3c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002d3e:	4b2d      	ldr	r3, [pc, #180]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002d44:	4b2b      	ldr	r3, [pc, #172]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d46:	2201      	movs	r2, #1
 8002d48:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002d4a:	4b2a      	ldr	r3, [pc, #168]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d50:	4b28      	ldr	r3, [pc, #160]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002d58:	4b26      	ldr	r3, [pc, #152]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8002d60:	4b24      	ldr	r3, [pc, #144]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d62:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d66:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d68:	4b22      	ldr	r3, [pc, #136]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002d6e:	4b21      	ldr	r3, [pc, #132]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d70:	2201      	movs	r2, #1
 8002d72:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002d74:	4b1f      	ldr	r3, [pc, #124]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d7c:	4b1d      	ldr	r3, [pc, #116]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d7e:	2201      	movs	r2, #1
 8002d80:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d82:	481c      	ldr	r0, [pc, #112]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002d84:	f000 fd5e 	bl	8003844 <HAL_ADC_Init>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 8002d8e:	f000 fa8d 	bl	80032ac <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002d92:	2300      	movs	r3, #0
 8002d94:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 8002d96:	2301      	movs	r3, #1
 8002d98:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d9e:	f107 0320 	add.w	r3, r7, #32
 8002da2:	4619      	mov	r1, r3
 8002da4:	4813      	ldr	r0, [pc, #76]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002da6:	f000 ffe9 	bl	8003d7c <HAL_ADC_ConfigChannel>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8002db0:	f000 fa7c 	bl	80032ac <Error_Handler>
  }
  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_0;
 8002db4:	2300      	movs	r3, #0
 8002db6:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 8002db8:	2301      	movs	r3, #1
 8002dba:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_NONE;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8002dc8:	4b0c      	ldr	r3, [pc, #48]	; (8002dfc <MX_ADC1_Init+0xec>)
 8002dca:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002dd8:	463b      	mov	r3, r7
 8002dda:	4619      	mov	r1, r3
 8002ddc:	4805      	ldr	r0, [pc, #20]	; (8002df4 <MX_ADC1_Init+0xe4>)
 8002dde:	f001 fa87 	bl	80042f0 <HAL_ADCEx_InjectedConfigChannel>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d001      	beq.n	8002dec <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8002de8:	f000 fa60 	bl	80032ac <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002dec:	bf00      	nop
 8002dee:	3730      	adds	r7, #48	; 0x30
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	200001cc 	.word	0x200001cc
 8002df8:	40012000 	.word	0x40012000
 8002dfc:	000f0001 	.word	0x000f0001

08002e00 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002e04:	4b18      	ldr	r3, [pc, #96]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e06:	4a19      	ldr	r2, [pc, #100]	; (8002e6c <MX_SPI3_Init+0x6c>)
 8002e08:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002e0a:	4b17      	ldr	r3, [pc, #92]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e0c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e10:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002e12:	4b15      	ldr	r3, [pc, #84]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8002e18:	4b13      	ldr	r3, [pc, #76]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e1e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e20:	4b11      	ldr	r3, [pc, #68]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e26:	4b10      	ldr	r3, [pc, #64]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002e2c:	4b0e      	ldr	r3, [pc, #56]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e32:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002e34:	4b0c      	ldr	r3, [pc, #48]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e36:	2220      	movs	r2, #32
 8002e38:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e3a:	4b0b      	ldr	r3, [pc, #44]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e40:	4b09      	ldr	r3, [pc, #36]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e46:	4b08      	ldr	r3, [pc, #32]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002e4c:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e4e:	220a      	movs	r2, #10
 8002e50:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002e52:	4805      	ldr	r0, [pc, #20]	; (8002e68 <MX_SPI3_Init+0x68>)
 8002e54:	f002 ff24 	bl	8005ca0 <HAL_SPI_Init>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8002e5e:	f000 fa25 	bl	80032ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	20000174 	.word	0x20000174
 8002e6c:	40003c00 	.word	0x40003c00

08002e70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b086      	sub	sp, #24
 8002e74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e76:	f107 0308 	add.w	r3, r7, #8
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	605a      	str	r2, [r3, #4]
 8002e80:	609a      	str	r2, [r3, #8]
 8002e82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e84:	463b      	mov	r3, r7
 8002e86:	2200      	movs	r2, #0
 8002e88:	601a      	str	r2, [r3, #0]
 8002e8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e8c:	4b1c      	ldr	r3, [pc, #112]	; (8002f00 <MX_TIM3_Init+0x90>)
 8002e8e:	4a1d      	ldr	r2, [pc, #116]	; (8002f04 <MX_TIM3_Init+0x94>)
 8002e90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 99;
 8002e92:	4b1b      	ldr	r3, [pc, #108]	; (8002f00 <MX_TIM3_Init+0x90>)
 8002e94:	2263      	movs	r2, #99	; 0x63
 8002e96:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e98:	4b19      	ldr	r3, [pc, #100]	; (8002f00 <MX_TIM3_Init+0x90>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8002e9e:	4b18      	ldr	r3, [pc, #96]	; (8002f00 <MX_TIM3_Init+0x90>)
 8002ea0:	2264      	movs	r2, #100	; 0x64
 8002ea2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ea4:	4b16      	ldr	r3, [pc, #88]	; (8002f00 <MX_TIM3_Init+0x90>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002eaa:	4b15      	ldr	r3, [pc, #84]	; (8002f00 <MX_TIM3_Init+0x90>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002eb0:	4813      	ldr	r0, [pc, #76]	; (8002f00 <MX_TIM3_Init+0x90>)
 8002eb2:	f003 fa99 	bl	80063e8 <HAL_TIM_Base_Init>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8002ebc:	f000 f9f6 	bl	80032ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ec0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ec4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002ec6:	f107 0308 	add.w	r3, r7, #8
 8002eca:	4619      	mov	r1, r3
 8002ecc:	480c      	ldr	r0, [pc, #48]	; (8002f00 <MX_TIM3_Init+0x90>)
 8002ece:	f003 fc9f 	bl	8006810 <HAL_TIM_ConfigClockSource>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8002ed8:	f000 f9e8 	bl	80032ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002edc:	2320      	movs	r3, #32
 8002ede:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ee4:	463b      	mov	r3, r7
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	4805      	ldr	r0, [pc, #20]	; (8002f00 <MX_TIM3_Init+0x90>)
 8002eea:	f003 fe97 	bl	8006c1c <HAL_TIMEx_MasterConfigSynchronization>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8002ef4:	f000 f9da 	bl	80032ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002ef8:	bf00      	nop
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	2000012c 	.word	0x2000012c
 8002f04:	40000400 	.word	0x40000400

08002f08 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002f0c:	4b0e      	ldr	r3, [pc, #56]	; (8002f48 <MX_TIM11_Init+0x40>)
 8002f0e:	4a0f      	ldr	r2, [pc, #60]	; (8002f4c <MX_TIM11_Init+0x44>)
 8002f10:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8002f12:	4b0d      	ldr	r3, [pc, #52]	; (8002f48 <MX_TIM11_Init+0x40>)
 8002f14:	2263      	movs	r2, #99	; 0x63
 8002f16:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f18:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <MX_TIM11_Init+0x40>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8002f1e:	4b0a      	ldr	r3, [pc, #40]	; (8002f48 <MX_TIM11_Init+0x40>)
 8002f20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f24:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f26:	4b08      	ldr	r3, [pc, #32]	; (8002f48 <MX_TIM11_Init+0x40>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f2c:	4b06      	ldr	r3, [pc, #24]	; (8002f48 <MX_TIM11_Init+0x40>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002f32:	4805      	ldr	r0, [pc, #20]	; (8002f48 <MX_TIM11_Init+0x40>)
 8002f34:	f003 fa58 	bl	80063e8 <HAL_TIM_Base_Init>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002f3e:	f000 f9b5 	bl	80032ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002f42:	bf00      	nop
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	20000214 	.word	0x20000214
 8002f4c:	40014800 	.word	0x40014800

08002f50 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f54:	4b11      	ldr	r3, [pc, #68]	; (8002f9c <MX_USART2_UART_Init+0x4c>)
 8002f56:	4a12      	ldr	r2, [pc, #72]	; (8002fa0 <MX_USART2_UART_Init+0x50>)
 8002f58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f5a:	4b10      	ldr	r3, [pc, #64]	; (8002f9c <MX_USART2_UART_Init+0x4c>)
 8002f5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f62:	4b0e      	ldr	r3, [pc, #56]	; (8002f9c <MX_USART2_UART_Init+0x4c>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f68:	4b0c      	ldr	r3, [pc, #48]	; (8002f9c <MX_USART2_UART_Init+0x4c>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f6e:	4b0b      	ldr	r3, [pc, #44]	; (8002f9c <MX_USART2_UART_Init+0x4c>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f74:	4b09      	ldr	r3, [pc, #36]	; (8002f9c <MX_USART2_UART_Init+0x4c>)
 8002f76:	220c      	movs	r2, #12
 8002f78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f7a:	4b08      	ldr	r3, [pc, #32]	; (8002f9c <MX_USART2_UART_Init+0x4c>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f80:	4b06      	ldr	r3, [pc, #24]	; (8002f9c <MX_USART2_UART_Init+0x4c>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f86:	4805      	ldr	r0, [pc, #20]	; (8002f9c <MX_USART2_UART_Init+0x4c>)
 8002f88:	f003 feca 	bl	8006d20 <HAL_UART_Init>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002f92:	f000 f98b 	bl	80032ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f96:	bf00      	nop
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	200002bc 	.word	0x200002bc
 8002fa0:	40004400 	.word	0x40004400

08002fa4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002faa:	2300      	movs	r3, #0
 8002fac:	607b      	str	r3, [r7, #4]
 8002fae:	4b0c      	ldr	r3, [pc, #48]	; (8002fe0 <MX_DMA_Init+0x3c>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	4a0b      	ldr	r2, [pc, #44]	; (8002fe0 <MX_DMA_Init+0x3c>)
 8002fb4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fba:	4b09      	ldr	r3, [pc, #36]	; (8002fe0 <MX_DMA_Init+0x3c>)
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fc2:	607b      	str	r3, [r7, #4]
 8002fc4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	2100      	movs	r1, #0
 8002fca:	2038      	movs	r0, #56	; 0x38
 8002fcc:	f001 fc05 	bl	80047da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002fd0:	2038      	movs	r0, #56	; 0x38
 8002fd2:	f001 fc1e 	bl	8004812 <HAL_NVIC_EnableIRQ>

}
 8002fd6:	bf00      	nop
 8002fd8:	3708      	adds	r7, #8
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40023800 	.word	0x40023800

08002fe4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b08a      	sub	sp, #40	; 0x28
 8002fe8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fea:	f107 0314 	add.w	r3, r7, #20
 8002fee:	2200      	movs	r2, #0
 8002ff0:	601a      	str	r2, [r3, #0]
 8002ff2:	605a      	str	r2, [r3, #4]
 8002ff4:	609a      	str	r2, [r3, #8]
 8002ff6:	60da      	str	r2, [r3, #12]
 8002ff8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	613b      	str	r3, [r7, #16]
 8002ffe:	4b44      	ldr	r3, [pc, #272]	; (8003110 <MX_GPIO_Init+0x12c>)
 8003000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003002:	4a43      	ldr	r2, [pc, #268]	; (8003110 <MX_GPIO_Init+0x12c>)
 8003004:	f043 0304 	orr.w	r3, r3, #4
 8003008:	6313      	str	r3, [r2, #48]	; 0x30
 800300a:	4b41      	ldr	r3, [pc, #260]	; (8003110 <MX_GPIO_Init+0x12c>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300e:	f003 0304 	and.w	r3, r3, #4
 8003012:	613b      	str	r3, [r7, #16]
 8003014:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003016:	2300      	movs	r3, #0
 8003018:	60fb      	str	r3, [r7, #12]
 800301a:	4b3d      	ldr	r3, [pc, #244]	; (8003110 <MX_GPIO_Init+0x12c>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	4a3c      	ldr	r2, [pc, #240]	; (8003110 <MX_GPIO_Init+0x12c>)
 8003020:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003024:	6313      	str	r3, [r2, #48]	; 0x30
 8003026:	4b3a      	ldr	r3, [pc, #232]	; (8003110 <MX_GPIO_Init+0x12c>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003032:	2300      	movs	r3, #0
 8003034:	60bb      	str	r3, [r7, #8]
 8003036:	4b36      	ldr	r3, [pc, #216]	; (8003110 <MX_GPIO_Init+0x12c>)
 8003038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303a:	4a35      	ldr	r2, [pc, #212]	; (8003110 <MX_GPIO_Init+0x12c>)
 800303c:	f043 0301 	orr.w	r3, r3, #1
 8003040:	6313      	str	r3, [r2, #48]	; 0x30
 8003042:	4b33      	ldr	r3, [pc, #204]	; (8003110 <MX_GPIO_Init+0x12c>)
 8003044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	60bb      	str	r3, [r7, #8]
 800304c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800304e:	2300      	movs	r3, #0
 8003050:	607b      	str	r3, [r7, #4]
 8003052:	4b2f      	ldr	r3, [pc, #188]	; (8003110 <MX_GPIO_Init+0x12c>)
 8003054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003056:	4a2e      	ldr	r2, [pc, #184]	; (8003110 <MX_GPIO_Init+0x12c>)
 8003058:	f043 0302 	orr.w	r3, r3, #2
 800305c:	6313      	str	r3, [r2, #48]	; 0x30
 800305e:	4b2c      	ldr	r3, [pc, #176]	; (8003110 <MX_GPIO_Init+0x12c>)
 8003060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	607b      	str	r3, [r7, #4]
 8003068:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800306a:	2200      	movs	r2, #0
 800306c:	2120      	movs	r1, #32
 800306e:	4829      	ldr	r0, [pc, #164]	; (8003114 <MX_GPIO_Init+0x130>)
 8003070:	f002 f988 	bl	8005384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8003074:	2201      	movs	r2, #1
 8003076:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800307a:	4827      	ldr	r0, [pc, #156]	; (8003118 <MX_GPIO_Init+0x134>)
 800307c:	f002 f982 	bl	8005384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHDN_GPIO_Port, SHDN_Pin, GPIO_PIN_SET);
 8003080:	2201      	movs	r2, #1
 8003082:	2180      	movs	r1, #128	; 0x80
 8003084:	4825      	ldr	r0, [pc, #148]	; (800311c <MX_GPIO_Init+0x138>)
 8003086:	f002 f97d 	bl	8005384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_SET);
 800308a:	2201      	movs	r2, #1
 800308c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003090:	4820      	ldr	r0, [pc, #128]	; (8003114 <MX_GPIO_Init+0x130>)
 8003092:	f002 f977 	bl	8005384 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003096:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800309a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800309c:	4b20      	ldr	r3, [pc, #128]	; (8003120 <MX_GPIO_Init+0x13c>)
 800309e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80030a4:	f107 0314 	add.w	r3, r7, #20
 80030a8:	4619      	mov	r1, r3
 80030aa:	481c      	ldr	r0, [pc, #112]	; (800311c <MX_GPIO_Init+0x138>)
 80030ac:	f001 ffce 	bl	800504c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LOAD_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LOAD_Pin;
 80030b0:	f44f 7308 	mov.w	r3, #544	; 0x220
 80030b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030b6:	2301      	movs	r3, #1
 80030b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ba:	2300      	movs	r3, #0
 80030bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030be:	2300      	movs	r3, #0
 80030c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030c2:	f107 0314 	add.w	r3, r7, #20
 80030c6:	4619      	mov	r1, r3
 80030c8:	4812      	ldr	r0, [pc, #72]	; (8003114 <MX_GPIO_Init+0x130>)
 80030ca:	f001 ffbf 	bl	800504c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_SS_Pin */
  GPIO_InitStruct.Pin = SPI_SS_Pin;
 80030ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030d4:	2301      	movs	r3, #1
 80030d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d8:	2300      	movs	r3, #0
 80030da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030dc:	2300      	movs	r3, #0
 80030de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_SS_GPIO_Port, &GPIO_InitStruct);
 80030e0:	f107 0314 	add.w	r3, r7, #20
 80030e4:	4619      	mov	r1, r3
 80030e6:	480c      	ldr	r0, [pc, #48]	; (8003118 <MX_GPIO_Init+0x134>)
 80030e8:	f001 ffb0 	bl	800504c <HAL_GPIO_Init>

  /*Configure GPIO pin : SHDN_Pin */
  GPIO_InitStruct.Pin = SHDN_Pin;
 80030ec:	2380      	movs	r3, #128	; 0x80
 80030ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030f0:	2301      	movs	r3, #1
 80030f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f4:	2300      	movs	r3, #0
 80030f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030f8:	2300      	movs	r3, #0
 80030fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SHDN_GPIO_Port, &GPIO_InitStruct);
 80030fc:	f107 0314 	add.w	r3, r7, #20
 8003100:	4619      	mov	r1, r3
 8003102:	4806      	ldr	r0, [pc, #24]	; (800311c <MX_GPIO_Init+0x138>)
 8003104:	f001 ffa2 	bl	800504c <HAL_GPIO_Init>

}
 8003108:	bf00      	nop
 800310a:	3728      	adds	r7, #40	; 0x28
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40023800 	.word	0x40023800
 8003114:	40020000 	.word	0x40020000
 8003118:	40020400 	.word	0x40020400
 800311c:	40020800 	.word	0x40020800
 8003120:	10210000 	.word	0x10210000

08003124 <MCP4922SetOutput>:

/* USER CODE BEGIN 4 */
void MCP4922SetOutput(uint8_t Config, uint16_t DACOutput)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	4603      	mov	r3, r0
 800312c:	460a      	mov	r2, r1
 800312e:	71fb      	strb	r3, [r7, #7]
 8003130:	4613      	mov	r3, r2
 8003132:	80bb      	strh	r3, [r7, #4]
	uint32_t OutputPacket = (DACOutput & 0x0fff) | ((Config & 0xf) << 12);
 8003134:	88bb      	ldrh	r3, [r7, #4]
 8003136:	f3c3 020b 	ubfx	r2, r3, #0, #12
 800313a:	79fb      	ldrb	r3, [r7, #7]
 800313c:	031b      	lsls	r3, r3, #12
 800313e:	b29b      	uxth	r3, r3
 8003140:	4313      	orrs	r3, r2
 8003142:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_RESET);
 8003144:	2200      	movs	r2, #0
 8003146:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800314a:	4807      	ldr	r0, [pc, #28]	; (8003168 <MCP4922SetOutput+0x44>)
 800314c:	f002 f91a 	bl	8005384 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi3, &OutputPacket, 1);
 8003150:	f107 030c 	add.w	r3, r7, #12
 8003154:	2201      	movs	r2, #1
 8003156:	4619      	mov	r1, r3
 8003158:	4804      	ldr	r0, [pc, #16]	; (800316c <MCP4922SetOutput+0x48>)
 800315a:	f002 fe2b 	bl	8005db4 <HAL_SPI_Transmit_IT>
}
 800315e:	bf00      	nop
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	40020400 	.word	0x40020400
 800316c:	20000174 	.word	0x20000174

08003170 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
	if (hspi == &hspi3)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a06      	ldr	r2, [pc, #24]	; (8003194 <HAL_SPI_TxCpltCallback+0x24>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d105      	bne.n	800318c <HAL_SPI_TxCpltCallback+0x1c>
	{
		HAL_GPIO_WritePin(SPI_SS_GPIO_Port, SPI_SS_Pin, GPIO_PIN_SET);
 8003180:	2201      	movs	r2, #1
 8003182:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003186:	4804      	ldr	r0, [pc, #16]	; (8003198 <HAL_SPI_TxCpltCallback+0x28>)
 8003188:	f002 f8fc 	bl	8005384 <HAL_GPIO_WritePin>
	}
}
 800318c:	bf00      	nop
 800318e:	3708      	adds	r7, #8
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	20000174 	.word	0x20000174
 8003198:	40020400 	.word	0x40020400

0800319c <UARTRecieveIT>:

int16_t UARTRecieveIT() {
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
static uint32_t dataPos = 0;
int16_t data = -1;
 80031a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031a6:	80fb      	strh	r3, [r7, #6]
if (huart2.RxXferSize - huart2.RxXferCount != dataPos) {
 80031a8:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <UARTRecieveIT+0x54>)
 80031aa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80031ac:	461a      	mov	r2, r3
 80031ae:	4b10      	ldr	r3, [pc, #64]	; (80031f0 <UARTRecieveIT+0x54>)
 80031b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	4a0f      	ldr	r2, [pc, #60]	; (80031f4 <UARTRecieveIT+0x58>)
 80031b8:	6812      	ldr	r2, [r2, #0]
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d010      	beq.n	80031e0 <UARTRecieveIT+0x44>
	data = RxDataBuffer[dataPos];
 80031be:	4b0d      	ldr	r3, [pc, #52]	; (80031f4 <UARTRecieveIT+0x58>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a0d      	ldr	r2, [pc, #52]	; (80031f8 <UARTRecieveIT+0x5c>)
 80031c4:	5cd3      	ldrb	r3, [r2, r3]
 80031c6:	80fb      	strh	r3, [r7, #6]
	dataPos = (dataPos + 1) % huart2.RxXferSize;
 80031c8:	4b0a      	ldr	r3, [pc, #40]	; (80031f4 <UARTRecieveIT+0x58>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	3301      	adds	r3, #1
 80031ce:	4a08      	ldr	r2, [pc, #32]	; (80031f0 <UARTRecieveIT+0x54>)
 80031d0:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 80031d2:	fbb3 f1f2 	udiv	r1, r3, r2
 80031d6:	fb02 f201 	mul.w	r2, r2, r1
 80031da:	1a9b      	subs	r3, r3, r2
 80031dc:	4a05      	ldr	r2, [pc, #20]	; (80031f4 <UARTRecieveIT+0x58>)
 80031de:	6013      	str	r3, [r2, #0]
}
return data;
 80031e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	200002bc 	.word	0x200002bc
 80031f4:	2000011c 	.word	0x2000011c
 80031f8:	200000e8 	.word	0x200000e8

080031fc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
sprintf(TxDataBuffer, "Received:[%s]\r\n", RxDataBuffer);
 8003204:	4a09      	ldr	r2, [pc, #36]	; (800322c <HAL_UART_RxCpltCallback+0x30>)
 8003206:	490a      	ldr	r1, [pc, #40]	; (8003230 <HAL_UART_RxCpltCallback+0x34>)
 8003208:	480a      	ldr	r0, [pc, #40]	; (8003234 <HAL_UART_RxCpltCallback+0x38>)
 800320a:	f005 fc9d 	bl	8008b48 <siprintf>
HAL_UART_Transmit_IT(&huart2, (uint8_t*) TxDataBuffer, strlen(TxDataBuffer));
 800320e:	4809      	ldr	r0, [pc, #36]	; (8003234 <HAL_UART_RxCpltCallback+0x38>)
 8003210:	f7fc ffe6 	bl	80001e0 <strlen>
 8003214:	4603      	mov	r3, r0
 8003216:	b29b      	uxth	r3, r3
 8003218:	461a      	mov	r2, r3
 800321a:	4906      	ldr	r1, [pc, #24]	; (8003234 <HAL_UART_RxCpltCallback+0x38>)
 800321c:	4806      	ldr	r0, [pc, #24]	; (8003238 <HAL_UART_RxCpltCallback+0x3c>)
 800321e:	f003 fe5e 	bl	8006ede <HAL_UART_Transmit_IT>
}
 8003222:	bf00      	nop
 8003224:	3708      	adds	r7, #8
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	200000e8 	.word	0x200000e8
 8003230:	08009758 	.word	0x08009758
 8003234:	200000c8 	.word	0x200000c8
 8003238:	200002bc 	.word	0x200002bc

0800323c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800323c:	b4b0      	push	{r4, r5, r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
	if (htim == &htim11)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a0a      	ldr	r2, [pc, #40]	; (8003270 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d10c      	bne.n	8003266 <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		_micro += 65535;
 800324c:	4b09      	ldr	r3, [pc, #36]	; (8003274 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800324e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003252:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003256:	f04f 0100 	mov.w	r1, #0
 800325a:	1814      	adds	r4, r2, r0
 800325c:	eb43 0501 	adc.w	r5, r3, r1
 8003260:	4b04      	ldr	r3, [pc, #16]	; (8003274 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003262:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8003266:	bf00      	nop
 8003268:	370c      	adds	r7, #12
 800326a:	46bd      	mov	sp, r7
 800326c:	bcb0      	pop	{r4, r5, r7}
 800326e:	4770      	bx	lr
 8003270:	20000214 	.word	0x20000214
 8003274:	20000110 	.word	0x20000110

08003278 <micros>:

inline uint64_t micros()
{
 8003278:	b4b0      	push	{r4, r5, r7}
 800327a:	af00      	add	r7, sp, #0
	return htim11.Instance->CNT + _micro;
 800327c:	4b09      	ldr	r3, [pc, #36]	; (80032a4 <micros+0x2c>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003282:	4618      	mov	r0, r3
 8003284:	f04f 0100 	mov.w	r1, #0
 8003288:	4b07      	ldr	r3, [pc, #28]	; (80032a8 <micros+0x30>)
 800328a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328e:	1884      	adds	r4, r0, r2
 8003290:	eb41 0503 	adc.w	r5, r1, r3
 8003294:	4622      	mov	r2, r4
 8003296:	462b      	mov	r3, r5
}
 8003298:	4610      	mov	r0, r2
 800329a:	4619      	mov	r1, r3
 800329c:	46bd      	mov	sp, r7
 800329e:	bcb0      	pop	{r4, r5, r7}
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	20000214 	.word	0x20000214
 80032a8:	20000110 	.word	0x20000110

080032ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80032ac:	b480      	push	{r7}
 80032ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032b0:	b672      	cpsid	i
}
 80032b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80032b4:	e7fe      	b.n	80032b4 <Error_Handler+0x8>
	...

080032b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b082      	sub	sp, #8
 80032bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032be:	2300      	movs	r3, #0
 80032c0:	607b      	str	r3, [r7, #4]
 80032c2:	4b10      	ldr	r3, [pc, #64]	; (8003304 <HAL_MspInit+0x4c>)
 80032c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c6:	4a0f      	ldr	r2, [pc, #60]	; (8003304 <HAL_MspInit+0x4c>)
 80032c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032cc:	6453      	str	r3, [r2, #68]	; 0x44
 80032ce:	4b0d      	ldr	r3, [pc, #52]	; (8003304 <HAL_MspInit+0x4c>)
 80032d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032d6:	607b      	str	r3, [r7, #4]
 80032d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032da:	2300      	movs	r3, #0
 80032dc:	603b      	str	r3, [r7, #0]
 80032de:	4b09      	ldr	r3, [pc, #36]	; (8003304 <HAL_MspInit+0x4c>)
 80032e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e2:	4a08      	ldr	r2, [pc, #32]	; (8003304 <HAL_MspInit+0x4c>)
 80032e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032e8:	6413      	str	r3, [r2, #64]	; 0x40
 80032ea:	4b06      	ldr	r3, [pc, #24]	; (8003304 <HAL_MspInit+0x4c>)
 80032ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032f2:	603b      	str	r3, [r7, #0]
 80032f4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80032f6:	2007      	movs	r0, #7
 80032f8:	f001 fa64 	bl	80047c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032fc:	bf00      	nop
 80032fe:	3708      	adds	r7, #8
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}
 8003304:	40023800 	.word	0x40023800

08003308 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b08a      	sub	sp, #40	; 0x28
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003310:	f107 0314 	add.w	r3, r7, #20
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]
 8003318:	605a      	str	r2, [r3, #4]
 800331a:	609a      	str	r2, [r3, #8]
 800331c:	60da      	str	r2, [r3, #12]
 800331e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a33      	ldr	r2, [pc, #204]	; (80033f4 <HAL_ADC_MspInit+0xec>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d15f      	bne.n	80033ea <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800332a:	2300      	movs	r3, #0
 800332c:	613b      	str	r3, [r7, #16]
 800332e:	4b32      	ldr	r3, [pc, #200]	; (80033f8 <HAL_ADC_MspInit+0xf0>)
 8003330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003332:	4a31      	ldr	r2, [pc, #196]	; (80033f8 <HAL_ADC_MspInit+0xf0>)
 8003334:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003338:	6453      	str	r3, [r2, #68]	; 0x44
 800333a:	4b2f      	ldr	r3, [pc, #188]	; (80033f8 <HAL_ADC_MspInit+0xf0>)
 800333c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003342:	613b      	str	r3, [r7, #16]
 8003344:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003346:	2300      	movs	r3, #0
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	4b2b      	ldr	r3, [pc, #172]	; (80033f8 <HAL_ADC_MspInit+0xf0>)
 800334c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800334e:	4a2a      	ldr	r2, [pc, #168]	; (80033f8 <HAL_ADC_MspInit+0xf0>)
 8003350:	f043 0301 	orr.w	r3, r3, #1
 8003354:	6313      	str	r3, [r2, #48]	; 0x30
 8003356:	4b28      	ldr	r3, [pc, #160]	; (80033f8 <HAL_ADC_MspInit+0xf0>)
 8003358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	60fb      	str	r3, [r7, #12]
 8003360:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003362:	2301      	movs	r3, #1
 8003364:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003366:	2303      	movs	r3, #3
 8003368:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336a:	2300      	movs	r3, #0
 800336c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800336e:	f107 0314 	add.w	r3, r7, #20
 8003372:	4619      	mov	r1, r3
 8003374:	4821      	ldr	r0, [pc, #132]	; (80033fc <HAL_ADC_MspInit+0xf4>)
 8003376:	f001 fe69 	bl	800504c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800337a:	4b21      	ldr	r3, [pc, #132]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 800337c:	4a21      	ldr	r2, [pc, #132]	; (8003404 <HAL_ADC_MspInit+0xfc>)
 800337e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003380:	4b1f      	ldr	r3, [pc, #124]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 8003382:	2200      	movs	r2, #0
 8003384:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003386:	4b1e      	ldr	r3, [pc, #120]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 8003388:	2200      	movs	r2, #0
 800338a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800338c:	4b1c      	ldr	r3, [pc, #112]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 800338e:	2200      	movs	r2, #0
 8003390:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003392:	4b1b      	ldr	r3, [pc, #108]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 8003394:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003398:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800339a:	4b19      	ldr	r3, [pc, #100]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 800339c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80033a0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80033a2:	4b17      	ldr	r3, [pc, #92]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 80033a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80033a8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80033aa:	4b15      	ldr	r3, [pc, #84]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 80033ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033b0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80033b2:	4b13      	ldr	r3, [pc, #76]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033b8:	4b11      	ldr	r3, [pc, #68]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80033be:	4810      	ldr	r0, [pc, #64]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 80033c0:	f001 fa42 	bl	8004848 <HAL_DMA_Init>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80033ca:	f7ff ff6f 	bl	80032ac <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a0b      	ldr	r2, [pc, #44]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 80033d2:	639a      	str	r2, [r3, #56]	; 0x38
 80033d4:	4a0a      	ldr	r2, [pc, #40]	; (8003400 <HAL_ADC_MspInit+0xf8>)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80033da:	2200      	movs	r2, #0
 80033dc:	2100      	movs	r1, #0
 80033de:	2012      	movs	r0, #18
 80033e0:	f001 f9fb 	bl	80047da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80033e4:	2012      	movs	r0, #18
 80033e6:	f001 fa14 	bl	8004812 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80033ea:	bf00      	nop
 80033ec:	3728      	adds	r7, #40	; 0x28
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	40012000 	.word	0x40012000
 80033f8:	40023800 	.word	0x40023800
 80033fc:	40020000 	.word	0x40020000
 8003400:	2000025c 	.word	0x2000025c
 8003404:	40026410 	.word	0x40026410

08003408 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b08a      	sub	sp, #40	; 0x28
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003410:	f107 0314 	add.w	r3, r7, #20
 8003414:	2200      	movs	r2, #0
 8003416:	601a      	str	r2, [r3, #0]
 8003418:	605a      	str	r2, [r3, #4]
 800341a:	609a      	str	r2, [r3, #8]
 800341c:	60da      	str	r2, [r3, #12]
 800341e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a1d      	ldr	r2, [pc, #116]	; (800349c <HAL_SPI_MspInit+0x94>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d133      	bne.n	8003492 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800342a:	2300      	movs	r3, #0
 800342c:	613b      	str	r3, [r7, #16]
 800342e:	4b1c      	ldr	r3, [pc, #112]	; (80034a0 <HAL_SPI_MspInit+0x98>)
 8003430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003432:	4a1b      	ldr	r2, [pc, #108]	; (80034a0 <HAL_SPI_MspInit+0x98>)
 8003434:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003438:	6413      	str	r3, [r2, #64]	; 0x40
 800343a:	4b19      	ldr	r3, [pc, #100]	; (80034a0 <HAL_SPI_MspInit+0x98>)
 800343c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003442:	613b      	str	r3, [r7, #16]
 8003444:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003446:	2300      	movs	r3, #0
 8003448:	60fb      	str	r3, [r7, #12]
 800344a:	4b15      	ldr	r3, [pc, #84]	; (80034a0 <HAL_SPI_MspInit+0x98>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344e:	4a14      	ldr	r2, [pc, #80]	; (80034a0 <HAL_SPI_MspInit+0x98>)
 8003450:	f043 0302 	orr.w	r3, r3, #2
 8003454:	6313      	str	r3, [r2, #48]	; 0x30
 8003456:	4b12      	ldr	r3, [pc, #72]	; (80034a0 <HAL_SPI_MspInit+0x98>)
 8003458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	60fb      	str	r3, [r7, #12]
 8003460:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003462:	2338      	movs	r3, #56	; 0x38
 8003464:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003466:	2302      	movs	r3, #2
 8003468:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800346a:	2300      	movs	r3, #0
 800346c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800346e:	2303      	movs	r3, #3
 8003470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003472:	2306      	movs	r3, #6
 8003474:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003476:	f107 0314 	add.w	r3, r7, #20
 800347a:	4619      	mov	r1, r3
 800347c:	4809      	ldr	r0, [pc, #36]	; (80034a4 <HAL_SPI_MspInit+0x9c>)
 800347e:	f001 fde5 	bl	800504c <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8003482:	2200      	movs	r2, #0
 8003484:	2100      	movs	r1, #0
 8003486:	2033      	movs	r0, #51	; 0x33
 8003488:	f001 f9a7 	bl	80047da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800348c:	2033      	movs	r0, #51	; 0x33
 800348e:	f001 f9c0 	bl	8004812 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003492:	bf00      	nop
 8003494:	3728      	adds	r7, #40	; 0x28
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	40003c00 	.word	0x40003c00
 80034a0:	40023800 	.word	0x40023800
 80034a4:	40020400 	.word	0x40020400

080034a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a18      	ldr	r2, [pc, #96]	; (8003518 <HAL_TIM_Base_MspInit+0x70>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d10e      	bne.n	80034d8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034ba:	2300      	movs	r3, #0
 80034bc:	60fb      	str	r3, [r7, #12]
 80034be:	4b17      	ldr	r3, [pc, #92]	; (800351c <HAL_TIM_Base_MspInit+0x74>)
 80034c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c2:	4a16      	ldr	r2, [pc, #88]	; (800351c <HAL_TIM_Base_MspInit+0x74>)
 80034c4:	f043 0302 	orr.w	r3, r3, #2
 80034c8:	6413      	str	r3, [r2, #64]	; 0x40
 80034ca:	4b14      	ldr	r3, [pc, #80]	; (800351c <HAL_TIM_Base_MspInit+0x74>)
 80034cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	60fb      	str	r3, [r7, #12]
 80034d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80034d6:	e01a      	b.n	800350e <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a10      	ldr	r2, [pc, #64]	; (8003520 <HAL_TIM_Base_MspInit+0x78>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d115      	bne.n	800350e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80034e2:	2300      	movs	r3, #0
 80034e4:	60bb      	str	r3, [r7, #8]
 80034e6:	4b0d      	ldr	r3, [pc, #52]	; (800351c <HAL_TIM_Base_MspInit+0x74>)
 80034e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ea:	4a0c      	ldr	r2, [pc, #48]	; (800351c <HAL_TIM_Base_MspInit+0x74>)
 80034ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034f0:	6453      	str	r3, [r2, #68]	; 0x44
 80034f2:	4b0a      	ldr	r3, [pc, #40]	; (800351c <HAL_TIM_Base_MspInit+0x74>)
 80034f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034fa:	60bb      	str	r3, [r7, #8]
 80034fc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80034fe:	2200      	movs	r2, #0
 8003500:	2100      	movs	r1, #0
 8003502:	201a      	movs	r0, #26
 8003504:	f001 f969 	bl	80047da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003508:	201a      	movs	r0, #26
 800350a:	f001 f982 	bl	8004812 <HAL_NVIC_EnableIRQ>
}
 800350e:	bf00      	nop
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	40000400 	.word	0x40000400
 800351c:	40023800 	.word	0x40023800
 8003520:	40014800 	.word	0x40014800

08003524 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b08a      	sub	sp, #40	; 0x28
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800352c:	f107 0314 	add.w	r3, r7, #20
 8003530:	2200      	movs	r2, #0
 8003532:	601a      	str	r2, [r3, #0]
 8003534:	605a      	str	r2, [r3, #4]
 8003536:	609a      	str	r2, [r3, #8]
 8003538:	60da      	str	r2, [r3, #12]
 800353a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a1d      	ldr	r2, [pc, #116]	; (80035b8 <HAL_UART_MspInit+0x94>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d133      	bne.n	80035ae <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003546:	2300      	movs	r3, #0
 8003548:	613b      	str	r3, [r7, #16]
 800354a:	4b1c      	ldr	r3, [pc, #112]	; (80035bc <HAL_UART_MspInit+0x98>)
 800354c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354e:	4a1b      	ldr	r2, [pc, #108]	; (80035bc <HAL_UART_MspInit+0x98>)
 8003550:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003554:	6413      	str	r3, [r2, #64]	; 0x40
 8003556:	4b19      	ldr	r3, [pc, #100]	; (80035bc <HAL_UART_MspInit+0x98>)
 8003558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800355e:	613b      	str	r3, [r7, #16]
 8003560:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003562:	2300      	movs	r3, #0
 8003564:	60fb      	str	r3, [r7, #12]
 8003566:	4b15      	ldr	r3, [pc, #84]	; (80035bc <HAL_UART_MspInit+0x98>)
 8003568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356a:	4a14      	ldr	r2, [pc, #80]	; (80035bc <HAL_UART_MspInit+0x98>)
 800356c:	f043 0301 	orr.w	r3, r3, #1
 8003570:	6313      	str	r3, [r2, #48]	; 0x30
 8003572:	4b12      	ldr	r3, [pc, #72]	; (80035bc <HAL_UART_MspInit+0x98>)
 8003574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	60fb      	str	r3, [r7, #12]
 800357c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800357e:	230c      	movs	r3, #12
 8003580:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003582:	2302      	movs	r3, #2
 8003584:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003586:	2300      	movs	r3, #0
 8003588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800358a:	2303      	movs	r3, #3
 800358c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800358e:	2307      	movs	r3, #7
 8003590:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003592:	f107 0314 	add.w	r3, r7, #20
 8003596:	4619      	mov	r1, r3
 8003598:	4809      	ldr	r0, [pc, #36]	; (80035c0 <HAL_UART_MspInit+0x9c>)
 800359a:	f001 fd57 	bl	800504c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800359e:	2200      	movs	r2, #0
 80035a0:	2100      	movs	r1, #0
 80035a2:	2026      	movs	r0, #38	; 0x26
 80035a4:	f001 f919 	bl	80047da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80035a8:	2026      	movs	r0, #38	; 0x26
 80035aa:	f001 f932 	bl	8004812 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80035ae:	bf00      	nop
 80035b0:	3728      	adds	r7, #40	; 0x28
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	40004400 	.word	0x40004400
 80035bc:	40023800 	.word	0x40023800
 80035c0:	40020000 	.word	0x40020000

080035c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80035c8:	e7fe      	b.n	80035c8 <NMI_Handler+0x4>

080035ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035ca:	b480      	push	{r7}
 80035cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035ce:	e7fe      	b.n	80035ce <HardFault_Handler+0x4>

080035d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035d4:	e7fe      	b.n	80035d4 <MemManage_Handler+0x4>

080035d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035d6:	b480      	push	{r7}
 80035d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035da:	e7fe      	b.n	80035da <BusFault_Handler+0x4>

080035dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035dc:	b480      	push	{r7}
 80035de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035e0:	e7fe      	b.n	80035e0 <UsageFault_Handler+0x4>

080035e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035e2:	b480      	push	{r7}
 80035e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80035e6:	bf00      	nop
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035f4:	bf00      	nop
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr

080035fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035fe:	b480      	push	{r7}
 8003600:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003602:	bf00      	nop
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003610:	f000 f8f8 	bl	8003804 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003614:	bf00      	nop
 8003616:	bd80      	pop	{r7, pc}

08003618 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800361c:	4802      	ldr	r0, [pc, #8]	; (8003628 <ADC_IRQHandler+0x10>)
 800361e:	f000 f954 	bl	80038ca <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003622:	bf00      	nop
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	200001cc 	.word	0x200001cc

0800362c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8003630:	4802      	ldr	r0, [pc, #8]	; (800363c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8003632:	f002 ffe5 	bl	8006600 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003636:	bf00      	nop
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	20000214 	.word	0x20000214

08003640 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003644:	4802      	ldr	r0, [pc, #8]	; (8003650 <USART2_IRQHandler+0x10>)
 8003646:	f003 fcbf 	bl	8006fc8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800364a:	bf00      	nop
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	200002bc 	.word	0x200002bc

08003654 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8003658:	4802      	ldr	r0, [pc, #8]	; (8003664 <SPI3_IRQHandler+0x10>)
 800365a:	f002 fc35 	bl	8005ec8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800365e:	bf00      	nop
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	20000174 	.word	0x20000174

08003668 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800366c:	4802      	ldr	r0, [pc, #8]	; (8003678 <DMA2_Stream0_IRQHandler+0x10>)
 800366e:	f001 fa83 	bl	8004b78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003672:	bf00      	nop
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	2000025c 	.word	0x2000025c

0800367c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003684:	4a14      	ldr	r2, [pc, #80]	; (80036d8 <_sbrk+0x5c>)
 8003686:	4b15      	ldr	r3, [pc, #84]	; (80036dc <_sbrk+0x60>)
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003690:	4b13      	ldr	r3, [pc, #76]	; (80036e0 <_sbrk+0x64>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d102      	bne.n	800369e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003698:	4b11      	ldr	r3, [pc, #68]	; (80036e0 <_sbrk+0x64>)
 800369a:	4a12      	ldr	r2, [pc, #72]	; (80036e4 <_sbrk+0x68>)
 800369c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800369e:	4b10      	ldr	r3, [pc, #64]	; (80036e0 <_sbrk+0x64>)
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4413      	add	r3, r2
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d207      	bcs.n	80036bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036ac:	f005 fa1a 	bl	8008ae4 <__errno>
 80036b0:	4603      	mov	r3, r0
 80036b2:	220c      	movs	r2, #12
 80036b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036b6:	f04f 33ff 	mov.w	r3, #4294967295
 80036ba:	e009      	b.n	80036d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036bc:	4b08      	ldr	r3, [pc, #32]	; (80036e0 <_sbrk+0x64>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036c2:	4b07      	ldr	r3, [pc, #28]	; (80036e0 <_sbrk+0x64>)
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4413      	add	r3, r2
 80036ca:	4a05      	ldr	r2, [pc, #20]	; (80036e0 <_sbrk+0x64>)
 80036cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036ce:	68fb      	ldr	r3, [r7, #12]
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3718      	adds	r7, #24
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	20020000 	.word	0x20020000
 80036dc:	00000400 	.word	0x00000400
 80036e0:	20000120 	.word	0x20000120
 80036e4:	20000318 	.word	0x20000318

080036e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036ec:	4b06      	ldr	r3, [pc, #24]	; (8003708 <SystemInit+0x20>)
 80036ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036f2:	4a05      	ldr	r2, [pc, #20]	; (8003708 <SystemInit+0x20>)
 80036f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036fc:	bf00      	nop
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	e000ed00 	.word	0xe000ed00

0800370c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800370c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003744 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003710:	480d      	ldr	r0, [pc, #52]	; (8003748 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003712:	490e      	ldr	r1, [pc, #56]	; (800374c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003714:	4a0e      	ldr	r2, [pc, #56]	; (8003750 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003716:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003718:	e002      	b.n	8003720 <LoopCopyDataInit>

0800371a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800371a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800371c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800371e:	3304      	adds	r3, #4

08003720 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003720:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003722:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003724:	d3f9      	bcc.n	800371a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003726:	4a0b      	ldr	r2, [pc, #44]	; (8003754 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003728:	4c0b      	ldr	r4, [pc, #44]	; (8003758 <LoopFillZerobss+0x26>)
  movs r3, #0
 800372a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800372c:	e001      	b.n	8003732 <LoopFillZerobss>

0800372e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800372e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003730:	3204      	adds	r2, #4

08003732 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003732:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003734:	d3fb      	bcc.n	800372e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003736:	f7ff ffd7 	bl	80036e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800373a:	f005 f9d9 	bl	8008af0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800373e:	f7fd fc37 	bl	8000fb0 <main>
  bx  lr    
 8003742:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003744:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003748:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800374c:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8003750:	080099a4 	.word	0x080099a4
  ldr r2, =_sbss
 8003754:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8003758:	20000314 	.word	0x20000314

0800375c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800375c:	e7fe      	b.n	800375c <DMA1_Stream0_IRQHandler>
	...

08003760 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003764:	4b0e      	ldr	r3, [pc, #56]	; (80037a0 <HAL_Init+0x40>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a0d      	ldr	r2, [pc, #52]	; (80037a0 <HAL_Init+0x40>)
 800376a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800376e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003770:	4b0b      	ldr	r3, [pc, #44]	; (80037a0 <HAL_Init+0x40>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a0a      	ldr	r2, [pc, #40]	; (80037a0 <HAL_Init+0x40>)
 8003776:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800377a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800377c:	4b08      	ldr	r3, [pc, #32]	; (80037a0 <HAL_Init+0x40>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a07      	ldr	r2, [pc, #28]	; (80037a0 <HAL_Init+0x40>)
 8003782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003786:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003788:	2003      	movs	r0, #3
 800378a:	f001 f81b 	bl	80047c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800378e:	2000      	movs	r0, #0
 8003790:	f000 f808 	bl	80037a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003794:	f7ff fd90 	bl	80032b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	40023c00 	.word	0x40023c00

080037a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037ac:	4b12      	ldr	r3, [pc, #72]	; (80037f8 <HAL_InitTick+0x54>)
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	4b12      	ldr	r3, [pc, #72]	; (80037fc <HAL_InitTick+0x58>)
 80037b2:	781b      	ldrb	r3, [r3, #0]
 80037b4:	4619      	mov	r1, r3
 80037b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80037be:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c2:	4618      	mov	r0, r3
 80037c4:	f001 f833 	bl	800482e <HAL_SYSTICK_Config>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e00e      	b.n	80037f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2b0f      	cmp	r3, #15
 80037d6:	d80a      	bhi.n	80037ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037d8:	2200      	movs	r2, #0
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	f04f 30ff 	mov.w	r0, #4294967295
 80037e0:	f000 fffb 	bl	80047da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037e4:	4a06      	ldr	r2, [pc, #24]	; (8003800 <HAL_InitTick+0x5c>)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
 80037ec:	e000      	b.n	80037f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	20000024 	.word	0x20000024
 80037fc:	2000002c 	.word	0x2000002c
 8003800:	20000028 	.word	0x20000028

08003804 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003808:	4b06      	ldr	r3, [pc, #24]	; (8003824 <HAL_IncTick+0x20>)
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	461a      	mov	r2, r3
 800380e:	4b06      	ldr	r3, [pc, #24]	; (8003828 <HAL_IncTick+0x24>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4413      	add	r3, r2
 8003814:	4a04      	ldr	r2, [pc, #16]	; (8003828 <HAL_IncTick+0x24>)
 8003816:	6013      	str	r3, [r2, #0]
}
 8003818:	bf00      	nop
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	2000002c 	.word	0x2000002c
 8003828:	20000300 	.word	0x20000300

0800382c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  return uwTick;
 8003830:	4b03      	ldr	r3, [pc, #12]	; (8003840 <HAL_GetTick+0x14>)
 8003832:	681b      	ldr	r3, [r3, #0]
}
 8003834:	4618      	mov	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	20000300 	.word	0x20000300

08003844 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800384c:	2300      	movs	r3, #0
 800384e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d101      	bne.n	800385a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e033      	b.n	80038c2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385e:	2b00      	cmp	r3, #0
 8003860:	d109      	bne.n	8003876 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7ff fd50 	bl	8003308 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387a:	f003 0310 	and.w	r3, r3, #16
 800387e:	2b00      	cmp	r3, #0
 8003880:	d118      	bne.n	80038b4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003886:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800388a:	f023 0302 	bic.w	r3, r3, #2
 800388e:	f043 0202 	orr.w	r2, r3, #2
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 fba2 	bl	8003fe0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a6:	f023 0303 	bic.w	r3, r3, #3
 80038aa:	f043 0201 	orr.w	r2, r3, #1
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	641a      	str	r2, [r3, #64]	; 0x40
 80038b2:	e001      	b.n	80038b8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80038ca:	b580      	push	{r7, lr}
 80038cc:	b084      	sub	sp, #16
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80038d2:	2300      	movs	r3, #0
 80038d4:	60fb      	str	r3, [r7, #12]
 80038d6:	2300      	movs	r3, #0
 80038d8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	bf0c      	ite	eq
 80038e8:	2301      	moveq	r3, #1
 80038ea:	2300      	movne	r3, #0
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f003 0320 	and.w	r3, r3, #32
 80038fa:	2b20      	cmp	r3, #32
 80038fc:	bf0c      	ite	eq
 80038fe:	2301      	moveq	r3, #1
 8003900:	2300      	movne	r3, #0
 8003902:	b2db      	uxtb	r3, r3
 8003904:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d049      	beq.n	80039a0 <HAL_ADC_IRQHandler+0xd6>
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d046      	beq.n	80039a0 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003916:	f003 0310 	and.w	r3, r3, #16
 800391a:	2b00      	cmp	r3, #0
 800391c:	d105      	bne.n	800392a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003922:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d12b      	bne.n	8003990 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800393c:	2b00      	cmp	r3, #0
 800393e:	d127      	bne.n	8003990 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003946:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800394a:	2b00      	cmp	r3, #0
 800394c:	d006      	beq.n	800395c <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003958:	2b00      	cmp	r3, #0
 800395a:	d119      	bne.n	8003990 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	685a      	ldr	r2, [r3, #4]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 0220 	bic.w	r2, r2, #32
 800396a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003970:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d105      	bne.n	8003990 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003988:	f043 0201 	orr.w	r2, r3, #1
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f000 f9cb 	bl	8003d2c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f06f 0212 	mvn.w	r2, #18
 800399e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0304 	and.w	r3, r3, #4
 80039aa:	2b04      	cmp	r3, #4
 80039ac:	bf0c      	ite	eq
 80039ae:	2301      	moveq	r3, #1
 80039b0:	2300      	movne	r3, #0
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039c0:	2b80      	cmp	r3, #128	; 0x80
 80039c2:	bf0c      	ite	eq
 80039c4:	2301      	moveq	r3, #1
 80039c6:	2300      	movne	r3, #0
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d057      	beq.n	8003a82 <HAL_ADC_IRQHandler+0x1b8>
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d054      	beq.n	8003a82 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039dc:	f003 0310 	and.w	r3, r3, #16
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d105      	bne.n	80039f0 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d139      	bne.n	8003a72 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a04:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d006      	beq.n	8003a1a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d12b      	bne.n	8003a72 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d124      	bne.n	8003a72 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d11d      	bne.n	8003a72 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d119      	bne.n	8003a72 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685a      	ldr	r2, [r3, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a4c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d105      	bne.n	8003a72 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6a:	f043 0201 	orr.w	r2, r3, #1
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 fc32 	bl	80042dc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f06f 020c 	mvn.w	r2, #12
 8003a80:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	bf0c      	ite	eq
 8003a90:	2301      	moveq	r3, #1
 8003a92:	2300      	movne	r3, #0
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aa2:	2b40      	cmp	r3, #64	; 0x40
 8003aa4:	bf0c      	ite	eq
 8003aa6:	2301      	moveq	r3, #1
 8003aa8:	2300      	movne	r3, #0
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d017      	beq.n	8003ae4 <HAL_ADC_IRQHandler+0x21a>
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d014      	beq.n	8003ae4 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d10d      	bne.n	8003ae4 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003acc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 f93d 	bl	8003d54 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f06f 0201 	mvn.w	r2, #1
 8003ae2:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0320 	and.w	r3, r3, #32
 8003aee:	2b20      	cmp	r3, #32
 8003af0:	bf0c      	ite	eq
 8003af2:	2301      	moveq	r3, #1
 8003af4:	2300      	movne	r3, #0
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003b04:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b08:	bf0c      	ite	eq
 8003b0a:	2301      	moveq	r3, #1
 8003b0c:	2300      	movne	r3, #0
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d015      	beq.n	8003b44 <HAL_ADC_IRQHandler+0x27a>
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d012      	beq.n	8003b44 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b22:	f043 0202 	orr.w	r2, r3, #2
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f06f 0220 	mvn.w	r2, #32
 8003b32:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f917 	bl	8003d68 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f06f 0220 	mvn.w	r2, #32
 8003b42:	601a      	str	r2, [r3, #0]
  }
}
 8003b44:	bf00      	nop
 8003b46:	3710      	adds	r7, #16
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b086      	sub	sp, #24
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	60b9      	str	r1, [r7, #8]
 8003b56:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d101      	bne.n	8003b6a <HAL_ADC_Start_DMA+0x1e>
 8003b66:	2302      	movs	r3, #2
 8003b68:	e0ce      	b.n	8003d08 <HAL_ADC_Start_DMA+0x1bc>
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d018      	beq.n	8003bb2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	689a      	ldr	r2, [r3, #8]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f042 0201 	orr.w	r2, r2, #1
 8003b8e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003b90:	4b5f      	ldr	r3, [pc, #380]	; (8003d10 <HAL_ADC_Start_DMA+0x1c4>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a5f      	ldr	r2, [pc, #380]	; (8003d14 <HAL_ADC_Start_DMA+0x1c8>)
 8003b96:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9a:	0c9a      	lsrs	r2, r3, #18
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	005b      	lsls	r3, r3, #1
 8003ba0:	4413      	add	r3, r2
 8003ba2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003ba4:	e002      	b.n	8003bac <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d1f9      	bne.n	8003ba6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bc0:	d107      	bne.n	8003bd2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003bd0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	f040 8086 	bne.w	8003cee <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003bea:	f023 0301 	bic.w	r3, r3, #1
 8003bee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d007      	beq.n	8003c14 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c08:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003c0c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c20:	d106      	bne.n	8003c30 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c26:	f023 0206 	bic.w	r2, r3, #6
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	645a      	str	r2, [r3, #68]	; 0x44
 8003c2e:	e002      	b.n	8003c36 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003c3e:	4b36      	ldr	r3, [pc, #216]	; (8003d18 <HAL_ADC_Start_DMA+0x1cc>)
 8003c40:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c46:	4a35      	ldr	r2, [pc, #212]	; (8003d1c <HAL_ADC_Start_DMA+0x1d0>)
 8003c48:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c4e:	4a34      	ldr	r2, [pc, #208]	; (8003d20 <HAL_ADC_Start_DMA+0x1d4>)
 8003c50:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c56:	4a33      	ldr	r2, [pc, #204]	; (8003d24 <HAL_ADC_Start_DMA+0x1d8>)
 8003c58:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003c62:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	685a      	ldr	r2, [r3, #4]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003c72:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	689a      	ldr	r2, [r3, #8]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c82:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	334c      	adds	r3, #76	; 0x4c
 8003c8e:	4619      	mov	r1, r3
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f000 fe86 	bl	80049a4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f003 031f 	and.w	r3, r3, #31
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d10f      	bne.n	8003cc4 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d129      	bne.n	8003d06 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	689a      	ldr	r2, [r3, #8]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003cc0:	609a      	str	r2, [r3, #8]
 8003cc2:	e020      	b.n	8003d06 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a17      	ldr	r2, [pc, #92]	; (8003d28 <HAL_ADC_Start_DMA+0x1dc>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d11b      	bne.n	8003d06 <HAL_ADC_Start_DMA+0x1ba>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d114      	bne.n	8003d06 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	689a      	ldr	r2, [r3, #8]
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003cea:	609a      	str	r2, [r3, #8]
 8003cec:	e00b      	b.n	8003d06 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf2:	f043 0210 	orr.w	r2, r3, #16
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfe:	f043 0201 	orr.w	r2, r3, #1
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3718      	adds	r7, #24
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	20000024 	.word	0x20000024
 8003d14:	431bde83 	.word	0x431bde83
 8003d18:	40012300 	.word	0x40012300
 8003d1c:	080041d9 	.word	0x080041d9
 8003d20:	08004293 	.word	0x08004293
 8003d24:	080042af 	.word	0x080042af
 8003d28:	40012000 	.word	0x40012000

08003d2c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003d5c:	bf00      	nop
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d101      	bne.n	8003d98 <HAL_ADC_ConfigChannel+0x1c>
 8003d94:	2302      	movs	r3, #2
 8003d96:	e113      	b.n	8003fc0 <HAL_ADC_ConfigChannel+0x244>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2b09      	cmp	r3, #9
 8003da6:	d925      	bls.n	8003df4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68d9      	ldr	r1, [r3, #12]
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	461a      	mov	r2, r3
 8003db6:	4613      	mov	r3, r2
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	4413      	add	r3, r2
 8003dbc:	3b1e      	subs	r3, #30
 8003dbe:	2207      	movs	r2, #7
 8003dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc4:	43da      	mvns	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	400a      	ands	r2, r1
 8003dcc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68d9      	ldr	r1, [r3, #12]
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	4618      	mov	r0, r3
 8003de0:	4603      	mov	r3, r0
 8003de2:	005b      	lsls	r3, r3, #1
 8003de4:	4403      	add	r3, r0
 8003de6:	3b1e      	subs	r3, #30
 8003de8:	409a      	lsls	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	430a      	orrs	r2, r1
 8003df0:	60da      	str	r2, [r3, #12]
 8003df2:	e022      	b.n	8003e3a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	6919      	ldr	r1, [r3, #16]
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	461a      	mov	r2, r3
 8003e02:	4613      	mov	r3, r2
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	4413      	add	r3, r2
 8003e08:	2207      	movs	r2, #7
 8003e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0e:	43da      	mvns	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	400a      	ands	r2, r1
 8003e16:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	6919      	ldr	r1, [r3, #16]
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	689a      	ldr	r2, [r3, #8]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	4618      	mov	r0, r3
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	4403      	add	r3, r0
 8003e30:	409a      	lsls	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2b06      	cmp	r3, #6
 8003e40:	d824      	bhi.n	8003e8c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685a      	ldr	r2, [r3, #4]
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	4413      	add	r3, r2
 8003e52:	3b05      	subs	r3, #5
 8003e54:	221f      	movs	r2, #31
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	43da      	mvns	r2, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	400a      	ands	r2, r1
 8003e62:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	4618      	mov	r0, r3
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	4613      	mov	r3, r2
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	4413      	add	r3, r2
 8003e7c:	3b05      	subs	r3, #5
 8003e7e:	fa00 f203 	lsl.w	r2, r0, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	430a      	orrs	r2, r1
 8003e88:	635a      	str	r2, [r3, #52]	; 0x34
 8003e8a:	e04c      	b.n	8003f26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	2b0c      	cmp	r3, #12
 8003e92:	d824      	bhi.n	8003ede <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	4413      	add	r3, r2
 8003ea4:	3b23      	subs	r3, #35	; 0x23
 8003ea6:	221f      	movs	r2, #31
 8003ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eac:	43da      	mvns	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	400a      	ands	r2, r1
 8003eb4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	685a      	ldr	r2, [r3, #4]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	4413      	add	r3, r2
 8003ece:	3b23      	subs	r3, #35	; 0x23
 8003ed0:	fa00 f203 	lsl.w	r2, r0, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	631a      	str	r2, [r3, #48]	; 0x30
 8003edc:	e023      	b.n	8003f26 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	685a      	ldr	r2, [r3, #4]
 8003ee8:	4613      	mov	r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	4413      	add	r3, r2
 8003eee:	3b41      	subs	r3, #65	; 0x41
 8003ef0:	221f      	movs	r2, #31
 8003ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef6:	43da      	mvns	r2, r3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	400a      	ands	r2, r1
 8003efe:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	685a      	ldr	r2, [r3, #4]
 8003f12:	4613      	mov	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	4413      	add	r3, r2
 8003f18:	3b41      	subs	r3, #65	; 0x41
 8003f1a:	fa00 f203 	lsl.w	r2, r0, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	430a      	orrs	r2, r1
 8003f24:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f26:	4b29      	ldr	r3, [pc, #164]	; (8003fcc <HAL_ADC_ConfigChannel+0x250>)
 8003f28:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a28      	ldr	r2, [pc, #160]	; (8003fd0 <HAL_ADC_ConfigChannel+0x254>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d10f      	bne.n	8003f54 <HAL_ADC_ConfigChannel+0x1d8>
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2b12      	cmp	r3, #18
 8003f3a:	d10b      	bne.n	8003f54 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a1d      	ldr	r2, [pc, #116]	; (8003fd0 <HAL_ADC_ConfigChannel+0x254>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d12b      	bne.n	8003fb6 <HAL_ADC_ConfigChannel+0x23a>
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a1c      	ldr	r2, [pc, #112]	; (8003fd4 <HAL_ADC_ConfigChannel+0x258>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d003      	beq.n	8003f70 <HAL_ADC_ConfigChannel+0x1f4>
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2b11      	cmp	r3, #17
 8003f6e:	d122      	bne.n	8003fb6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a11      	ldr	r2, [pc, #68]	; (8003fd4 <HAL_ADC_ConfigChannel+0x258>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d111      	bne.n	8003fb6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003f92:	4b11      	ldr	r3, [pc, #68]	; (8003fd8 <HAL_ADC_ConfigChannel+0x25c>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a11      	ldr	r2, [pc, #68]	; (8003fdc <HAL_ADC_ConfigChannel+0x260>)
 8003f98:	fba2 2303 	umull	r2, r3, r2, r3
 8003f9c:	0c9a      	lsrs	r2, r3, #18
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	4413      	add	r3, r2
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003fa8:	e002      	b.n	8003fb0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	3b01      	subs	r3, #1
 8003fae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d1f9      	bne.n	8003faa <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003fbe:	2300      	movs	r3, #0
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3714      	adds	r7, #20
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr
 8003fcc:	40012300 	.word	0x40012300
 8003fd0:	40012000 	.word	0x40012000
 8003fd4:	10000012 	.word	0x10000012
 8003fd8:	20000024 	.word	0x20000024
 8003fdc:	431bde83 	.word	0x431bde83

08003fe0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b085      	sub	sp, #20
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fe8:	4b79      	ldr	r3, [pc, #484]	; (80041d0 <ADC_Init+0x1f0>)
 8003fea:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	685a      	ldr	r2, [r3, #4]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	431a      	orrs	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	685a      	ldr	r2, [r3, #4]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004014:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	6859      	ldr	r1, [r3, #4]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	021a      	lsls	r2, r3, #8
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	430a      	orrs	r2, r1
 8004028:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	685a      	ldr	r2, [r3, #4]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004038:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6859      	ldr	r1, [r3, #4]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689a      	ldr	r2, [r3, #8]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	430a      	orrs	r2, r1
 800404a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	689a      	ldr	r2, [r3, #8]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800405a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6899      	ldr	r1, [r3, #8]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68da      	ldr	r2, [r3, #12]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	430a      	orrs	r2, r1
 800406c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004072:	4a58      	ldr	r2, [pc, #352]	; (80041d4 <ADC_Init+0x1f4>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d022      	beq.n	80040be <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689a      	ldr	r2, [r3, #8]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004086:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	6899      	ldr	r1, [r3, #8]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	430a      	orrs	r2, r1
 8004098:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	689a      	ldr	r2, [r3, #8]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80040a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6899      	ldr	r1, [r3, #8]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	430a      	orrs	r2, r1
 80040ba:	609a      	str	r2, [r3, #8]
 80040bc:	e00f      	b.n	80040de <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80040cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	689a      	ldr	r2, [r3, #8]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80040dc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689a      	ldr	r2, [r3, #8]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0202 	bic.w	r2, r2, #2
 80040ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	6899      	ldr	r1, [r3, #8]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	7e1b      	ldrb	r3, [r3, #24]
 80040f8:	005a      	lsls	r2, r3, #1
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	430a      	orrs	r2, r1
 8004100:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d01b      	beq.n	8004144 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	685a      	ldr	r2, [r3, #4]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800411a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	685a      	ldr	r2, [r3, #4]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800412a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6859      	ldr	r1, [r3, #4]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004136:	3b01      	subs	r3, #1
 8004138:	035a      	lsls	r2, r3, #13
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	605a      	str	r2, [r3, #4]
 8004142:	e007      	b.n	8004154 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	685a      	ldr	r2, [r3, #4]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004152:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004162:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	69db      	ldr	r3, [r3, #28]
 800416e:	3b01      	subs	r3, #1
 8004170:	051a      	lsls	r2, r3, #20
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	430a      	orrs	r2, r1
 8004178:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	689a      	ldr	r2, [r3, #8]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004188:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	6899      	ldr	r1, [r3, #8]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004196:	025a      	lsls	r2, r3, #9
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	430a      	orrs	r2, r1
 800419e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	689a      	ldr	r2, [r3, #8]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6899      	ldr	r1, [r3, #8]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	029a      	lsls	r2, r3, #10
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	430a      	orrs	r2, r1
 80041c2:	609a      	str	r2, [r3, #8]
}
 80041c4:	bf00      	nop
 80041c6:	3714      	adds	r7, #20
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr
 80041d0:	40012300 	.word	0x40012300
 80041d4:	0f000001 	.word	0x0f000001

080041d8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ea:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d13c      	bne.n	800426c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d12b      	bne.n	8004264 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004210:	2b00      	cmp	r3, #0
 8004212:	d127      	bne.n	8004264 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800421e:	2b00      	cmp	r3, #0
 8004220:	d006      	beq.n	8004230 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800422c:	2b00      	cmp	r3, #0
 800422e:	d119      	bne.n	8004264 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	685a      	ldr	r2, [r3, #4]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0220 	bic.w	r2, r2, #32
 800423e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004244:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004250:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d105      	bne.n	8004264 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425c:	f043 0201 	orr.w	r2, r3, #1
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f7ff fd61 	bl	8003d2c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800426a:	e00e      	b.n	800428a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004270:	f003 0310 	and.w	r3, r3, #16
 8004274:	2b00      	cmp	r3, #0
 8004276:	d003      	beq.n	8004280 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f7ff fd75 	bl	8003d68 <HAL_ADC_ErrorCallback>
}
 800427e:	e004      	b.n	800428a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	4798      	blx	r3
}
 800428a:	bf00      	nop
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}

08004292 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004292:	b580      	push	{r7, lr}
 8004294:	b084      	sub	sp, #16
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800429e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80042a0:	68f8      	ldr	r0, [r7, #12]
 80042a2:	f7ff fd4d 	bl	8003d40 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80042a6:	bf00      	nop
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b084      	sub	sp, #16
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ba:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2240      	movs	r2, #64	; 0x40
 80042c0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c6:	f043 0204 	orr.w	r2, r3, #4
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80042ce:	68f8      	ldr	r0, [r7, #12]
 80042d0:	f7ff fd4a 	bl	8003d68 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80042d4:	bf00      	nop
 80042d6:	3710      	adds	r7, #16
 80042d8:	46bd      	mov	sp, r7
 80042da:	bd80      	pop	{r7, pc}

080042dc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80042e4:	bf00      	nop
 80042e6:	370c      	adds	r7, #12
 80042e8:	46bd      	mov	sp, r7
 80042ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ee:	4770      	bx	lr

080042f0 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004300:	2b01      	cmp	r3, #1
 8004302:	d101      	bne.n	8004308 <HAL_ADCEx_InjectedConfigChannel+0x18>
 8004304:	2302      	movs	r3, #2
 8004306:	e17e      	b.n	8004606 <HAL_ADCEx_InjectedConfigChannel+0x316>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2b09      	cmp	r3, #9
 8004316:	d925      	bls.n	8004364 <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68d9      	ldr	r1, [r3, #12]
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	b29b      	uxth	r3, r3
 8004324:	461a      	mov	r2, r3
 8004326:	4613      	mov	r3, r2
 8004328:	005b      	lsls	r3, r3, #1
 800432a:	4413      	add	r3, r2
 800432c:	3b1e      	subs	r3, #30
 800432e:	2207      	movs	r2, #7
 8004330:	fa02 f303 	lsl.w	r3, r2, r3
 8004334:	43da      	mvns	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	400a      	ands	r2, r1
 800433c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68d9      	ldr	r1, [r3, #12]
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	689a      	ldr	r2, [r3, #8]
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	b29b      	uxth	r3, r3
 800434e:	4618      	mov	r0, r3
 8004350:	4603      	mov	r3, r0
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	4403      	add	r3, r0
 8004356:	3b1e      	subs	r3, #30
 8004358:	409a      	lsls	r2, r3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	430a      	orrs	r2, r1
 8004360:	60da      	str	r2, [r3, #12]
 8004362:	e022      	b.n	80043aa <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6919      	ldr	r1, [r3, #16]
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	b29b      	uxth	r3, r3
 8004370:	461a      	mov	r2, r3
 8004372:	4613      	mov	r3, r2
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	4413      	add	r3, r2
 8004378:	2207      	movs	r2, #7
 800437a:	fa02 f303 	lsl.w	r3, r2, r3
 800437e:	43da      	mvns	r2, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	400a      	ands	r2, r1
 8004386:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	6919      	ldr	r1, [r3, #16]
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	689a      	ldr	r2, [r3, #8]
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	b29b      	uxth	r3, r3
 8004398:	4618      	mov	r0, r3
 800439a:	4603      	mov	r3, r0
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	4403      	add	r3, r0
 80043a0:	409a      	lsls	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	430a      	orrs	r2, r1
 80043a8:	611a      	str	r2, [r3, #16]
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80043b8:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	3b01      	subs	r3, #1
 80043c6:	051a      	lsls	r2, r3, #20
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	430a      	orrs	r2, r1
 80043ce:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	b2da      	uxtb	r2, r3
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	691b      	ldr	r3, [r3, #16]
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	3303      	adds	r3, #3
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	461a      	mov	r2, r3
 80043ec:	4613      	mov	r3, r2
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	4413      	add	r3, r2
 80043f2:	221f      	movs	r2, #31
 80043f4:	fa02 f303 	lsl.w	r3, r2, r3
 80043f8:	43da      	mvns	r2, r3
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	400a      	ands	r2, r1
 8004400:	639a      	str	r2, [r3, #56]	; 0x38
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	b29b      	uxth	r3, r3
 800440e:	4618      	mov	r0, r3
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	b2da      	uxtb	r2, r3
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	b2db      	uxtb	r3, r3
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	b2db      	uxtb	r3, r3
 8004420:	3303      	adds	r3, #3
 8004422:	b2db      	uxtb	r3, r3
 8004424:	461a      	mov	r2, r3
 8004426:	4613      	mov	r3, r2
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	4413      	add	r3, r2
 800442c:	fa00 f203 	lsl.w	r2, r0, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	639a      	str	r2, [r3, #56]	; 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	4a75      	ldr	r2, [pc, #468]	; (8004614 <HAL_ADCEx_InjectedConfigChannel+0x324>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d022      	beq.n	8004488 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689a      	ldr	r2, [r3, #8]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8004450:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	6899      	ldr	r1, [r3, #8]
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	699a      	ldr	r2, [r3, #24]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	430a      	orrs	r2, r1
 8004462:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	689a      	ldr	r2, [r3, #8]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8004472:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	6899      	ldr	r1, [r3, #8]
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	69da      	ldr	r2, [r3, #28]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	430a      	orrs	r2, r1
 8004484:	609a      	str	r2, [r3, #8]
 8004486:	e00f      	b.n	80044a8 <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	689a      	ldr	r2, [r3, #8]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8004496:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	689a      	ldr	r2, [r3, #8]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80044a6:	609a      	str	r2, [r3, #8]
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	7d5b      	ldrb	r3, [r3, #21]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d008      	beq.n	80044c2 <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	685a      	ldr	r2, [r3, #4]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80044be:	605a      	str	r2, [r3, #4]
 80044c0:	e007      	b.n	80044d2 <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044d0:	605a      	str	r2, [r3, #4]
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	7d1b      	ldrb	r3, [r3, #20]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d008      	beq.n	80044ec <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80044e8:	605a      	str	r2, [r3, #4]
 80044ea:	e007      	b.n	80044fc <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80044fa:	605a      	str	r2, [r3, #4]
  }
  
  switch(sConfigInjected->InjectedRank)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	2b03      	cmp	r3, #3
 8004502:	d02e      	beq.n	8004562 <HAL_ADCEx_InjectedConfigChannel+0x272>
 8004504:	2b03      	cmp	r3, #3
 8004506:	d840      	bhi.n	800458a <HAL_ADCEx_InjectedConfigChannel+0x29a>
 8004508:	2b01      	cmp	r3, #1
 800450a:	d002      	beq.n	8004512 <HAL_ADCEx_InjectedConfigChannel+0x222>
 800450c:	2b02      	cmp	r3, #2
 800450e:	d014      	beq.n	800453a <HAL_ADCEx_InjectedConfigChannel+0x24a>
 8004510:	e03b      	b.n	800458a <HAL_ADCEx_InjectedConfigChannel+0x29a>
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	695b      	ldr	r3, [r3, #20]
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	6812      	ldr	r2, [r2, #0]
 800451c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004520:	f023 030f 	bic.w	r3, r3, #15
 8004524:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	6959      	ldr	r1, [r3, #20]
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	68da      	ldr	r2, [r3, #12]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	430a      	orrs	r2, r1
 8004536:	615a      	str	r2, [r3, #20]
      break;
 8004538:	e03b      	b.n	80045b2 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 2U:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	699b      	ldr	r3, [r3, #24]
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	6812      	ldr	r2, [r2, #0]
 8004544:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004548:	f023 030f 	bic.w	r3, r3, #15
 800454c:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	6999      	ldr	r1, [r3, #24]
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	68da      	ldr	r2, [r3, #12]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	430a      	orrs	r2, r1
 800455e:	619a      	str	r2, [r3, #24]
      break;
 8004560:	e027      	b.n	80045b2 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 3U:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	69db      	ldr	r3, [r3, #28]
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	6812      	ldr	r2, [r2, #0]
 800456c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004570:	f023 030f 	bic.w	r3, r3, #15
 8004574:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	69d9      	ldr	r1, [r3, #28]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	68da      	ldr	r2, [r3, #12]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	430a      	orrs	r2, r1
 8004586:	61da      	str	r2, [r3, #28]
      break;
 8004588:	e013      	b.n	80045b2 <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	6a1b      	ldr	r3, [r3, #32]
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	6812      	ldr	r2, [r2, #0]
 8004594:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004598:	f023 030f 	bic.w	r3, r3, #15
 800459c:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6a19      	ldr	r1, [r3, #32]
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	68da      	ldr	r2, [r3, #12]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	430a      	orrs	r2, r1
 80045ae:	621a      	str	r2, [r3, #32]
      break;
 80045b0:	bf00      	nop
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80045b2:	4b19      	ldr	r3, [pc, #100]	; (8004618 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 80045b4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a18      	ldr	r2, [pc, #96]	; (800461c <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d109      	bne.n	80045d4 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2b12      	cmp	r3, #18
 80045c6:	d105      	bne.n	80045d4 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a10      	ldr	r2, [pc, #64]	; (800461c <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d10e      	bne.n	80045fc <HAL_ADCEx_InjectedConfigChannel+0x30c>
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a0f      	ldr	r2, [pc, #60]	; (8004620 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d003      	beq.n	80045f0 <HAL_ADCEx_InjectedConfigChannel+0x300>
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2b11      	cmp	r3, #17
 80045ee:	d105      	bne.n	80045fc <HAL_ADCEx_InjectedConfigChannel+0x30c>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	605a      	str	r2, [r3, #4]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3714      	adds	r7, #20
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop
 8004614:	000f0001 	.word	0x000f0001
 8004618:	40012300 	.word	0x40012300
 800461c:	40012000 	.word	0x40012000
 8004620:	10000012 	.word	0x10000012

08004624 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f003 0307 	and.w	r3, r3, #7
 8004632:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004634:	4b0c      	ldr	r3, [pc, #48]	; (8004668 <__NVIC_SetPriorityGrouping+0x44>)
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800463a:	68ba      	ldr	r2, [r7, #8]
 800463c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004640:	4013      	ands	r3, r2
 8004642:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800464c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004650:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004654:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004656:	4a04      	ldr	r2, [pc, #16]	; (8004668 <__NVIC_SetPriorityGrouping+0x44>)
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	60d3      	str	r3, [r2, #12]
}
 800465c:	bf00      	nop
 800465e:	3714      	adds	r7, #20
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr
 8004668:	e000ed00 	.word	0xe000ed00

0800466c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800466c:	b480      	push	{r7}
 800466e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004670:	4b04      	ldr	r3, [pc, #16]	; (8004684 <__NVIC_GetPriorityGrouping+0x18>)
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	0a1b      	lsrs	r3, r3, #8
 8004676:	f003 0307 	and.w	r3, r3, #7
}
 800467a:	4618      	mov	r0, r3
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr
 8004684:	e000ed00 	.word	0xe000ed00

08004688 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	4603      	mov	r3, r0
 8004690:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004696:	2b00      	cmp	r3, #0
 8004698:	db0b      	blt.n	80046b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800469a:	79fb      	ldrb	r3, [r7, #7]
 800469c:	f003 021f 	and.w	r2, r3, #31
 80046a0:	4907      	ldr	r1, [pc, #28]	; (80046c0 <__NVIC_EnableIRQ+0x38>)
 80046a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a6:	095b      	lsrs	r3, r3, #5
 80046a8:	2001      	movs	r0, #1
 80046aa:	fa00 f202 	lsl.w	r2, r0, r2
 80046ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80046b2:	bf00      	nop
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	e000e100 	.word	0xe000e100

080046c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	4603      	mov	r3, r0
 80046cc:	6039      	str	r1, [r7, #0]
 80046ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	db0a      	blt.n	80046ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	b2da      	uxtb	r2, r3
 80046dc:	490c      	ldr	r1, [pc, #48]	; (8004710 <__NVIC_SetPriority+0x4c>)
 80046de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e2:	0112      	lsls	r2, r2, #4
 80046e4:	b2d2      	uxtb	r2, r2
 80046e6:	440b      	add	r3, r1
 80046e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046ec:	e00a      	b.n	8004704 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	b2da      	uxtb	r2, r3
 80046f2:	4908      	ldr	r1, [pc, #32]	; (8004714 <__NVIC_SetPriority+0x50>)
 80046f4:	79fb      	ldrb	r3, [r7, #7]
 80046f6:	f003 030f 	and.w	r3, r3, #15
 80046fa:	3b04      	subs	r3, #4
 80046fc:	0112      	lsls	r2, r2, #4
 80046fe:	b2d2      	uxtb	r2, r2
 8004700:	440b      	add	r3, r1
 8004702:	761a      	strb	r2, [r3, #24]
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr
 8004710:	e000e100 	.word	0xe000e100
 8004714:	e000ed00 	.word	0xe000ed00

08004718 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004718:	b480      	push	{r7}
 800471a:	b089      	sub	sp, #36	; 0x24
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f003 0307 	and.w	r3, r3, #7
 800472a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	f1c3 0307 	rsb	r3, r3, #7
 8004732:	2b04      	cmp	r3, #4
 8004734:	bf28      	it	cs
 8004736:	2304      	movcs	r3, #4
 8004738:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	3304      	adds	r3, #4
 800473e:	2b06      	cmp	r3, #6
 8004740:	d902      	bls.n	8004748 <NVIC_EncodePriority+0x30>
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	3b03      	subs	r3, #3
 8004746:	e000      	b.n	800474a <NVIC_EncodePriority+0x32>
 8004748:	2300      	movs	r3, #0
 800474a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800474c:	f04f 32ff 	mov.w	r2, #4294967295
 8004750:	69bb      	ldr	r3, [r7, #24]
 8004752:	fa02 f303 	lsl.w	r3, r2, r3
 8004756:	43da      	mvns	r2, r3
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	401a      	ands	r2, r3
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004760:	f04f 31ff 	mov.w	r1, #4294967295
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	fa01 f303 	lsl.w	r3, r1, r3
 800476a:	43d9      	mvns	r1, r3
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004770:	4313      	orrs	r3, r2
         );
}
 8004772:	4618      	mov	r0, r3
 8004774:	3724      	adds	r7, #36	; 0x24
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
	...

08004780 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	3b01      	subs	r3, #1
 800478c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004790:	d301      	bcc.n	8004796 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004792:	2301      	movs	r3, #1
 8004794:	e00f      	b.n	80047b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004796:	4a0a      	ldr	r2, [pc, #40]	; (80047c0 <SysTick_Config+0x40>)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	3b01      	subs	r3, #1
 800479c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800479e:	210f      	movs	r1, #15
 80047a0:	f04f 30ff 	mov.w	r0, #4294967295
 80047a4:	f7ff ff8e 	bl	80046c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047a8:	4b05      	ldr	r3, [pc, #20]	; (80047c0 <SysTick_Config+0x40>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047ae:	4b04      	ldr	r3, [pc, #16]	; (80047c0 <SysTick_Config+0x40>)
 80047b0:	2207      	movs	r2, #7
 80047b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3708      	adds	r7, #8
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	e000e010 	.word	0xe000e010

080047c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f7ff ff29 	bl	8004624 <__NVIC_SetPriorityGrouping>
}
 80047d2:	bf00      	nop
 80047d4:	3708      	adds	r7, #8
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}

080047da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047da:	b580      	push	{r7, lr}
 80047dc:	b086      	sub	sp, #24
 80047de:	af00      	add	r7, sp, #0
 80047e0:	4603      	mov	r3, r0
 80047e2:	60b9      	str	r1, [r7, #8]
 80047e4:	607a      	str	r2, [r7, #4]
 80047e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80047e8:	2300      	movs	r3, #0
 80047ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047ec:	f7ff ff3e 	bl	800466c <__NVIC_GetPriorityGrouping>
 80047f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	68b9      	ldr	r1, [r7, #8]
 80047f6:	6978      	ldr	r0, [r7, #20]
 80047f8:	f7ff ff8e 	bl	8004718 <NVIC_EncodePriority>
 80047fc:	4602      	mov	r2, r0
 80047fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004802:	4611      	mov	r1, r2
 8004804:	4618      	mov	r0, r3
 8004806:	f7ff ff5d 	bl	80046c4 <__NVIC_SetPriority>
}
 800480a:	bf00      	nop
 800480c:	3718      	adds	r7, #24
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004812:	b580      	push	{r7, lr}
 8004814:	b082      	sub	sp, #8
 8004816:	af00      	add	r7, sp, #0
 8004818:	4603      	mov	r3, r0
 800481a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800481c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004820:	4618      	mov	r0, r3
 8004822:	f7ff ff31 	bl	8004688 <__NVIC_EnableIRQ>
}
 8004826:	bf00      	nop
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800482e:	b580      	push	{r7, lr}
 8004830:	b082      	sub	sp, #8
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f7ff ffa2 	bl	8004780 <SysTick_Config>
 800483c:	4603      	mov	r3, r0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3708      	adds	r7, #8
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
	...

08004848 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b086      	sub	sp, #24
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004850:	2300      	movs	r3, #0
 8004852:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004854:	f7fe ffea 	bl	800382c <HAL_GetTick>
 8004858:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d101      	bne.n	8004864 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e099      	b.n	8004998 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2202      	movs	r2, #2
 8004870:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f022 0201 	bic.w	r2, r2, #1
 8004882:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004884:	e00f      	b.n	80048a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004886:	f7fe ffd1 	bl	800382c <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	2b05      	cmp	r3, #5
 8004892:	d908      	bls.n	80048a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2220      	movs	r2, #32
 8004898:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2203      	movs	r2, #3
 800489e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e078      	b.n	8004998 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0301 	and.w	r3, r3, #1
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d1e8      	bne.n	8004886 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80048bc:	697a      	ldr	r2, [r7, #20]
 80048be:	4b38      	ldr	r3, [pc, #224]	; (80049a0 <HAL_DMA_Init+0x158>)
 80048c0:	4013      	ands	r3, r2
 80048c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	685a      	ldr	r2, [r3, #4]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	691b      	ldr	r3, [r3, #16]
 80048d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	699b      	ldr	r3, [r3, #24]
 80048e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a1b      	ldr	r3, [r3, #32]
 80048f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048fc:	2b04      	cmp	r3, #4
 80048fe:	d107      	bne.n	8004910 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004908:	4313      	orrs	r3, r2
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	4313      	orrs	r3, r2
 800490e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	697a      	ldr	r2, [r7, #20]
 8004916:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	695b      	ldr	r3, [r3, #20]
 800491e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	f023 0307 	bic.w	r3, r3, #7
 8004926:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	4313      	orrs	r3, r2
 8004930:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004936:	2b04      	cmp	r3, #4
 8004938:	d117      	bne.n	800496a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493e:	697a      	ldr	r2, [r7, #20]
 8004940:	4313      	orrs	r3, r2
 8004942:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00e      	beq.n	800496a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 fb01 	bl	8004f54 <DMA_CheckFifoParam>
 8004952:	4603      	mov	r3, r0
 8004954:	2b00      	cmp	r3, #0
 8004956:	d008      	beq.n	800496a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2240      	movs	r2, #64	; 0x40
 800495c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004966:	2301      	movs	r3, #1
 8004968:	e016      	b.n	8004998 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 fab8 	bl	8004ee8 <DMA_CalcBaseAndBitshift>
 8004978:	4603      	mov	r3, r0
 800497a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004980:	223f      	movs	r2, #63	; 0x3f
 8004982:	409a      	lsls	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3718      	adds	r7, #24
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	f010803f 	.word	0xf010803f

080049a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b086      	sub	sp, #24
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	607a      	str	r2, [r7, #4]
 80049b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049b2:	2300      	movs	r3, #0
 80049b4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d101      	bne.n	80049ca <HAL_DMA_Start_IT+0x26>
 80049c6:	2302      	movs	r3, #2
 80049c8:	e040      	b.n	8004a4c <HAL_DMA_Start_IT+0xa8>
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d12f      	bne.n	8004a3e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2202      	movs	r2, #2
 80049e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	68b9      	ldr	r1, [r7, #8]
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f000 fa4a 	bl	8004e8c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049fc:	223f      	movs	r2, #63	; 0x3f
 80049fe:	409a      	lsls	r2, r3
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f042 0216 	orr.w	r2, r2, #22
 8004a12:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d007      	beq.n	8004a2c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f042 0208 	orr.w	r2, r2, #8
 8004a2a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f042 0201 	orr.w	r2, r2, #1
 8004a3a:	601a      	str	r2, [r3, #0]
 8004a3c:	e005      	b.n	8004a4a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004a46:	2302      	movs	r3, #2
 8004a48:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004a4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3718      	adds	r7, #24
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b084      	sub	sp, #16
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a60:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004a62:	f7fe fee3 	bl	800382c <HAL_GetTick>
 8004a66:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d008      	beq.n	8004a86 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2280      	movs	r2, #128	; 0x80
 8004a78:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e052      	b.n	8004b2c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f022 0216 	bic.w	r2, r2, #22
 8004a94:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	695a      	ldr	r2, [r3, #20]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004aa4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d103      	bne.n	8004ab6 <HAL_DMA_Abort+0x62>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d007      	beq.n	8004ac6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 0208 	bic.w	r2, r2, #8
 8004ac4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f022 0201 	bic.w	r2, r2, #1
 8004ad4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ad6:	e013      	b.n	8004b00 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ad8:	f7fe fea8 	bl	800382c <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b05      	cmp	r3, #5
 8004ae4:	d90c      	bls.n	8004b00 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2220      	movs	r2, #32
 8004aea:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2203      	movs	r2, #3
 8004af8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e015      	b.n	8004b2c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 0301 	and.w	r3, r3, #1
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d1e4      	bne.n	8004ad8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b12:	223f      	movs	r2, #63	; 0x3f
 8004b14:	409a      	lsls	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2201      	movs	r2, #1
 8004b26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	2b02      	cmp	r3, #2
 8004b46:	d004      	beq.n	8004b52 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2280      	movs	r2, #128	; 0x80
 8004b4c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e00c      	b.n	8004b6c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2205      	movs	r2, #5
 8004b56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f022 0201 	bic.w	r2, r2, #1
 8004b68:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004b6a:	2300      	movs	r3, #0
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	370c      	adds	r7, #12
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr

08004b78 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b086      	sub	sp, #24
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b84:	4b92      	ldr	r3, [pc, #584]	; (8004dd0 <HAL_DMA_IRQHandler+0x258>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a92      	ldr	r2, [pc, #584]	; (8004dd4 <HAL_DMA_IRQHandler+0x25c>)
 8004b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8e:	0a9b      	lsrs	r3, r3, #10
 8004b90:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b96:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba2:	2208      	movs	r2, #8
 8004ba4:	409a      	lsls	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	4013      	ands	r3, r2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d01a      	beq.n	8004be4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0304 	and.w	r3, r3, #4
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d013      	beq.n	8004be4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f022 0204 	bic.w	r2, r2, #4
 8004bca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bd0:	2208      	movs	r2, #8
 8004bd2:	409a      	lsls	r2, r3
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bdc:	f043 0201 	orr.w	r2, r3, #1
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004be8:	2201      	movs	r2, #1
 8004bea:	409a      	lsls	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	4013      	ands	r3, r2
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d012      	beq.n	8004c1a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00b      	beq.n	8004c1a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c06:	2201      	movs	r2, #1
 8004c08:	409a      	lsls	r2, r3
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c12:	f043 0202 	orr.w	r2, r3, #2
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c1e:	2204      	movs	r2, #4
 8004c20:	409a      	lsls	r2, r3
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	4013      	ands	r3, r2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d012      	beq.n	8004c50 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0302 	and.w	r3, r3, #2
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00b      	beq.n	8004c50 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c3c:	2204      	movs	r2, #4
 8004c3e:	409a      	lsls	r2, r3
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c48:	f043 0204 	orr.w	r2, r3, #4
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c54:	2210      	movs	r2, #16
 8004c56:	409a      	lsls	r2, r3
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d043      	beq.n	8004ce8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0308 	and.w	r3, r3, #8
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d03c      	beq.n	8004ce8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c72:	2210      	movs	r2, #16
 8004c74:	409a      	lsls	r2, r3
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d018      	beq.n	8004cba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d108      	bne.n	8004ca8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d024      	beq.n	8004ce8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	4798      	blx	r3
 8004ca6:	e01f      	b.n	8004ce8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d01b      	beq.n	8004ce8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	4798      	blx	r3
 8004cb8:	e016      	b.n	8004ce8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d107      	bne.n	8004cd8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f022 0208 	bic.w	r2, r2, #8
 8004cd6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d003      	beq.n	8004ce8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cec:	2220      	movs	r2, #32
 8004cee:	409a      	lsls	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f000 808e 	beq.w	8004e16 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0310 	and.w	r3, r3, #16
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	f000 8086 	beq.w	8004e16 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d0e:	2220      	movs	r2, #32
 8004d10:	409a      	lsls	r2, r3
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	2b05      	cmp	r3, #5
 8004d20:	d136      	bne.n	8004d90 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 0216 	bic.w	r2, r2, #22
 8004d30:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	695a      	ldr	r2, [r3, #20]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d40:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d103      	bne.n	8004d52 <HAL_DMA_IRQHandler+0x1da>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d007      	beq.n	8004d62 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 0208 	bic.w	r2, r2, #8
 8004d60:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d66:	223f      	movs	r2, #63	; 0x3f
 8004d68:	409a      	lsls	r2, r3
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d07d      	beq.n	8004e82 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	4798      	blx	r3
        }
        return;
 8004d8e:	e078      	b.n	8004e82 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d01c      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d108      	bne.n	8004dbe <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d030      	beq.n	8004e16 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	4798      	blx	r3
 8004dbc:	e02b      	b.n	8004e16 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d027      	beq.n	8004e16 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	4798      	blx	r3
 8004dce:	e022      	b.n	8004e16 <HAL_DMA_IRQHandler+0x29e>
 8004dd0:	20000024 	.word	0x20000024
 8004dd4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d10f      	bne.n	8004e06 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f022 0210 	bic.w	r2, r2, #16
 8004df4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2201      	movs	r2, #1
 8004e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d003      	beq.n	8004e16 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d032      	beq.n	8004e84 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d022      	beq.n	8004e70 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2205      	movs	r2, #5
 8004e2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f022 0201 	bic.w	r2, r2, #1
 8004e40:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	3301      	adds	r3, #1
 8004e46:	60bb      	str	r3, [r7, #8]
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d307      	bcc.n	8004e5e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 0301 	and.w	r3, r3, #1
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d1f2      	bne.n	8004e42 <HAL_DMA_IRQHandler+0x2ca>
 8004e5c:	e000      	b.n	8004e60 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004e5e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d005      	beq.n	8004e84 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	4798      	blx	r3
 8004e80:	e000      	b.n	8004e84 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004e82:	bf00      	nop
    }
  }
}
 8004e84:	3718      	adds	r7, #24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop

08004e8c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b085      	sub	sp, #20
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
 8004e98:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ea8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	683a      	ldr	r2, [r7, #0]
 8004eb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	2b40      	cmp	r3, #64	; 0x40
 8004eb8:	d108      	bne.n	8004ecc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68ba      	ldr	r2, [r7, #8]
 8004ec8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004eca:	e007      	b.n	8004edc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68ba      	ldr	r2, [r7, #8]
 8004ed2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	60da      	str	r2, [r3, #12]
}
 8004edc:	bf00      	nop
 8004ede:	3714      	adds	r7, #20
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee6:	4770      	bx	lr

08004ee8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b085      	sub	sp, #20
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	b2db      	uxtb	r3, r3
 8004ef6:	3b10      	subs	r3, #16
 8004ef8:	4a14      	ldr	r2, [pc, #80]	; (8004f4c <DMA_CalcBaseAndBitshift+0x64>)
 8004efa:	fba2 2303 	umull	r2, r3, r2, r3
 8004efe:	091b      	lsrs	r3, r3, #4
 8004f00:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004f02:	4a13      	ldr	r2, [pc, #76]	; (8004f50 <DMA_CalcBaseAndBitshift+0x68>)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	4413      	add	r3, r2
 8004f08:	781b      	ldrb	r3, [r3, #0]
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2b03      	cmp	r3, #3
 8004f14:	d909      	bls.n	8004f2a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f1e:	f023 0303 	bic.w	r3, r3, #3
 8004f22:	1d1a      	adds	r2, r3, #4
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	659a      	str	r2, [r3, #88]	; 0x58
 8004f28:	e007      	b.n	8004f3a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f32:	f023 0303 	bic.w	r3, r3, #3
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3714      	adds	r7, #20
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	aaaaaaab 	.word	0xaaaaaaab
 8004f50:	08009780 	.word	0x08009780

08004f54 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b085      	sub	sp, #20
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f64:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	699b      	ldr	r3, [r3, #24]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d11f      	bne.n	8004fae <DMA_CheckFifoParam+0x5a>
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	2b03      	cmp	r3, #3
 8004f72:	d856      	bhi.n	8005022 <DMA_CheckFifoParam+0xce>
 8004f74:	a201      	add	r2, pc, #4	; (adr r2, 8004f7c <DMA_CheckFifoParam+0x28>)
 8004f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f7a:	bf00      	nop
 8004f7c:	08004f8d 	.word	0x08004f8d
 8004f80:	08004f9f 	.word	0x08004f9f
 8004f84:	08004f8d 	.word	0x08004f8d
 8004f88:	08005023 	.word	0x08005023
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d046      	beq.n	8005026 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f9c:	e043      	b.n	8005026 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fa2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004fa6:	d140      	bne.n	800502a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fac:	e03d      	b.n	800502a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	699b      	ldr	r3, [r3, #24]
 8004fb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fb6:	d121      	bne.n	8004ffc <DMA_CheckFifoParam+0xa8>
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	2b03      	cmp	r3, #3
 8004fbc:	d837      	bhi.n	800502e <DMA_CheckFifoParam+0xda>
 8004fbe:	a201      	add	r2, pc, #4	; (adr r2, 8004fc4 <DMA_CheckFifoParam+0x70>)
 8004fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc4:	08004fd5 	.word	0x08004fd5
 8004fc8:	08004fdb 	.word	0x08004fdb
 8004fcc:	08004fd5 	.word	0x08004fd5
 8004fd0:	08004fed 	.word	0x08004fed
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	73fb      	strb	r3, [r7, #15]
      break;
 8004fd8:	e030      	b.n	800503c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d025      	beq.n	8005032 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fea:	e022      	b.n	8005032 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ff4:	d11f      	bne.n	8005036 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004ffa:	e01c      	b.n	8005036 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	2b02      	cmp	r3, #2
 8005000:	d903      	bls.n	800500a <DMA_CheckFifoParam+0xb6>
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	2b03      	cmp	r3, #3
 8005006:	d003      	beq.n	8005010 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005008:	e018      	b.n	800503c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	73fb      	strb	r3, [r7, #15]
      break;
 800500e:	e015      	b.n	800503c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005014:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d00e      	beq.n	800503a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	73fb      	strb	r3, [r7, #15]
      break;
 8005020:	e00b      	b.n	800503a <DMA_CheckFifoParam+0xe6>
      break;
 8005022:	bf00      	nop
 8005024:	e00a      	b.n	800503c <DMA_CheckFifoParam+0xe8>
      break;
 8005026:	bf00      	nop
 8005028:	e008      	b.n	800503c <DMA_CheckFifoParam+0xe8>
      break;
 800502a:	bf00      	nop
 800502c:	e006      	b.n	800503c <DMA_CheckFifoParam+0xe8>
      break;
 800502e:	bf00      	nop
 8005030:	e004      	b.n	800503c <DMA_CheckFifoParam+0xe8>
      break;
 8005032:	bf00      	nop
 8005034:	e002      	b.n	800503c <DMA_CheckFifoParam+0xe8>
      break;   
 8005036:	bf00      	nop
 8005038:	e000      	b.n	800503c <DMA_CheckFifoParam+0xe8>
      break;
 800503a:	bf00      	nop
    }
  } 
  
  return status; 
 800503c:	7bfb      	ldrb	r3, [r7, #15]
}
 800503e:	4618      	mov	r0, r3
 8005040:	3714      	adds	r7, #20
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop

0800504c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800504c:	b480      	push	{r7}
 800504e:	b089      	sub	sp, #36	; 0x24
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005056:	2300      	movs	r3, #0
 8005058:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800505a:	2300      	movs	r3, #0
 800505c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800505e:	2300      	movs	r3, #0
 8005060:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005062:	2300      	movs	r3, #0
 8005064:	61fb      	str	r3, [r7, #28]
 8005066:	e159      	b.n	800531c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005068:	2201      	movs	r2, #1
 800506a:	69fb      	ldr	r3, [r7, #28]
 800506c:	fa02 f303 	lsl.w	r3, r2, r3
 8005070:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	697a      	ldr	r2, [r7, #20]
 8005078:	4013      	ands	r3, r2
 800507a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	429a      	cmp	r2, r3
 8005082:	f040 8148 	bne.w	8005316 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	f003 0303 	and.w	r3, r3, #3
 800508e:	2b01      	cmp	r3, #1
 8005090:	d005      	beq.n	800509e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800509a:	2b02      	cmp	r3, #2
 800509c:	d130      	bne.n	8005100 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	005b      	lsls	r3, r3, #1
 80050a8:	2203      	movs	r2, #3
 80050aa:	fa02 f303 	lsl.w	r3, r2, r3
 80050ae:	43db      	mvns	r3, r3
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	4013      	ands	r3, r2
 80050b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	68da      	ldr	r2, [r3, #12]
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	fa02 f303 	lsl.w	r3, r2, r3
 80050c2:	69ba      	ldr	r2, [r7, #24]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	69ba      	ldr	r2, [r7, #24]
 80050cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80050d4:	2201      	movs	r2, #1
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	fa02 f303 	lsl.w	r3, r2, r3
 80050dc:	43db      	mvns	r3, r3
 80050de:	69ba      	ldr	r2, [r7, #24]
 80050e0:	4013      	ands	r3, r2
 80050e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	091b      	lsrs	r3, r3, #4
 80050ea:	f003 0201 	and.w	r2, r3, #1
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	fa02 f303 	lsl.w	r3, r2, r3
 80050f4:	69ba      	ldr	r2, [r7, #24]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	69ba      	ldr	r2, [r7, #24]
 80050fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	f003 0303 	and.w	r3, r3, #3
 8005108:	2b03      	cmp	r3, #3
 800510a:	d017      	beq.n	800513c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	005b      	lsls	r3, r3, #1
 8005116:	2203      	movs	r2, #3
 8005118:	fa02 f303 	lsl.w	r3, r2, r3
 800511c:	43db      	mvns	r3, r3
 800511e:	69ba      	ldr	r2, [r7, #24]
 8005120:	4013      	ands	r3, r2
 8005122:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	689a      	ldr	r2, [r3, #8]
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	005b      	lsls	r3, r3, #1
 800512c:	fa02 f303 	lsl.w	r3, r2, r3
 8005130:	69ba      	ldr	r2, [r7, #24]
 8005132:	4313      	orrs	r3, r2
 8005134:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f003 0303 	and.w	r3, r3, #3
 8005144:	2b02      	cmp	r3, #2
 8005146:	d123      	bne.n	8005190 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005148:	69fb      	ldr	r3, [r7, #28]
 800514a:	08da      	lsrs	r2, r3, #3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	3208      	adds	r2, #8
 8005150:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005154:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	f003 0307 	and.w	r3, r3, #7
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	220f      	movs	r2, #15
 8005160:	fa02 f303 	lsl.w	r3, r2, r3
 8005164:	43db      	mvns	r3, r3
 8005166:	69ba      	ldr	r2, [r7, #24]
 8005168:	4013      	ands	r3, r2
 800516a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	691a      	ldr	r2, [r3, #16]
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	f003 0307 	and.w	r3, r3, #7
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	fa02 f303 	lsl.w	r3, r2, r3
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	4313      	orrs	r3, r2
 8005180:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	08da      	lsrs	r2, r3, #3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	3208      	adds	r2, #8
 800518a:	69b9      	ldr	r1, [r7, #24]
 800518c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	005b      	lsls	r3, r3, #1
 800519a:	2203      	movs	r2, #3
 800519c:	fa02 f303 	lsl.w	r3, r2, r3
 80051a0:	43db      	mvns	r3, r3
 80051a2:	69ba      	ldr	r2, [r7, #24]
 80051a4:	4013      	ands	r3, r2
 80051a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f003 0203 	and.w	r2, r3, #3
 80051b0:	69fb      	ldr	r3, [r7, #28]
 80051b2:	005b      	lsls	r3, r3, #1
 80051b4:	fa02 f303 	lsl.w	r3, r2, r3
 80051b8:	69ba      	ldr	r2, [r7, #24]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	69ba      	ldr	r2, [r7, #24]
 80051c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 80a2 	beq.w	8005316 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051d2:	2300      	movs	r3, #0
 80051d4:	60fb      	str	r3, [r7, #12]
 80051d6:	4b57      	ldr	r3, [pc, #348]	; (8005334 <HAL_GPIO_Init+0x2e8>)
 80051d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051da:	4a56      	ldr	r2, [pc, #344]	; (8005334 <HAL_GPIO_Init+0x2e8>)
 80051dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80051e0:	6453      	str	r3, [r2, #68]	; 0x44
 80051e2:	4b54      	ldr	r3, [pc, #336]	; (8005334 <HAL_GPIO_Init+0x2e8>)
 80051e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051ea:	60fb      	str	r3, [r7, #12]
 80051ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80051ee:	4a52      	ldr	r2, [pc, #328]	; (8005338 <HAL_GPIO_Init+0x2ec>)
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	089b      	lsrs	r3, r3, #2
 80051f4:	3302      	adds	r3, #2
 80051f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	f003 0303 	and.w	r3, r3, #3
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	220f      	movs	r2, #15
 8005206:	fa02 f303 	lsl.w	r3, r2, r3
 800520a:	43db      	mvns	r3, r3
 800520c:	69ba      	ldr	r2, [r7, #24]
 800520e:	4013      	ands	r3, r2
 8005210:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a49      	ldr	r2, [pc, #292]	; (800533c <HAL_GPIO_Init+0x2f0>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d019      	beq.n	800524e <HAL_GPIO_Init+0x202>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a48      	ldr	r2, [pc, #288]	; (8005340 <HAL_GPIO_Init+0x2f4>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d013      	beq.n	800524a <HAL_GPIO_Init+0x1fe>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a47      	ldr	r2, [pc, #284]	; (8005344 <HAL_GPIO_Init+0x2f8>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d00d      	beq.n	8005246 <HAL_GPIO_Init+0x1fa>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4a46      	ldr	r2, [pc, #280]	; (8005348 <HAL_GPIO_Init+0x2fc>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d007      	beq.n	8005242 <HAL_GPIO_Init+0x1f6>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4a45      	ldr	r2, [pc, #276]	; (800534c <HAL_GPIO_Init+0x300>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d101      	bne.n	800523e <HAL_GPIO_Init+0x1f2>
 800523a:	2304      	movs	r3, #4
 800523c:	e008      	b.n	8005250 <HAL_GPIO_Init+0x204>
 800523e:	2307      	movs	r3, #7
 8005240:	e006      	b.n	8005250 <HAL_GPIO_Init+0x204>
 8005242:	2303      	movs	r3, #3
 8005244:	e004      	b.n	8005250 <HAL_GPIO_Init+0x204>
 8005246:	2302      	movs	r3, #2
 8005248:	e002      	b.n	8005250 <HAL_GPIO_Init+0x204>
 800524a:	2301      	movs	r3, #1
 800524c:	e000      	b.n	8005250 <HAL_GPIO_Init+0x204>
 800524e:	2300      	movs	r3, #0
 8005250:	69fa      	ldr	r2, [r7, #28]
 8005252:	f002 0203 	and.w	r2, r2, #3
 8005256:	0092      	lsls	r2, r2, #2
 8005258:	4093      	lsls	r3, r2
 800525a:	69ba      	ldr	r2, [r7, #24]
 800525c:	4313      	orrs	r3, r2
 800525e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005260:	4935      	ldr	r1, [pc, #212]	; (8005338 <HAL_GPIO_Init+0x2ec>)
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	089b      	lsrs	r3, r3, #2
 8005266:	3302      	adds	r3, #2
 8005268:	69ba      	ldr	r2, [r7, #24]
 800526a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800526e:	4b38      	ldr	r3, [pc, #224]	; (8005350 <HAL_GPIO_Init+0x304>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	43db      	mvns	r3, r3
 8005278:	69ba      	ldr	r2, [r7, #24]
 800527a:	4013      	ands	r3, r2
 800527c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d003      	beq.n	8005292 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800528a:	69ba      	ldr	r2, [r7, #24]
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	4313      	orrs	r3, r2
 8005290:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005292:	4a2f      	ldr	r2, [pc, #188]	; (8005350 <HAL_GPIO_Init+0x304>)
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005298:	4b2d      	ldr	r3, [pc, #180]	; (8005350 <HAL_GPIO_Init+0x304>)
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	43db      	mvns	r3, r3
 80052a2:	69ba      	ldr	r2, [r7, #24]
 80052a4:	4013      	ands	r3, r2
 80052a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d003      	beq.n	80052bc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80052b4:	69ba      	ldr	r2, [r7, #24]
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80052bc:	4a24      	ldr	r2, [pc, #144]	; (8005350 <HAL_GPIO_Init+0x304>)
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80052c2:	4b23      	ldr	r3, [pc, #140]	; (8005350 <HAL_GPIO_Init+0x304>)
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	43db      	mvns	r3, r3
 80052cc:	69ba      	ldr	r2, [r7, #24]
 80052ce:	4013      	ands	r3, r2
 80052d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d003      	beq.n	80052e6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80052de:	69ba      	ldr	r2, [r7, #24]
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80052e6:	4a1a      	ldr	r2, [pc, #104]	; (8005350 <HAL_GPIO_Init+0x304>)
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80052ec:	4b18      	ldr	r3, [pc, #96]	; (8005350 <HAL_GPIO_Init+0x304>)
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	43db      	mvns	r3, r3
 80052f6:	69ba      	ldr	r2, [r7, #24]
 80052f8:	4013      	ands	r3, r2
 80052fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d003      	beq.n	8005310 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005308:	69ba      	ldr	r2, [r7, #24]
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	4313      	orrs	r3, r2
 800530e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005310:	4a0f      	ldr	r2, [pc, #60]	; (8005350 <HAL_GPIO_Init+0x304>)
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	3301      	adds	r3, #1
 800531a:	61fb      	str	r3, [r7, #28]
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	2b0f      	cmp	r3, #15
 8005320:	f67f aea2 	bls.w	8005068 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005324:	bf00      	nop
 8005326:	bf00      	nop
 8005328:	3724      	adds	r7, #36	; 0x24
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	40023800 	.word	0x40023800
 8005338:	40013800 	.word	0x40013800
 800533c:	40020000 	.word	0x40020000
 8005340:	40020400 	.word	0x40020400
 8005344:	40020800 	.word	0x40020800
 8005348:	40020c00 	.word	0x40020c00
 800534c:	40021000 	.word	0x40021000
 8005350:	40013c00 	.word	0x40013c00

08005354 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005354:	b480      	push	{r7}
 8005356:	b085      	sub	sp, #20
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	460b      	mov	r3, r1
 800535e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	691a      	ldr	r2, [r3, #16]
 8005364:	887b      	ldrh	r3, [r7, #2]
 8005366:	4013      	ands	r3, r2
 8005368:	2b00      	cmp	r3, #0
 800536a:	d002      	beq.n	8005372 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800536c:	2301      	movs	r3, #1
 800536e:	73fb      	strb	r3, [r7, #15]
 8005370:	e001      	b.n	8005376 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005372:	2300      	movs	r3, #0
 8005374:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005376:	7bfb      	ldrb	r3, [r7, #15]
}
 8005378:	4618      	mov	r0, r3
 800537a:	3714      	adds	r7, #20
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	460b      	mov	r3, r1
 800538e:	807b      	strh	r3, [r7, #2]
 8005390:	4613      	mov	r3, r2
 8005392:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005394:	787b      	ldrb	r3, [r7, #1]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d003      	beq.n	80053a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800539a:	887a      	ldrh	r2, [r7, #2]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80053a0:	e003      	b.n	80053aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80053a2:	887b      	ldrh	r3, [r7, #2]
 80053a4:	041a      	lsls	r2, r3, #16
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	619a      	str	r2, [r3, #24]
}
 80053aa:	bf00      	nop
 80053ac:	370c      	adds	r7, #12
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
	...

080053b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b086      	sub	sp, #24
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e264      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d075      	beq.n	80054c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053d6:	4ba3      	ldr	r3, [pc, #652]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	f003 030c 	and.w	r3, r3, #12
 80053de:	2b04      	cmp	r3, #4
 80053e0:	d00c      	beq.n	80053fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053e2:	4ba0      	ldr	r3, [pc, #640]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053ea:	2b08      	cmp	r3, #8
 80053ec:	d112      	bne.n	8005414 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053ee:	4b9d      	ldr	r3, [pc, #628]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053fa:	d10b      	bne.n	8005414 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053fc:	4b99      	ldr	r3, [pc, #612]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d05b      	beq.n	80054c0 <HAL_RCC_OscConfig+0x108>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d157      	bne.n	80054c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e23f      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800541c:	d106      	bne.n	800542c <HAL_RCC_OscConfig+0x74>
 800541e:	4b91      	ldr	r3, [pc, #580]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a90      	ldr	r2, [pc, #576]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005424:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005428:	6013      	str	r3, [r2, #0]
 800542a:	e01d      	b.n	8005468 <HAL_RCC_OscConfig+0xb0>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005434:	d10c      	bne.n	8005450 <HAL_RCC_OscConfig+0x98>
 8005436:	4b8b      	ldr	r3, [pc, #556]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a8a      	ldr	r2, [pc, #552]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 800543c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005440:	6013      	str	r3, [r2, #0]
 8005442:	4b88      	ldr	r3, [pc, #544]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a87      	ldr	r2, [pc, #540]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800544c:	6013      	str	r3, [r2, #0]
 800544e:	e00b      	b.n	8005468 <HAL_RCC_OscConfig+0xb0>
 8005450:	4b84      	ldr	r3, [pc, #528]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a83      	ldr	r2, [pc, #524]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005456:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800545a:	6013      	str	r3, [r2, #0]
 800545c:	4b81      	ldr	r3, [pc, #516]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4a80      	ldr	r2, [pc, #512]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005462:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005466:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d013      	beq.n	8005498 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005470:	f7fe f9dc 	bl	800382c <HAL_GetTick>
 8005474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005476:	e008      	b.n	800548a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005478:	f7fe f9d8 	bl	800382c <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	2b64      	cmp	r3, #100	; 0x64
 8005484:	d901      	bls.n	800548a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005486:	2303      	movs	r3, #3
 8005488:	e204      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800548a:	4b76      	ldr	r3, [pc, #472]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005492:	2b00      	cmp	r3, #0
 8005494:	d0f0      	beq.n	8005478 <HAL_RCC_OscConfig+0xc0>
 8005496:	e014      	b.n	80054c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005498:	f7fe f9c8 	bl	800382c <HAL_GetTick>
 800549c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800549e:	e008      	b.n	80054b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054a0:	f7fe f9c4 	bl	800382c <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	2b64      	cmp	r3, #100	; 0x64
 80054ac:	d901      	bls.n	80054b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80054ae:	2303      	movs	r3, #3
 80054b0:	e1f0      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054b2:	4b6c      	ldr	r3, [pc, #432]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d1f0      	bne.n	80054a0 <HAL_RCC_OscConfig+0xe8>
 80054be:	e000      	b.n	80054c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0302 	and.w	r3, r3, #2
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d063      	beq.n	8005596 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054ce:	4b65      	ldr	r3, [pc, #404]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f003 030c 	and.w	r3, r3, #12
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d00b      	beq.n	80054f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054da:	4b62      	ldr	r3, [pc, #392]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054e2:	2b08      	cmp	r3, #8
 80054e4:	d11c      	bne.n	8005520 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054e6:	4b5f      	ldr	r3, [pc, #380]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d116      	bne.n	8005520 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054f2:	4b5c      	ldr	r3, [pc, #368]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0302 	and.w	r3, r3, #2
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d005      	beq.n	800550a <HAL_RCC_OscConfig+0x152>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d001      	beq.n	800550a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e1c4      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800550a:	4b56      	ldr	r3, [pc, #344]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	00db      	lsls	r3, r3, #3
 8005518:	4952      	ldr	r1, [pc, #328]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 800551a:	4313      	orrs	r3, r2
 800551c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800551e:	e03a      	b.n	8005596 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d020      	beq.n	800556a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005528:	4b4f      	ldr	r3, [pc, #316]	; (8005668 <HAL_RCC_OscConfig+0x2b0>)
 800552a:	2201      	movs	r2, #1
 800552c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800552e:	f7fe f97d 	bl	800382c <HAL_GetTick>
 8005532:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005534:	e008      	b.n	8005548 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005536:	f7fe f979 	bl	800382c <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	2b02      	cmp	r3, #2
 8005542:	d901      	bls.n	8005548 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e1a5      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005548:	4b46      	ldr	r3, [pc, #280]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0302 	and.w	r3, r3, #2
 8005550:	2b00      	cmp	r3, #0
 8005552:	d0f0      	beq.n	8005536 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005554:	4b43      	ldr	r3, [pc, #268]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	691b      	ldr	r3, [r3, #16]
 8005560:	00db      	lsls	r3, r3, #3
 8005562:	4940      	ldr	r1, [pc, #256]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005564:	4313      	orrs	r3, r2
 8005566:	600b      	str	r3, [r1, #0]
 8005568:	e015      	b.n	8005596 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800556a:	4b3f      	ldr	r3, [pc, #252]	; (8005668 <HAL_RCC_OscConfig+0x2b0>)
 800556c:	2200      	movs	r2, #0
 800556e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005570:	f7fe f95c 	bl	800382c <HAL_GetTick>
 8005574:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005576:	e008      	b.n	800558a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005578:	f7fe f958 	bl	800382c <HAL_GetTick>
 800557c:	4602      	mov	r2, r0
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	1ad3      	subs	r3, r2, r3
 8005582:	2b02      	cmp	r3, #2
 8005584:	d901      	bls.n	800558a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	e184      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800558a:	4b36      	ldr	r3, [pc, #216]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0302 	and.w	r3, r3, #2
 8005592:	2b00      	cmp	r3, #0
 8005594:	d1f0      	bne.n	8005578 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0308 	and.w	r3, r3, #8
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d030      	beq.n	8005604 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d016      	beq.n	80055d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055aa:	4b30      	ldr	r3, [pc, #192]	; (800566c <HAL_RCC_OscConfig+0x2b4>)
 80055ac:	2201      	movs	r2, #1
 80055ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055b0:	f7fe f93c 	bl	800382c <HAL_GetTick>
 80055b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055b6:	e008      	b.n	80055ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055b8:	f7fe f938 	bl	800382c <HAL_GetTick>
 80055bc:	4602      	mov	r2, r0
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	1ad3      	subs	r3, r2, r3
 80055c2:	2b02      	cmp	r3, #2
 80055c4:	d901      	bls.n	80055ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e164      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055ca:	4b26      	ldr	r3, [pc, #152]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 80055cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055ce:	f003 0302 	and.w	r3, r3, #2
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d0f0      	beq.n	80055b8 <HAL_RCC_OscConfig+0x200>
 80055d6:	e015      	b.n	8005604 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055d8:	4b24      	ldr	r3, [pc, #144]	; (800566c <HAL_RCC_OscConfig+0x2b4>)
 80055da:	2200      	movs	r2, #0
 80055dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055de:	f7fe f925 	bl	800382c <HAL_GetTick>
 80055e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055e4:	e008      	b.n	80055f8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055e6:	f7fe f921 	bl	800382c <HAL_GetTick>
 80055ea:	4602      	mov	r2, r0
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	2b02      	cmp	r3, #2
 80055f2:	d901      	bls.n	80055f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80055f4:	2303      	movs	r3, #3
 80055f6:	e14d      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055f8:	4b1a      	ldr	r3, [pc, #104]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 80055fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1f0      	bne.n	80055e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0304 	and.w	r3, r3, #4
 800560c:	2b00      	cmp	r3, #0
 800560e:	f000 80a0 	beq.w	8005752 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005612:	2300      	movs	r3, #0
 8005614:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005616:	4b13      	ldr	r3, [pc, #76]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10f      	bne.n	8005642 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005622:	2300      	movs	r3, #0
 8005624:	60bb      	str	r3, [r7, #8]
 8005626:	4b0f      	ldr	r3, [pc, #60]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562a:	4a0e      	ldr	r2, [pc, #56]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 800562c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005630:	6413      	str	r3, [r2, #64]	; 0x40
 8005632:	4b0c      	ldr	r3, [pc, #48]	; (8005664 <HAL_RCC_OscConfig+0x2ac>)
 8005634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800563a:	60bb      	str	r3, [r7, #8]
 800563c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800563e:	2301      	movs	r3, #1
 8005640:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005642:	4b0b      	ldr	r3, [pc, #44]	; (8005670 <HAL_RCC_OscConfig+0x2b8>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800564a:	2b00      	cmp	r3, #0
 800564c:	d121      	bne.n	8005692 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800564e:	4b08      	ldr	r3, [pc, #32]	; (8005670 <HAL_RCC_OscConfig+0x2b8>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a07      	ldr	r2, [pc, #28]	; (8005670 <HAL_RCC_OscConfig+0x2b8>)
 8005654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005658:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800565a:	f7fe f8e7 	bl	800382c <HAL_GetTick>
 800565e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005660:	e011      	b.n	8005686 <HAL_RCC_OscConfig+0x2ce>
 8005662:	bf00      	nop
 8005664:	40023800 	.word	0x40023800
 8005668:	42470000 	.word	0x42470000
 800566c:	42470e80 	.word	0x42470e80
 8005670:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005674:	f7fe f8da 	bl	800382c <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	2b02      	cmp	r3, #2
 8005680:	d901      	bls.n	8005686 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e106      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005686:	4b85      	ldr	r3, [pc, #532]	; (800589c <HAL_RCC_OscConfig+0x4e4>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800568e:	2b00      	cmp	r3, #0
 8005690:	d0f0      	beq.n	8005674 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	2b01      	cmp	r3, #1
 8005698:	d106      	bne.n	80056a8 <HAL_RCC_OscConfig+0x2f0>
 800569a:	4b81      	ldr	r3, [pc, #516]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 800569c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800569e:	4a80      	ldr	r2, [pc, #512]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 80056a0:	f043 0301 	orr.w	r3, r3, #1
 80056a4:	6713      	str	r3, [r2, #112]	; 0x70
 80056a6:	e01c      	b.n	80056e2 <HAL_RCC_OscConfig+0x32a>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	2b05      	cmp	r3, #5
 80056ae:	d10c      	bne.n	80056ca <HAL_RCC_OscConfig+0x312>
 80056b0:	4b7b      	ldr	r3, [pc, #492]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 80056b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056b4:	4a7a      	ldr	r2, [pc, #488]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 80056b6:	f043 0304 	orr.w	r3, r3, #4
 80056ba:	6713      	str	r3, [r2, #112]	; 0x70
 80056bc:	4b78      	ldr	r3, [pc, #480]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 80056be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c0:	4a77      	ldr	r2, [pc, #476]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 80056c2:	f043 0301 	orr.w	r3, r3, #1
 80056c6:	6713      	str	r3, [r2, #112]	; 0x70
 80056c8:	e00b      	b.n	80056e2 <HAL_RCC_OscConfig+0x32a>
 80056ca:	4b75      	ldr	r3, [pc, #468]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 80056cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ce:	4a74      	ldr	r2, [pc, #464]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 80056d0:	f023 0301 	bic.w	r3, r3, #1
 80056d4:	6713      	str	r3, [r2, #112]	; 0x70
 80056d6:	4b72      	ldr	r3, [pc, #456]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 80056d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056da:	4a71      	ldr	r2, [pc, #452]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 80056dc:	f023 0304 	bic.w	r3, r3, #4
 80056e0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	689b      	ldr	r3, [r3, #8]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d015      	beq.n	8005716 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056ea:	f7fe f89f 	bl	800382c <HAL_GetTick>
 80056ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056f0:	e00a      	b.n	8005708 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056f2:	f7fe f89b 	bl	800382c <HAL_GetTick>
 80056f6:	4602      	mov	r2, r0
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005700:	4293      	cmp	r3, r2
 8005702:	d901      	bls.n	8005708 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e0c5      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005708:	4b65      	ldr	r3, [pc, #404]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 800570a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800570c:	f003 0302 	and.w	r3, r3, #2
 8005710:	2b00      	cmp	r3, #0
 8005712:	d0ee      	beq.n	80056f2 <HAL_RCC_OscConfig+0x33a>
 8005714:	e014      	b.n	8005740 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005716:	f7fe f889 	bl	800382c <HAL_GetTick>
 800571a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800571c:	e00a      	b.n	8005734 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800571e:	f7fe f885 	bl	800382c <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	f241 3288 	movw	r2, #5000	; 0x1388
 800572c:	4293      	cmp	r3, r2
 800572e:	d901      	bls.n	8005734 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005730:	2303      	movs	r3, #3
 8005732:	e0af      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005734:	4b5a      	ldr	r3, [pc, #360]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 8005736:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005738:	f003 0302 	and.w	r3, r3, #2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d1ee      	bne.n	800571e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005740:	7dfb      	ldrb	r3, [r7, #23]
 8005742:	2b01      	cmp	r3, #1
 8005744:	d105      	bne.n	8005752 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005746:	4b56      	ldr	r3, [pc, #344]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 8005748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574a:	4a55      	ldr	r2, [pc, #340]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 800574c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005750:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	2b00      	cmp	r3, #0
 8005758:	f000 809b 	beq.w	8005892 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800575c:	4b50      	ldr	r3, [pc, #320]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f003 030c 	and.w	r3, r3, #12
 8005764:	2b08      	cmp	r3, #8
 8005766:	d05c      	beq.n	8005822 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	699b      	ldr	r3, [r3, #24]
 800576c:	2b02      	cmp	r3, #2
 800576e:	d141      	bne.n	80057f4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005770:	4b4c      	ldr	r3, [pc, #304]	; (80058a4 <HAL_RCC_OscConfig+0x4ec>)
 8005772:	2200      	movs	r2, #0
 8005774:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005776:	f7fe f859 	bl	800382c <HAL_GetTick>
 800577a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800577c:	e008      	b.n	8005790 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800577e:	f7fe f855 	bl	800382c <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	2b02      	cmp	r3, #2
 800578a:	d901      	bls.n	8005790 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e081      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005790:	4b43      	ldr	r3, [pc, #268]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1f0      	bne.n	800577e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	69da      	ldr	r2, [r3, #28]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a1b      	ldr	r3, [r3, #32]
 80057a4:	431a      	orrs	r2, r3
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057aa:	019b      	lsls	r3, r3, #6
 80057ac:	431a      	orrs	r2, r3
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057b2:	085b      	lsrs	r3, r3, #1
 80057b4:	3b01      	subs	r3, #1
 80057b6:	041b      	lsls	r3, r3, #16
 80057b8:	431a      	orrs	r2, r3
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057be:	061b      	lsls	r3, r3, #24
 80057c0:	4937      	ldr	r1, [pc, #220]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 80057c2:	4313      	orrs	r3, r2
 80057c4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057c6:	4b37      	ldr	r3, [pc, #220]	; (80058a4 <HAL_RCC_OscConfig+0x4ec>)
 80057c8:	2201      	movs	r2, #1
 80057ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057cc:	f7fe f82e 	bl	800382c <HAL_GetTick>
 80057d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057d2:	e008      	b.n	80057e6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057d4:	f7fe f82a 	bl	800382c <HAL_GetTick>
 80057d8:	4602      	mov	r2, r0
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	1ad3      	subs	r3, r2, r3
 80057de:	2b02      	cmp	r3, #2
 80057e0:	d901      	bls.n	80057e6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80057e2:	2303      	movs	r3, #3
 80057e4:	e056      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057e6:	4b2e      	ldr	r3, [pc, #184]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d0f0      	beq.n	80057d4 <HAL_RCC_OscConfig+0x41c>
 80057f2:	e04e      	b.n	8005892 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057f4:	4b2b      	ldr	r3, [pc, #172]	; (80058a4 <HAL_RCC_OscConfig+0x4ec>)
 80057f6:	2200      	movs	r2, #0
 80057f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057fa:	f7fe f817 	bl	800382c <HAL_GetTick>
 80057fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005800:	e008      	b.n	8005814 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005802:	f7fe f813 	bl	800382c <HAL_GetTick>
 8005806:	4602      	mov	r2, r0
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	1ad3      	subs	r3, r2, r3
 800580c:	2b02      	cmp	r3, #2
 800580e:	d901      	bls.n	8005814 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005810:	2303      	movs	r3, #3
 8005812:	e03f      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005814:	4b22      	ldr	r3, [pc, #136]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800581c:	2b00      	cmp	r3, #0
 800581e:	d1f0      	bne.n	8005802 <HAL_RCC_OscConfig+0x44a>
 8005820:	e037      	b.n	8005892 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	2b01      	cmp	r3, #1
 8005828:	d101      	bne.n	800582e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e032      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800582e:	4b1c      	ldr	r3, [pc, #112]	; (80058a0 <HAL_RCC_OscConfig+0x4e8>)
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	699b      	ldr	r3, [r3, #24]
 8005838:	2b01      	cmp	r3, #1
 800583a:	d028      	beq.n	800588e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005846:	429a      	cmp	r2, r3
 8005848:	d121      	bne.n	800588e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005854:	429a      	cmp	r2, r3
 8005856:	d11a      	bne.n	800588e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005858:	68fa      	ldr	r2, [r7, #12]
 800585a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800585e:	4013      	ands	r3, r2
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005864:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005866:	4293      	cmp	r3, r2
 8005868:	d111      	bne.n	800588e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005874:	085b      	lsrs	r3, r3, #1
 8005876:	3b01      	subs	r3, #1
 8005878:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800587a:	429a      	cmp	r2, r3
 800587c:	d107      	bne.n	800588e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005888:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800588a:	429a      	cmp	r2, r3
 800588c:	d001      	beq.n	8005892 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e000      	b.n	8005894 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005892:	2300      	movs	r3, #0
}
 8005894:	4618      	mov	r0, r3
 8005896:	3718      	adds	r7, #24
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}
 800589c:	40007000 	.word	0x40007000
 80058a0:	40023800 	.word	0x40023800
 80058a4:	42470060 	.word	0x42470060

080058a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d101      	bne.n	80058bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e0cc      	b.n	8005a56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80058bc:	4b68      	ldr	r3, [pc, #416]	; (8005a60 <HAL_RCC_ClockConfig+0x1b8>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 0307 	and.w	r3, r3, #7
 80058c4:	683a      	ldr	r2, [r7, #0]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d90c      	bls.n	80058e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ca:	4b65      	ldr	r3, [pc, #404]	; (8005a60 <HAL_RCC_ClockConfig+0x1b8>)
 80058cc:	683a      	ldr	r2, [r7, #0]
 80058ce:	b2d2      	uxtb	r2, r2
 80058d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058d2:	4b63      	ldr	r3, [pc, #396]	; (8005a60 <HAL_RCC_ClockConfig+0x1b8>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0307 	and.w	r3, r3, #7
 80058da:	683a      	ldr	r2, [r7, #0]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d001      	beq.n	80058e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	e0b8      	b.n	8005a56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0302 	and.w	r3, r3, #2
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d020      	beq.n	8005932 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f003 0304 	and.w	r3, r3, #4
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d005      	beq.n	8005908 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058fc:	4b59      	ldr	r3, [pc, #356]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	4a58      	ldr	r2, [pc, #352]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 8005902:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005906:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0308 	and.w	r3, r3, #8
 8005910:	2b00      	cmp	r3, #0
 8005912:	d005      	beq.n	8005920 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005914:	4b53      	ldr	r3, [pc, #332]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	4a52      	ldr	r2, [pc, #328]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 800591a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800591e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005920:	4b50      	ldr	r3, [pc, #320]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	494d      	ldr	r1, [pc, #308]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 800592e:	4313      	orrs	r3, r2
 8005930:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	2b00      	cmp	r3, #0
 800593c:	d044      	beq.n	80059c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	2b01      	cmp	r3, #1
 8005944:	d107      	bne.n	8005956 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005946:	4b47      	ldr	r3, [pc, #284]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800594e:	2b00      	cmp	r3, #0
 8005950:	d119      	bne.n	8005986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e07f      	b.n	8005a56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	2b02      	cmp	r3, #2
 800595c:	d003      	beq.n	8005966 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005962:	2b03      	cmp	r3, #3
 8005964:	d107      	bne.n	8005976 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005966:	4b3f      	ldr	r3, [pc, #252]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d109      	bne.n	8005986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e06f      	b.n	8005a56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005976:	4b3b      	ldr	r3, [pc, #236]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0302 	and.w	r3, r3, #2
 800597e:	2b00      	cmp	r3, #0
 8005980:	d101      	bne.n	8005986 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e067      	b.n	8005a56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005986:	4b37      	ldr	r3, [pc, #220]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	f023 0203 	bic.w	r2, r3, #3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	4934      	ldr	r1, [pc, #208]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 8005994:	4313      	orrs	r3, r2
 8005996:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005998:	f7fd ff48 	bl	800382c <HAL_GetTick>
 800599c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800599e:	e00a      	b.n	80059b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059a0:	f7fd ff44 	bl	800382c <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	1ad3      	subs	r3, r2, r3
 80059aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d901      	bls.n	80059b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e04f      	b.n	8005a56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059b6:	4b2b      	ldr	r3, [pc, #172]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	f003 020c 	and.w	r2, r3, #12
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d1eb      	bne.n	80059a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059c8:	4b25      	ldr	r3, [pc, #148]	; (8005a60 <HAL_RCC_ClockConfig+0x1b8>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 0307 	and.w	r3, r3, #7
 80059d0:	683a      	ldr	r2, [r7, #0]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d20c      	bcs.n	80059f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059d6:	4b22      	ldr	r3, [pc, #136]	; (8005a60 <HAL_RCC_ClockConfig+0x1b8>)
 80059d8:	683a      	ldr	r2, [r7, #0]
 80059da:	b2d2      	uxtb	r2, r2
 80059dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059de:	4b20      	ldr	r3, [pc, #128]	; (8005a60 <HAL_RCC_ClockConfig+0x1b8>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 0307 	and.w	r3, r3, #7
 80059e6:	683a      	ldr	r2, [r7, #0]
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d001      	beq.n	80059f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e032      	b.n	8005a56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0304 	and.w	r3, r3, #4
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d008      	beq.n	8005a0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059fc:	4b19      	ldr	r3, [pc, #100]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	4916      	ldr	r1, [pc, #88]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 0308 	and.w	r3, r3, #8
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d009      	beq.n	8005a2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a1a:	4b12      	ldr	r3, [pc, #72]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	691b      	ldr	r3, [r3, #16]
 8005a26:	00db      	lsls	r3, r3, #3
 8005a28:	490e      	ldr	r1, [pc, #56]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005a2e:	f000 f821 	bl	8005a74 <HAL_RCC_GetSysClockFreq>
 8005a32:	4602      	mov	r2, r0
 8005a34:	4b0b      	ldr	r3, [pc, #44]	; (8005a64 <HAL_RCC_ClockConfig+0x1bc>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	091b      	lsrs	r3, r3, #4
 8005a3a:	f003 030f 	and.w	r3, r3, #15
 8005a3e:	490a      	ldr	r1, [pc, #40]	; (8005a68 <HAL_RCC_ClockConfig+0x1c0>)
 8005a40:	5ccb      	ldrb	r3, [r1, r3]
 8005a42:	fa22 f303 	lsr.w	r3, r2, r3
 8005a46:	4a09      	ldr	r2, [pc, #36]	; (8005a6c <HAL_RCC_ClockConfig+0x1c4>)
 8005a48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005a4a:	4b09      	ldr	r3, [pc, #36]	; (8005a70 <HAL_RCC_ClockConfig+0x1c8>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f7fd fea8 	bl	80037a4 <HAL_InitTick>

  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3710      	adds	r7, #16
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	40023c00 	.word	0x40023c00
 8005a64:	40023800 	.word	0x40023800
 8005a68:	08009768 	.word	0x08009768
 8005a6c:	20000024 	.word	0x20000024
 8005a70:	20000028 	.word	0x20000028

08005a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a74:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005a78:	b084      	sub	sp, #16
 8005a7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	607b      	str	r3, [r7, #4]
 8005a80:	2300      	movs	r3, #0
 8005a82:	60fb      	str	r3, [r7, #12]
 8005a84:	2300      	movs	r3, #0
 8005a86:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a8c:	4b67      	ldr	r3, [pc, #412]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	f003 030c 	and.w	r3, r3, #12
 8005a94:	2b08      	cmp	r3, #8
 8005a96:	d00d      	beq.n	8005ab4 <HAL_RCC_GetSysClockFreq+0x40>
 8005a98:	2b08      	cmp	r3, #8
 8005a9a:	f200 80bd 	bhi.w	8005c18 <HAL_RCC_GetSysClockFreq+0x1a4>
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d002      	beq.n	8005aa8 <HAL_RCC_GetSysClockFreq+0x34>
 8005aa2:	2b04      	cmp	r3, #4
 8005aa4:	d003      	beq.n	8005aae <HAL_RCC_GetSysClockFreq+0x3a>
 8005aa6:	e0b7      	b.n	8005c18 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005aa8:	4b61      	ldr	r3, [pc, #388]	; (8005c30 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005aaa:	60bb      	str	r3, [r7, #8]
       break;
 8005aac:	e0b7      	b.n	8005c1e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005aae:	4b61      	ldr	r3, [pc, #388]	; (8005c34 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005ab0:	60bb      	str	r3, [r7, #8]
      break;
 8005ab2:	e0b4      	b.n	8005c1e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ab4:	4b5d      	ldr	r3, [pc, #372]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005abc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005abe:	4b5b      	ldr	r3, [pc, #364]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d04d      	beq.n	8005b66 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005aca:	4b58      	ldr	r3, [pc, #352]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	099b      	lsrs	r3, r3, #6
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	f04f 0300 	mov.w	r3, #0
 8005ad6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005ada:	f04f 0100 	mov.w	r1, #0
 8005ade:	ea02 0800 	and.w	r8, r2, r0
 8005ae2:	ea03 0901 	and.w	r9, r3, r1
 8005ae6:	4640      	mov	r0, r8
 8005ae8:	4649      	mov	r1, r9
 8005aea:	f04f 0200 	mov.w	r2, #0
 8005aee:	f04f 0300 	mov.w	r3, #0
 8005af2:	014b      	lsls	r3, r1, #5
 8005af4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005af8:	0142      	lsls	r2, r0, #5
 8005afa:	4610      	mov	r0, r2
 8005afc:	4619      	mov	r1, r3
 8005afe:	ebb0 0008 	subs.w	r0, r0, r8
 8005b02:	eb61 0109 	sbc.w	r1, r1, r9
 8005b06:	f04f 0200 	mov.w	r2, #0
 8005b0a:	f04f 0300 	mov.w	r3, #0
 8005b0e:	018b      	lsls	r3, r1, #6
 8005b10:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005b14:	0182      	lsls	r2, r0, #6
 8005b16:	1a12      	subs	r2, r2, r0
 8005b18:	eb63 0301 	sbc.w	r3, r3, r1
 8005b1c:	f04f 0000 	mov.w	r0, #0
 8005b20:	f04f 0100 	mov.w	r1, #0
 8005b24:	00d9      	lsls	r1, r3, #3
 8005b26:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005b2a:	00d0      	lsls	r0, r2, #3
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	460b      	mov	r3, r1
 8005b30:	eb12 0208 	adds.w	r2, r2, r8
 8005b34:	eb43 0309 	adc.w	r3, r3, r9
 8005b38:	f04f 0000 	mov.w	r0, #0
 8005b3c:	f04f 0100 	mov.w	r1, #0
 8005b40:	0259      	lsls	r1, r3, #9
 8005b42:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005b46:	0250      	lsls	r0, r2, #9
 8005b48:	4602      	mov	r2, r0
 8005b4a:	460b      	mov	r3, r1
 8005b4c:	4610      	mov	r0, r2
 8005b4e:	4619      	mov	r1, r3
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	461a      	mov	r2, r3
 8005b54:	f04f 0300 	mov.w	r3, #0
 8005b58:	f7fb f8ae 	bl	8000cb8 <__aeabi_uldivmod>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	460b      	mov	r3, r1
 8005b60:	4613      	mov	r3, r2
 8005b62:	60fb      	str	r3, [r7, #12]
 8005b64:	e04a      	b.n	8005bfc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b66:	4b31      	ldr	r3, [pc, #196]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	099b      	lsrs	r3, r3, #6
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	f04f 0300 	mov.w	r3, #0
 8005b72:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005b76:	f04f 0100 	mov.w	r1, #0
 8005b7a:	ea02 0400 	and.w	r4, r2, r0
 8005b7e:	ea03 0501 	and.w	r5, r3, r1
 8005b82:	4620      	mov	r0, r4
 8005b84:	4629      	mov	r1, r5
 8005b86:	f04f 0200 	mov.w	r2, #0
 8005b8a:	f04f 0300 	mov.w	r3, #0
 8005b8e:	014b      	lsls	r3, r1, #5
 8005b90:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005b94:	0142      	lsls	r2, r0, #5
 8005b96:	4610      	mov	r0, r2
 8005b98:	4619      	mov	r1, r3
 8005b9a:	1b00      	subs	r0, r0, r4
 8005b9c:	eb61 0105 	sbc.w	r1, r1, r5
 8005ba0:	f04f 0200 	mov.w	r2, #0
 8005ba4:	f04f 0300 	mov.w	r3, #0
 8005ba8:	018b      	lsls	r3, r1, #6
 8005baa:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005bae:	0182      	lsls	r2, r0, #6
 8005bb0:	1a12      	subs	r2, r2, r0
 8005bb2:	eb63 0301 	sbc.w	r3, r3, r1
 8005bb6:	f04f 0000 	mov.w	r0, #0
 8005bba:	f04f 0100 	mov.w	r1, #0
 8005bbe:	00d9      	lsls	r1, r3, #3
 8005bc0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005bc4:	00d0      	lsls	r0, r2, #3
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	460b      	mov	r3, r1
 8005bca:	1912      	adds	r2, r2, r4
 8005bcc:	eb45 0303 	adc.w	r3, r5, r3
 8005bd0:	f04f 0000 	mov.w	r0, #0
 8005bd4:	f04f 0100 	mov.w	r1, #0
 8005bd8:	0299      	lsls	r1, r3, #10
 8005bda:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005bde:	0290      	lsls	r0, r2, #10
 8005be0:	4602      	mov	r2, r0
 8005be2:	460b      	mov	r3, r1
 8005be4:	4610      	mov	r0, r2
 8005be6:	4619      	mov	r1, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	461a      	mov	r2, r3
 8005bec:	f04f 0300 	mov.w	r3, #0
 8005bf0:	f7fb f862 	bl	8000cb8 <__aeabi_uldivmod>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005bfc:	4b0b      	ldr	r3, [pc, #44]	; (8005c2c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	0c1b      	lsrs	r3, r3, #16
 8005c02:	f003 0303 	and.w	r3, r3, #3
 8005c06:	3301      	adds	r3, #1
 8005c08:	005b      	lsls	r3, r3, #1
 8005c0a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c14:	60bb      	str	r3, [r7, #8]
      break;
 8005c16:	e002      	b.n	8005c1e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c18:	4b05      	ldr	r3, [pc, #20]	; (8005c30 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005c1a:	60bb      	str	r3, [r7, #8]
      break;
 8005c1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c1e:	68bb      	ldr	r3, [r7, #8]
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3710      	adds	r7, #16
 8005c24:	46bd      	mov	sp, r7
 8005c26:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005c2a:	bf00      	nop
 8005c2c:	40023800 	.word	0x40023800
 8005c30:	00f42400 	.word	0x00f42400
 8005c34:	007a1200 	.word	0x007a1200

08005c38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c3c:	4b03      	ldr	r3, [pc, #12]	; (8005c4c <HAL_RCC_GetHCLKFreq+0x14>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	20000024 	.word	0x20000024

08005c50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005c54:	f7ff fff0 	bl	8005c38 <HAL_RCC_GetHCLKFreq>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	4b05      	ldr	r3, [pc, #20]	; (8005c70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	0a9b      	lsrs	r3, r3, #10
 8005c60:	f003 0307 	and.w	r3, r3, #7
 8005c64:	4903      	ldr	r1, [pc, #12]	; (8005c74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c66:	5ccb      	ldrb	r3, [r1, r3]
 8005c68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	bd80      	pop	{r7, pc}
 8005c70:	40023800 	.word	0x40023800
 8005c74:	08009778 	.word	0x08009778

08005c78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005c7c:	f7ff ffdc 	bl	8005c38 <HAL_RCC_GetHCLKFreq>
 8005c80:	4602      	mov	r2, r0
 8005c82:	4b05      	ldr	r3, [pc, #20]	; (8005c98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	0b5b      	lsrs	r3, r3, #13
 8005c88:	f003 0307 	and.w	r3, r3, #7
 8005c8c:	4903      	ldr	r1, [pc, #12]	; (8005c9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c8e:	5ccb      	ldrb	r3, [r1, r3]
 8005c90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	40023800 	.word	0x40023800
 8005c9c:	08009778 	.word	0x08009778

08005ca0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d101      	bne.n	8005cb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e07b      	b.n	8005daa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d108      	bne.n	8005ccc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cc2:	d009      	beq.n	8005cd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	61da      	str	r2, [r3, #28]
 8005cca:	e005      	b.n	8005cd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d106      	bne.n	8005cf8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f7fd fb88 	bl	8003408 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2202      	movs	r2, #2
 8005cfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005d20:	431a      	orrs	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d2a:	431a      	orrs	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	691b      	ldr	r3, [r3, #16]
 8005d30:	f003 0302 	and.w	r3, r3, #2
 8005d34:	431a      	orrs	r2, r3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	431a      	orrs	r2, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d48:	431a      	orrs	r2, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	69db      	ldr	r3, [r3, #28]
 8005d4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d52:	431a      	orrs	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6a1b      	ldr	r3, [r3, #32]
 8005d58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d5c:	ea42 0103 	orr.w	r1, r2, r3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d64:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	430a      	orrs	r2, r1
 8005d6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	699b      	ldr	r3, [r3, #24]
 8005d74:	0c1b      	lsrs	r3, r3, #16
 8005d76:	f003 0104 	and.w	r1, r3, #4
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d7e:	f003 0210 	and.w	r2, r3, #16
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	430a      	orrs	r2, r1
 8005d88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	69da      	ldr	r2, [r3, #28]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3708      	adds	r7, #8
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
	...

08005db4 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b087      	sub	sp, #28
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	60b9      	str	r1, [r7, #8]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d101      	bne.n	8005dd4 <HAL_SPI_Transmit_IT+0x20>
 8005dd0:	2302      	movs	r3, #2
 8005dd2:	e06f      	b.n	8005eb4 <HAL_SPI_Transmit_IT+0x100>
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d002      	beq.n	8005de8 <HAL_SPI_Transmit_IT+0x34>
 8005de2:	88fb      	ldrh	r3, [r7, #6]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d102      	bne.n	8005dee <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 8005de8:	2301      	movs	r3, #1
 8005dea:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005dec:	e05d      	b.n	8005eaa <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d002      	beq.n	8005e00 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 8005dfa:	2302      	movs	r3, #2
 8005dfc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005dfe:	e054      	b.n	8005eaa <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2203      	movs	r2, #3
 8005e04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	68ba      	ldr	r2, [r7, #8]
 8005e12:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	88fa      	ldrh	r2, [r7, #6]
 8005e18:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	88fa      	ldrh	r2, [r7, #6]
 8005e1e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d003      	beq.n	8005e48 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	4a1f      	ldr	r2, [pc, #124]	; (8005ec0 <HAL_SPI_Transmit_IT+0x10c>)
 8005e44:	645a      	str	r2, [r3, #68]	; 0x44
 8005e46:	e002      	b.n	8005e4e <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	4a1e      	ldr	r2, [pc, #120]	; (8005ec4 <HAL_SPI_Transmit_IT+0x110>)
 8005e4c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e56:	d10f      	bne.n	8005e78 <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e66:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e76:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685a      	ldr	r2, [r3, #4]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8005e86:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e92:	2b40      	cmp	r3, #64	; 0x40
 8005e94:	d008      	beq.n	8005ea8 <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ea4:	601a      	str	r2, [r3, #0]
 8005ea6:	e000      	b.n	8005eaa <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 8005ea8:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2200      	movs	r2, #0
 8005eae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	371c      	adds	r7, #28
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr
 8005ec0:	0800614b 	.word	0x0800614b
 8005ec4:	08006105 	.word	0x08006105

08005ec8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b088      	sub	sp, #32
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	099b      	lsrs	r3, r3, #6
 8005ee4:	f003 0301 	and.w	r3, r3, #1
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d10f      	bne.n	8005f0c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d00a      	beq.n	8005f0c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	099b      	lsrs	r3, r3, #6
 8005efa:	f003 0301 	and.w	r3, r3, #1
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d004      	beq.n	8005f0c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	4798      	blx	r3
    return;
 8005f0a:	e0d7      	b.n	80060bc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	085b      	lsrs	r3, r3, #1
 8005f10:	f003 0301 	and.w	r3, r3, #1
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d00a      	beq.n	8005f2e <HAL_SPI_IRQHandler+0x66>
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	09db      	lsrs	r3, r3, #7
 8005f1c:	f003 0301 	and.w	r3, r3, #1
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d004      	beq.n	8005f2e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f28:	6878      	ldr	r0, [r7, #4]
 8005f2a:	4798      	blx	r3
    return;
 8005f2c:	e0c6      	b.n	80060bc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	095b      	lsrs	r3, r3, #5
 8005f32:	f003 0301 	and.w	r3, r3, #1
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10c      	bne.n	8005f54 <HAL_SPI_IRQHandler+0x8c>
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	099b      	lsrs	r3, r3, #6
 8005f3e:	f003 0301 	and.w	r3, r3, #1
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d106      	bne.n	8005f54 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	0a1b      	lsrs	r3, r3, #8
 8005f4a:	f003 0301 	and.w	r3, r3, #1
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	f000 80b4 	beq.w	80060bc <HAL_SPI_IRQHandler+0x1f4>
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	095b      	lsrs	r3, r3, #5
 8005f58:	f003 0301 	and.w	r3, r3, #1
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f000 80ad 	beq.w	80060bc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005f62:	69bb      	ldr	r3, [r7, #24]
 8005f64:	099b      	lsrs	r3, r3, #6
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d023      	beq.n	8005fb6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	2b03      	cmp	r3, #3
 8005f78:	d011      	beq.n	8005f9e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f7e:	f043 0204 	orr.w	r2, r3, #4
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f86:	2300      	movs	r3, #0
 8005f88:	617b      	str	r3, [r7, #20]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	617b      	str	r3, [r7, #20]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	617b      	str	r3, [r7, #20]
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	e00b      	b.n	8005fb6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	613b      	str	r3, [r7, #16]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	613b      	str	r3, [r7, #16]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	613b      	str	r3, [r7, #16]
 8005fb2:	693b      	ldr	r3, [r7, #16]
        return;
 8005fb4:	e082      	b.n	80060bc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	095b      	lsrs	r3, r3, #5
 8005fba:	f003 0301 	and.w	r3, r3, #1
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d014      	beq.n	8005fec <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fc6:	f043 0201 	orr.w	r2, r3, #1
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005fce:	2300      	movs	r3, #0
 8005fd0:	60fb      	str	r3, [r7, #12]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	60fb      	str	r3, [r7, #12]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fe8:	601a      	str	r2, [r3, #0]
 8005fea:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005fec:	69bb      	ldr	r3, [r7, #24]
 8005fee:	0a1b      	lsrs	r3, r3, #8
 8005ff0:	f003 0301 	and.w	r3, r3, #1
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00c      	beq.n	8006012 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ffc:	f043 0208 	orr.w	r2, r3, #8
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006004:	2300      	movs	r3, #0
 8006006:	60bb      	str	r3, [r7, #8]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	60bb      	str	r3, [r7, #8]
 8006010:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006016:	2b00      	cmp	r3, #0
 8006018:	d04f      	beq.n	80060ba <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	685a      	ldr	r2, [r3, #4]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006028:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	2b00      	cmp	r3, #0
 800603a:	d104      	bne.n	8006046 <HAL_SPI_IRQHandler+0x17e>
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	f003 0301 	and.w	r3, r3, #1
 8006042:	2b00      	cmp	r3, #0
 8006044:	d034      	beq.n	80060b0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	685a      	ldr	r2, [r3, #4]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f022 0203 	bic.w	r2, r2, #3
 8006054:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800605a:	2b00      	cmp	r3, #0
 800605c:	d011      	beq.n	8006082 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006062:	4a18      	ldr	r2, [pc, #96]	; (80060c4 <HAL_SPI_IRQHandler+0x1fc>)
 8006064:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800606a:	4618      	mov	r0, r3
 800606c:	f7fe fd62 	bl	8004b34 <HAL_DMA_Abort_IT>
 8006070:	4603      	mov	r3, r0
 8006072:	2b00      	cmp	r3, #0
 8006074:	d005      	beq.n	8006082 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800607a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006086:	2b00      	cmp	r3, #0
 8006088:	d016      	beq.n	80060b8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800608e:	4a0d      	ldr	r2, [pc, #52]	; (80060c4 <HAL_SPI_IRQHandler+0x1fc>)
 8006090:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006096:	4618      	mov	r0, r3
 8006098:	f7fe fd4c 	bl	8004b34 <HAL_DMA_Abort_IT>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00a      	beq.n	80060b8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060a6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80060ae:	e003      	b.n	80060b8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f000 f809 	bl	80060c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80060b6:	e000      	b.n	80060ba <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80060b8:	bf00      	nop
    return;
 80060ba:	bf00      	nop
  }
}
 80060bc:	3720      	adds	r7, #32
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	080060dd 	.word	0x080060dd

080060c8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80060d0:	bf00      	nop
 80060d2:	370c      	adds	r7, #12
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2200      	movs	r2, #0
 80060f4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f7ff ffe6 	bl	80060c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060fc:	bf00      	nop
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	330c      	adds	r3, #12
 8006116:	7812      	ldrb	r2, [r2, #0]
 8006118:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800611e:	1c5a      	adds	r2, r3, #1
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006128:	b29b      	uxth	r3, r3
 800612a:	3b01      	subs	r3, #1
 800612c:	b29a      	uxth	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006136:	b29b      	uxth	r3, r3
 8006138:	2b00      	cmp	r3, #0
 800613a:	d102      	bne.n	8006142 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f000 f8f1 	bl	8006324 <SPI_CloseTx_ISR>
  }
}
 8006142:	bf00      	nop
 8006144:	3708      	adds	r7, #8
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}

0800614a <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800614a:	b580      	push	{r7, lr}
 800614c:	b082      	sub	sp, #8
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006156:	881a      	ldrh	r2, [r3, #0]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006162:	1c9a      	adds	r2, r3, #2
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800616c:	b29b      	uxth	r3, r3
 800616e:	3b01      	subs	r3, #1
 8006170:	b29a      	uxth	r2, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800617a:	b29b      	uxth	r3, r3
 800617c:	2b00      	cmp	r3, #0
 800617e:	d102      	bne.n	8006186 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f000 f8cf 	bl	8006324 <SPI_CloseTx_ISR>
  }
}
 8006186:	bf00      	nop
 8006188:	3708      	adds	r7, #8
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
	...

08006190 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b088      	sub	sp, #32
 8006194:	af00      	add	r7, sp, #0
 8006196:	60f8      	str	r0, [r7, #12]
 8006198:	60b9      	str	r1, [r7, #8]
 800619a:	603b      	str	r3, [r7, #0]
 800619c:	4613      	mov	r3, r2
 800619e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80061a0:	f7fd fb44 	bl	800382c <HAL_GetTick>
 80061a4:	4602      	mov	r2, r0
 80061a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061a8:	1a9b      	subs	r3, r3, r2
 80061aa:	683a      	ldr	r2, [r7, #0]
 80061ac:	4413      	add	r3, r2
 80061ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80061b0:	f7fd fb3c 	bl	800382c <HAL_GetTick>
 80061b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80061b6:	4b39      	ldr	r3, [pc, #228]	; (800629c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	015b      	lsls	r3, r3, #5
 80061bc:	0d1b      	lsrs	r3, r3, #20
 80061be:	69fa      	ldr	r2, [r7, #28]
 80061c0:	fb02 f303 	mul.w	r3, r2, r3
 80061c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061c6:	e054      	b.n	8006272 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ce:	d050      	beq.n	8006272 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80061d0:	f7fd fb2c 	bl	800382c <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	69fa      	ldr	r2, [r7, #28]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d902      	bls.n	80061e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d13d      	bne.n	8006262 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80061f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	685b      	ldr	r3, [r3, #4]
 80061fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061fe:	d111      	bne.n	8006224 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006208:	d004      	beq.n	8006214 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006212:	d107      	bne.n	8006224 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006222:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006228:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800622c:	d10f      	bne.n	800624e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800623c:	601a      	str	r2, [r3, #0]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800624c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2201      	movs	r2, #1
 8006252:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2200      	movs	r2, #0
 800625a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800625e:	2303      	movs	r3, #3
 8006260:	e017      	b.n	8006292 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d101      	bne.n	800626c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006268:	2300      	movs	r3, #0
 800626a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	3b01      	subs	r3, #1
 8006270:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	689a      	ldr	r2, [r3, #8]
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	4013      	ands	r3, r2
 800627c:	68ba      	ldr	r2, [r7, #8]
 800627e:	429a      	cmp	r2, r3
 8006280:	bf0c      	ite	eq
 8006282:	2301      	moveq	r3, #1
 8006284:	2300      	movne	r3, #0
 8006286:	b2db      	uxtb	r3, r3
 8006288:	461a      	mov	r2, r3
 800628a:	79fb      	ldrb	r3, [r7, #7]
 800628c:	429a      	cmp	r2, r3
 800628e:	d19b      	bne.n	80061c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006290:	2300      	movs	r3, #0
}
 8006292:	4618      	mov	r0, r3
 8006294:	3720      	adds	r7, #32
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	20000024 	.word	0x20000024

080062a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b088      	sub	sp, #32
 80062a4:	af02      	add	r7, sp, #8
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	60b9      	str	r1, [r7, #8]
 80062aa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80062ac:	4b1b      	ldr	r3, [pc, #108]	; (800631c <SPI_EndRxTxTransaction+0x7c>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a1b      	ldr	r2, [pc, #108]	; (8006320 <SPI_EndRxTxTransaction+0x80>)
 80062b2:	fba2 2303 	umull	r2, r3, r2, r3
 80062b6:	0d5b      	lsrs	r3, r3, #21
 80062b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80062bc:	fb02 f303 	mul.w	r3, r2, r3
 80062c0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062ca:	d112      	bne.n	80062f2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	2200      	movs	r2, #0
 80062d4:	2180      	movs	r1, #128	; 0x80
 80062d6:	68f8      	ldr	r0, [r7, #12]
 80062d8:	f7ff ff5a 	bl	8006190 <SPI_WaitFlagStateUntilTimeout>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d016      	beq.n	8006310 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062e6:	f043 0220 	orr.w	r2, r3, #32
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e00f      	b.n	8006312 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00a      	beq.n	800630e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	3b01      	subs	r3, #1
 80062fc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006308:	2b80      	cmp	r3, #128	; 0x80
 800630a:	d0f2      	beq.n	80062f2 <SPI_EndRxTxTransaction+0x52>
 800630c:	e000      	b.n	8006310 <SPI_EndRxTxTransaction+0x70>
        break;
 800630e:	bf00      	nop
  }

  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3718      	adds	r7, #24
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	20000024 	.word	0x20000024
 8006320:	165e9f81 	.word	0x165e9f81

08006324 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b086      	sub	sp, #24
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800632c:	4b2c      	ldr	r3, [pc, #176]	; (80063e0 <SPI_CloseTx_ISR+0xbc>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a2c      	ldr	r2, [pc, #176]	; (80063e4 <SPI_CloseTx_ISR+0xc0>)
 8006332:	fba2 2303 	umull	r2, r3, r2, r3
 8006336:	0a5b      	lsrs	r3, r3, #9
 8006338:	2264      	movs	r2, #100	; 0x64
 800633a:	fb02 f303 	mul.w	r3, r2, r3
 800633e:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006340:	f7fd fa74 	bl	800382c <HAL_GetTick>
 8006344:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d106      	bne.n	800635a <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006350:	f043 0220 	orr.w	r2, r3, #32
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006358:	e009      	b.n	800636e <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	3b01      	subs	r3, #1
 800635e:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	f003 0302 	and.w	r3, r3, #2
 800636a:	2b00      	cmp	r3, #0
 800636c:	d0eb      	beq.n	8006346 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	685a      	ldr	r2, [r3, #4]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800637c:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800637e:	697a      	ldr	r2, [r7, #20]
 8006380:	2164      	movs	r1, #100	; 0x64
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f7ff ff8c 	bl	80062a0 <SPI_EndRxTxTransaction>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d005      	beq.n	800639a <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006392:	f043 0220 	orr.w	r2, r3, #32
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d10a      	bne.n	80063b8 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063a2:	2300      	movs	r3, #0
 80063a4:	60fb      	str	r3, [r7, #12]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	60fb      	str	r3, [r7, #12]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	60fb      	str	r3, [r7, #12]
 80063b6:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d003      	beq.n	80063d0 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f7ff fe7d 	bl	80060c8 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80063ce:	e002      	b.n	80063d6 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f7fc fecd 	bl	8003170 <HAL_SPI_TxCpltCallback>
}
 80063d6:	bf00      	nop
 80063d8:	3718      	adds	r7, #24
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}
 80063de:	bf00      	nop
 80063e0:	20000024 	.word	0x20000024
 80063e4:	057619f1 	.word	0x057619f1

080063e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b082      	sub	sp, #8
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d101      	bne.n	80063fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063f6:	2301      	movs	r3, #1
 80063f8:	e041      	b.n	800647e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006400:	b2db      	uxtb	r3, r3
 8006402:	2b00      	cmp	r3, #0
 8006404:	d106      	bne.n	8006414 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f7fd f84a 	bl	80034a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2202      	movs	r2, #2
 8006418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	3304      	adds	r3, #4
 8006424:	4619      	mov	r1, r3
 8006426:	4610      	mov	r0, r2
 8006428:	f000 fade 	bl	80069e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2201      	movs	r2, #1
 8006430:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2201      	movs	r2, #1
 8006468:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800647c:	2300      	movs	r3, #0
}
 800647e:	4618      	mov	r0, r3
 8006480:	3708      	adds	r7, #8
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
	...

08006488 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006488:	b480      	push	{r7}
 800648a:	b085      	sub	sp, #20
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006496:	b2db      	uxtb	r3, r3
 8006498:	2b01      	cmp	r3, #1
 800649a:	d001      	beq.n	80064a0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800649c:	2301      	movs	r3, #1
 800649e:	e03c      	b.n	800651a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2202      	movs	r2, #2
 80064a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a1e      	ldr	r2, [pc, #120]	; (8006528 <HAL_TIM_Base_Start+0xa0>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d018      	beq.n	80064e4 <HAL_TIM_Base_Start+0x5c>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064ba:	d013      	beq.n	80064e4 <HAL_TIM_Base_Start+0x5c>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a1a      	ldr	r2, [pc, #104]	; (800652c <HAL_TIM_Base_Start+0xa4>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d00e      	beq.n	80064e4 <HAL_TIM_Base_Start+0x5c>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a19      	ldr	r2, [pc, #100]	; (8006530 <HAL_TIM_Base_Start+0xa8>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d009      	beq.n	80064e4 <HAL_TIM_Base_Start+0x5c>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a17      	ldr	r2, [pc, #92]	; (8006534 <HAL_TIM_Base_Start+0xac>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d004      	beq.n	80064e4 <HAL_TIM_Base_Start+0x5c>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a16      	ldr	r2, [pc, #88]	; (8006538 <HAL_TIM_Base_Start+0xb0>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d111      	bne.n	8006508 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f003 0307 	and.w	r3, r3, #7
 80064ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2b06      	cmp	r3, #6
 80064f4:	d010      	beq.n	8006518 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f042 0201 	orr.w	r2, r2, #1
 8006504:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006506:	e007      	b.n	8006518 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f042 0201 	orr.w	r2, r2, #1
 8006516:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3714      	adds	r7, #20
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr
 8006526:	bf00      	nop
 8006528:	40010000 	.word	0x40010000
 800652c:	40000400 	.word	0x40000400
 8006530:	40000800 	.word	0x40000800
 8006534:	40000c00 	.word	0x40000c00
 8006538:	40014000 	.word	0x40014000

0800653c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800654a:	b2db      	uxtb	r3, r3
 800654c:	2b01      	cmp	r3, #1
 800654e:	d001      	beq.n	8006554 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e044      	b.n	80065de <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2202      	movs	r2, #2
 8006558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68da      	ldr	r2, [r3, #12]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f042 0201 	orr.w	r2, r2, #1
 800656a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a1e      	ldr	r2, [pc, #120]	; (80065ec <HAL_TIM_Base_Start_IT+0xb0>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d018      	beq.n	80065a8 <HAL_TIM_Base_Start_IT+0x6c>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800657e:	d013      	beq.n	80065a8 <HAL_TIM_Base_Start_IT+0x6c>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a1a      	ldr	r2, [pc, #104]	; (80065f0 <HAL_TIM_Base_Start_IT+0xb4>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d00e      	beq.n	80065a8 <HAL_TIM_Base_Start_IT+0x6c>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a19      	ldr	r2, [pc, #100]	; (80065f4 <HAL_TIM_Base_Start_IT+0xb8>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d009      	beq.n	80065a8 <HAL_TIM_Base_Start_IT+0x6c>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a17      	ldr	r2, [pc, #92]	; (80065f8 <HAL_TIM_Base_Start_IT+0xbc>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d004      	beq.n	80065a8 <HAL_TIM_Base_Start_IT+0x6c>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a16      	ldr	r2, [pc, #88]	; (80065fc <HAL_TIM_Base_Start_IT+0xc0>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d111      	bne.n	80065cc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	f003 0307 	and.w	r3, r3, #7
 80065b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2b06      	cmp	r3, #6
 80065b8:	d010      	beq.n	80065dc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f042 0201 	orr.w	r2, r2, #1
 80065c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ca:	e007      	b.n	80065dc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f042 0201 	orr.w	r2, r2, #1
 80065da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80065dc:	2300      	movs	r3, #0
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3714      	adds	r7, #20
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop
 80065ec:	40010000 	.word	0x40010000
 80065f0:	40000400 	.word	0x40000400
 80065f4:	40000800 	.word	0x40000800
 80065f8:	40000c00 	.word	0x40000c00
 80065fc:	40014000 	.word	0x40014000

08006600 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b082      	sub	sp, #8
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	f003 0302 	and.w	r3, r3, #2
 8006612:	2b02      	cmp	r3, #2
 8006614:	d122      	bne.n	800665c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	f003 0302 	and.w	r3, r3, #2
 8006620:	2b02      	cmp	r3, #2
 8006622:	d11b      	bne.n	800665c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f06f 0202 	mvn.w	r2, #2
 800662c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2201      	movs	r2, #1
 8006632:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	699b      	ldr	r3, [r3, #24]
 800663a:	f003 0303 	and.w	r3, r3, #3
 800663e:	2b00      	cmp	r3, #0
 8006640:	d003      	beq.n	800664a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 f9b2 	bl	80069ac <HAL_TIM_IC_CaptureCallback>
 8006648:	e005      	b.n	8006656 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 f9a4 	bl	8006998 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 f9b5 	bl	80069c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	f003 0304 	and.w	r3, r3, #4
 8006666:	2b04      	cmp	r3, #4
 8006668:	d122      	bne.n	80066b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	f003 0304 	and.w	r3, r3, #4
 8006674:	2b04      	cmp	r3, #4
 8006676:	d11b      	bne.n	80066b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f06f 0204 	mvn.w	r2, #4
 8006680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2202      	movs	r2, #2
 8006686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	699b      	ldr	r3, [r3, #24]
 800668e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006692:	2b00      	cmp	r3, #0
 8006694:	d003      	beq.n	800669e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 f988 	bl	80069ac <HAL_TIM_IC_CaptureCallback>
 800669c:	e005      	b.n	80066aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 f97a 	bl	8006998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f000 f98b 	bl	80069c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	f003 0308 	and.w	r3, r3, #8
 80066ba:	2b08      	cmp	r3, #8
 80066bc:	d122      	bne.n	8006704 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	f003 0308 	and.w	r3, r3, #8
 80066c8:	2b08      	cmp	r3, #8
 80066ca:	d11b      	bne.n	8006704 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f06f 0208 	mvn.w	r2, #8
 80066d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2204      	movs	r2, #4
 80066da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	69db      	ldr	r3, [r3, #28]
 80066e2:	f003 0303 	and.w	r3, r3, #3
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d003      	beq.n	80066f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 f95e 	bl	80069ac <HAL_TIM_IC_CaptureCallback>
 80066f0:	e005      	b.n	80066fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 f950 	bl	8006998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 f961 	bl	80069c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	691b      	ldr	r3, [r3, #16]
 800670a:	f003 0310 	and.w	r3, r3, #16
 800670e:	2b10      	cmp	r3, #16
 8006710:	d122      	bne.n	8006758 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	f003 0310 	and.w	r3, r3, #16
 800671c:	2b10      	cmp	r3, #16
 800671e:	d11b      	bne.n	8006758 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f06f 0210 	mvn.w	r2, #16
 8006728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2208      	movs	r2, #8
 800672e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	69db      	ldr	r3, [r3, #28]
 8006736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800673a:	2b00      	cmp	r3, #0
 800673c:	d003      	beq.n	8006746 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 f934 	bl	80069ac <HAL_TIM_IC_CaptureCallback>
 8006744:	e005      	b.n	8006752 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 f926 	bl	8006998 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f937 	bl	80069c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	f003 0301 	and.w	r3, r3, #1
 8006762:	2b01      	cmp	r3, #1
 8006764:	d10e      	bne.n	8006784 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	f003 0301 	and.w	r3, r3, #1
 8006770:	2b01      	cmp	r3, #1
 8006772:	d107      	bne.n	8006784 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f06f 0201 	mvn.w	r2, #1
 800677c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f7fc fd5c 	bl	800323c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	691b      	ldr	r3, [r3, #16]
 800678a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800678e:	2b80      	cmp	r3, #128	; 0x80
 8006790:	d10e      	bne.n	80067b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800679c:	2b80      	cmp	r3, #128	; 0x80
 800679e:	d107      	bne.n	80067b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80067a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 faae 	bl	8006d0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	691b      	ldr	r3, [r3, #16]
 80067b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ba:	2b40      	cmp	r3, #64	; 0x40
 80067bc:	d10e      	bne.n	80067dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067c8:	2b40      	cmp	r3, #64	; 0x40
 80067ca:	d107      	bne.n	80067dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80067d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 f8fc 	bl	80069d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	691b      	ldr	r3, [r3, #16]
 80067e2:	f003 0320 	and.w	r3, r3, #32
 80067e6:	2b20      	cmp	r3, #32
 80067e8:	d10e      	bne.n	8006808 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	68db      	ldr	r3, [r3, #12]
 80067f0:	f003 0320 	and.w	r3, r3, #32
 80067f4:	2b20      	cmp	r3, #32
 80067f6:	d107      	bne.n	8006808 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f06f 0220 	mvn.w	r2, #32
 8006800:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 fa78 	bl	8006cf8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006808:	bf00      	nop
 800680a:	3708      	adds	r7, #8
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006820:	2b01      	cmp	r3, #1
 8006822:	d101      	bne.n	8006828 <HAL_TIM_ConfigClockSource+0x18>
 8006824:	2302      	movs	r3, #2
 8006826:	e0b3      	b.n	8006990 <HAL_TIM_ConfigClockSource+0x180>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006846:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800684e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006860:	d03e      	beq.n	80068e0 <HAL_TIM_ConfigClockSource+0xd0>
 8006862:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006866:	f200 8087 	bhi.w	8006978 <HAL_TIM_ConfigClockSource+0x168>
 800686a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800686e:	f000 8085 	beq.w	800697c <HAL_TIM_ConfigClockSource+0x16c>
 8006872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006876:	d87f      	bhi.n	8006978 <HAL_TIM_ConfigClockSource+0x168>
 8006878:	2b70      	cmp	r3, #112	; 0x70
 800687a:	d01a      	beq.n	80068b2 <HAL_TIM_ConfigClockSource+0xa2>
 800687c:	2b70      	cmp	r3, #112	; 0x70
 800687e:	d87b      	bhi.n	8006978 <HAL_TIM_ConfigClockSource+0x168>
 8006880:	2b60      	cmp	r3, #96	; 0x60
 8006882:	d050      	beq.n	8006926 <HAL_TIM_ConfigClockSource+0x116>
 8006884:	2b60      	cmp	r3, #96	; 0x60
 8006886:	d877      	bhi.n	8006978 <HAL_TIM_ConfigClockSource+0x168>
 8006888:	2b50      	cmp	r3, #80	; 0x50
 800688a:	d03c      	beq.n	8006906 <HAL_TIM_ConfigClockSource+0xf6>
 800688c:	2b50      	cmp	r3, #80	; 0x50
 800688e:	d873      	bhi.n	8006978 <HAL_TIM_ConfigClockSource+0x168>
 8006890:	2b40      	cmp	r3, #64	; 0x40
 8006892:	d058      	beq.n	8006946 <HAL_TIM_ConfigClockSource+0x136>
 8006894:	2b40      	cmp	r3, #64	; 0x40
 8006896:	d86f      	bhi.n	8006978 <HAL_TIM_ConfigClockSource+0x168>
 8006898:	2b30      	cmp	r3, #48	; 0x30
 800689a:	d064      	beq.n	8006966 <HAL_TIM_ConfigClockSource+0x156>
 800689c:	2b30      	cmp	r3, #48	; 0x30
 800689e:	d86b      	bhi.n	8006978 <HAL_TIM_ConfigClockSource+0x168>
 80068a0:	2b20      	cmp	r3, #32
 80068a2:	d060      	beq.n	8006966 <HAL_TIM_ConfigClockSource+0x156>
 80068a4:	2b20      	cmp	r3, #32
 80068a6:	d867      	bhi.n	8006978 <HAL_TIM_ConfigClockSource+0x168>
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d05c      	beq.n	8006966 <HAL_TIM_ConfigClockSource+0x156>
 80068ac:	2b10      	cmp	r3, #16
 80068ae:	d05a      	beq.n	8006966 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80068b0:	e062      	b.n	8006978 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6818      	ldr	r0, [r3, #0]
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	6899      	ldr	r1, [r3, #8]
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	685a      	ldr	r2, [r3, #4]
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	f000 f98b 	bl	8006bdc <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80068d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68fa      	ldr	r2, [r7, #12]
 80068dc:	609a      	str	r2, [r3, #8]
      break;
 80068de:	e04e      	b.n	800697e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6818      	ldr	r0, [r3, #0]
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	6899      	ldr	r1, [r3, #8]
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	f000 f974 	bl	8006bdc <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	689a      	ldr	r2, [r3, #8]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006902:	609a      	str	r2, [r3, #8]
      break;
 8006904:	e03b      	b.n	800697e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6818      	ldr	r0, [r3, #0]
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	6859      	ldr	r1, [r3, #4]
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	461a      	mov	r2, r3
 8006914:	f000 f8e8 	bl	8006ae8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	2150      	movs	r1, #80	; 0x50
 800691e:	4618      	mov	r0, r3
 8006920:	f000 f941 	bl	8006ba6 <TIM_ITRx_SetConfig>
      break;
 8006924:	e02b      	b.n	800697e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6818      	ldr	r0, [r3, #0]
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	6859      	ldr	r1, [r3, #4]
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	68db      	ldr	r3, [r3, #12]
 8006932:	461a      	mov	r2, r3
 8006934:	f000 f907 	bl	8006b46 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	2160      	movs	r1, #96	; 0x60
 800693e:	4618      	mov	r0, r3
 8006940:	f000 f931 	bl	8006ba6 <TIM_ITRx_SetConfig>
      break;
 8006944:	e01b      	b.n	800697e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6818      	ldr	r0, [r3, #0]
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	6859      	ldr	r1, [r3, #4]
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	461a      	mov	r2, r3
 8006954:	f000 f8c8 	bl	8006ae8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2140      	movs	r1, #64	; 0x40
 800695e:	4618      	mov	r0, r3
 8006960:	f000 f921 	bl	8006ba6 <TIM_ITRx_SetConfig>
      break;
 8006964:	e00b      	b.n	800697e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4619      	mov	r1, r3
 8006970:	4610      	mov	r0, r2
 8006972:	f000 f918 	bl	8006ba6 <TIM_ITRx_SetConfig>
        break;
 8006976:	e002      	b.n	800697e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006978:	bf00      	nop
 800697a:	e000      	b.n	800697e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800697c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	2201      	movs	r2, #1
 8006982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3710      	adds	r7, #16
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069a0:	bf00      	nop
 80069a2:	370c      	adds	r7, #12
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80069c8:	bf00      	nop
 80069ca:	370c      	adds	r7, #12
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80069d4:	b480      	push	{r7}
 80069d6:	b083      	sub	sp, #12
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80069dc:	bf00      	nop
 80069de:	370c      	adds	r7, #12
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr

080069e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b085      	sub	sp, #20
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a34      	ldr	r2, [pc, #208]	; (8006acc <TIM_Base_SetConfig+0xe4>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d00f      	beq.n	8006a20 <TIM_Base_SetConfig+0x38>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a06:	d00b      	beq.n	8006a20 <TIM_Base_SetConfig+0x38>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	4a31      	ldr	r2, [pc, #196]	; (8006ad0 <TIM_Base_SetConfig+0xe8>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d007      	beq.n	8006a20 <TIM_Base_SetConfig+0x38>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	4a30      	ldr	r2, [pc, #192]	; (8006ad4 <TIM_Base_SetConfig+0xec>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d003      	beq.n	8006a20 <TIM_Base_SetConfig+0x38>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	4a2f      	ldr	r2, [pc, #188]	; (8006ad8 <TIM_Base_SetConfig+0xf0>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d108      	bne.n	8006a32 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	68fa      	ldr	r2, [r7, #12]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	4a25      	ldr	r2, [pc, #148]	; (8006acc <TIM_Base_SetConfig+0xe4>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d01b      	beq.n	8006a72 <TIM_Base_SetConfig+0x8a>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a40:	d017      	beq.n	8006a72 <TIM_Base_SetConfig+0x8a>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	4a22      	ldr	r2, [pc, #136]	; (8006ad0 <TIM_Base_SetConfig+0xe8>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d013      	beq.n	8006a72 <TIM_Base_SetConfig+0x8a>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	4a21      	ldr	r2, [pc, #132]	; (8006ad4 <TIM_Base_SetConfig+0xec>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d00f      	beq.n	8006a72 <TIM_Base_SetConfig+0x8a>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a20      	ldr	r2, [pc, #128]	; (8006ad8 <TIM_Base_SetConfig+0xf0>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d00b      	beq.n	8006a72 <TIM_Base_SetConfig+0x8a>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4a1f      	ldr	r2, [pc, #124]	; (8006adc <TIM_Base_SetConfig+0xf4>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d007      	beq.n	8006a72 <TIM_Base_SetConfig+0x8a>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a1e      	ldr	r2, [pc, #120]	; (8006ae0 <TIM_Base_SetConfig+0xf8>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d003      	beq.n	8006a72 <TIM_Base_SetConfig+0x8a>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a1d      	ldr	r2, [pc, #116]	; (8006ae4 <TIM_Base_SetConfig+0xfc>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d108      	bne.n	8006a84 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	68fa      	ldr	r2, [r7, #12]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	689a      	ldr	r2, [r3, #8]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	4a08      	ldr	r2, [pc, #32]	; (8006acc <TIM_Base_SetConfig+0xe4>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d103      	bne.n	8006ab8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	691a      	ldr	r2, [r3, #16]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2201      	movs	r2, #1
 8006abc:	615a      	str	r2, [r3, #20]
}
 8006abe:	bf00      	nop
 8006ac0:	3714      	adds	r7, #20
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	40010000 	.word	0x40010000
 8006ad0:	40000400 	.word	0x40000400
 8006ad4:	40000800 	.word	0x40000800
 8006ad8:	40000c00 	.word	0x40000c00
 8006adc:	40014000 	.word	0x40014000
 8006ae0:	40014400 	.word	0x40014400
 8006ae4:	40014800 	.word	0x40014800

08006ae8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b087      	sub	sp, #28
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	60b9      	str	r1, [r7, #8]
 8006af2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6a1b      	ldr	r3, [r3, #32]
 8006af8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	6a1b      	ldr	r3, [r3, #32]
 8006afe:	f023 0201 	bic.w	r2, r3, #1
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	011b      	lsls	r3, r3, #4
 8006b18:	693a      	ldr	r2, [r7, #16]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	f023 030a 	bic.w	r3, r3, #10
 8006b24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	693a      	ldr	r2, [r7, #16]
 8006b32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	697a      	ldr	r2, [r7, #20]
 8006b38:	621a      	str	r2, [r3, #32]
}
 8006b3a:	bf00      	nop
 8006b3c:	371c      	adds	r7, #28
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr

08006b46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b46:	b480      	push	{r7}
 8006b48:	b087      	sub	sp, #28
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	60f8      	str	r0, [r7, #12]
 8006b4e:	60b9      	str	r1, [r7, #8]
 8006b50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	6a1b      	ldr	r3, [r3, #32]
 8006b56:	f023 0210 	bic.w	r2, r3, #16
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	699b      	ldr	r3, [r3, #24]
 8006b62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6a1b      	ldr	r3, [r3, #32]
 8006b68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	031b      	lsls	r3, r3, #12
 8006b76:	697a      	ldr	r2, [r7, #20]
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	011b      	lsls	r3, r3, #4
 8006b88:	693a      	ldr	r2, [r7, #16]
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	697a      	ldr	r2, [r7, #20]
 8006b92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	693a      	ldr	r2, [r7, #16]
 8006b98:	621a      	str	r2, [r3, #32]
}
 8006b9a:	bf00      	nop
 8006b9c:	371c      	adds	r7, #28
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr

08006ba6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ba6:	b480      	push	{r7}
 8006ba8:	b085      	sub	sp, #20
 8006baa:	af00      	add	r7, sp, #0
 8006bac:	6078      	str	r0, [r7, #4]
 8006bae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bbe:	683a      	ldr	r2, [r7, #0]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	f043 0307 	orr.w	r3, r3, #7
 8006bc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	609a      	str	r2, [r3, #8]
}
 8006bd0:	bf00      	nop
 8006bd2:	3714      	adds	r7, #20
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b087      	sub	sp, #28
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	60b9      	str	r1, [r7, #8]
 8006be6:	607a      	str	r2, [r7, #4]
 8006be8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006bf6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	021a      	lsls	r2, r3, #8
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	431a      	orrs	r2, r3
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	697a      	ldr	r2, [r7, #20]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	697a      	ldr	r2, [r7, #20]
 8006c0e:	609a      	str	r2, [r3, #8]
}
 8006c10:	bf00      	nop
 8006c12:	371c      	adds	r7, #28
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b085      	sub	sp, #20
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d101      	bne.n	8006c34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c30:	2302      	movs	r3, #2
 8006c32:	e050      	b.n	8006cd6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2202      	movs	r2, #2
 8006c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	68fa      	ldr	r2, [r7, #12]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a1c      	ldr	r2, [pc, #112]	; (8006ce4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d018      	beq.n	8006caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c80:	d013      	beq.n	8006caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a18      	ldr	r2, [pc, #96]	; (8006ce8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d00e      	beq.n	8006caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a16      	ldr	r2, [pc, #88]	; (8006cec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d009      	beq.n	8006caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a15      	ldr	r2, [pc, #84]	; (8006cf0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d004      	beq.n	8006caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a13      	ldr	r2, [pc, #76]	; (8006cf4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d10c      	bne.n	8006cc4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	68ba      	ldr	r2, [r7, #8]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68ba      	ldr	r2, [r7, #8]
 8006cc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3714      	adds	r7, #20
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr
 8006ce2:	bf00      	nop
 8006ce4:	40010000 	.word	0x40010000
 8006ce8:	40000400 	.word	0x40000400
 8006cec:	40000800 	.word	0x40000800
 8006cf0:	40000c00 	.word	0x40000c00
 8006cf4:	40014000 	.word	0x40014000

08006cf8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d00:	bf00      	nop
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d14:	bf00      	nop
 8006d16:	370c      	adds	r7, #12
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b082      	sub	sp, #8
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d101      	bne.n	8006d32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e03f      	b.n	8006db2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d106      	bne.n	8006d4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f7fc fbec 	bl	8003524 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2224      	movs	r2, #36	; 0x24
 8006d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	68da      	ldr	r2, [r3, #12]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006d62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f000 fcbf 	bl	80076e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	691a      	ldr	r2, [r3, #16]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006d78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	695a      	ldr	r2, [r3, #20]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006d88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68da      	ldr	r2, [r3, #12]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2220      	movs	r2, #32
 8006da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2220      	movs	r2, #32
 8006dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006db0:	2300      	movs	r3, #0
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3708      	adds	r7, #8
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}

08006dba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dba:	b580      	push	{r7, lr}
 8006dbc:	b08a      	sub	sp, #40	; 0x28
 8006dbe:	af02      	add	r7, sp, #8
 8006dc0:	60f8      	str	r0, [r7, #12]
 8006dc2:	60b9      	str	r1, [r7, #8]
 8006dc4:	603b      	str	r3, [r7, #0]
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dd4:	b2db      	uxtb	r3, r3
 8006dd6:	2b20      	cmp	r3, #32
 8006dd8:	d17c      	bne.n	8006ed4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d002      	beq.n	8006de6 <HAL_UART_Transmit+0x2c>
 8006de0:	88fb      	ldrh	r3, [r7, #6]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d101      	bne.n	8006dea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e075      	b.n	8006ed6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d101      	bne.n	8006df8 <HAL_UART_Transmit+0x3e>
 8006df4:	2302      	movs	r3, #2
 8006df6:	e06e      	b.n	8006ed6 <HAL_UART_Transmit+0x11c>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2200      	movs	r2, #0
 8006e04:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2221      	movs	r2, #33	; 0x21
 8006e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e0e:	f7fc fd0d 	bl	800382c <HAL_GetTick>
 8006e12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	88fa      	ldrh	r2, [r7, #6]
 8006e18:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	88fa      	ldrh	r2, [r7, #6]
 8006e1e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e28:	d108      	bne.n	8006e3c <HAL_UART_Transmit+0x82>
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	691b      	ldr	r3, [r3, #16]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d104      	bne.n	8006e3c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006e32:	2300      	movs	r3, #0
 8006e34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	61bb      	str	r3, [r7, #24]
 8006e3a:	e003      	b.n	8006e44 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e40:	2300      	movs	r3, #0
 8006e42:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2200      	movs	r2, #0
 8006e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006e4c:	e02a      	b.n	8006ea4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	9300      	str	r3, [sp, #0]
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	2200      	movs	r2, #0
 8006e56:	2180      	movs	r1, #128	; 0x80
 8006e58:	68f8      	ldr	r0, [r7, #12]
 8006e5a:	f000 fa81 	bl	8007360 <UART_WaitOnFlagUntilTimeout>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d001      	beq.n	8006e68 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006e64:	2303      	movs	r3, #3
 8006e66:	e036      	b.n	8006ed6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006e68:	69fb      	ldr	r3, [r7, #28]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d10b      	bne.n	8006e86 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e6e:	69bb      	ldr	r3, [r7, #24]
 8006e70:	881b      	ldrh	r3, [r3, #0]
 8006e72:	461a      	mov	r2, r3
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	3302      	adds	r3, #2
 8006e82:	61bb      	str	r3, [r7, #24]
 8006e84:	e007      	b.n	8006e96 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e86:	69fb      	ldr	r3, [r7, #28]
 8006e88:	781a      	ldrb	r2, [r3, #0]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	3301      	adds	r3, #1
 8006e94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	b29a      	uxth	r2, r3
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1cf      	bne.n	8006e4e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	9300      	str	r3, [sp, #0]
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	2140      	movs	r1, #64	; 0x40
 8006eb8:	68f8      	ldr	r0, [r7, #12]
 8006eba:	f000 fa51 	bl	8007360 <UART_WaitOnFlagUntilTimeout>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d001      	beq.n	8006ec8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	e006      	b.n	8006ed6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2220      	movs	r2, #32
 8006ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	e000      	b.n	8006ed6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006ed4:	2302      	movs	r3, #2
  }
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3720      	adds	r7, #32
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ede:	b480      	push	{r7}
 8006ee0:	b085      	sub	sp, #20
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	60f8      	str	r0, [r7, #12]
 8006ee6:	60b9      	str	r1, [r7, #8]
 8006ee8:	4613      	mov	r3, r2
 8006eea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ef2:	b2db      	uxtb	r3, r3
 8006ef4:	2b20      	cmp	r3, #32
 8006ef6:	d130      	bne.n	8006f5a <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d002      	beq.n	8006f04 <HAL_UART_Transmit_IT+0x26>
 8006efe:	88fb      	ldrh	r3, [r7, #6]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d101      	bne.n	8006f08 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	e029      	b.n	8006f5c <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f0e:	2b01      	cmp	r3, #1
 8006f10:	d101      	bne.n	8006f16 <HAL_UART_Transmit_IT+0x38>
 8006f12:	2302      	movs	r3, #2
 8006f14:	e022      	b.n	8006f5c <HAL_UART_Transmit_IT+0x7e>
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	68ba      	ldr	r2, [r7, #8]
 8006f22:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	88fa      	ldrh	r2, [r7, #6]
 8006f28:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	88fa      	ldrh	r2, [r7, #6]
 8006f2e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2221      	movs	r2, #33	; 0x21
 8006f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2200      	movs	r2, #0
 8006f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	68da      	ldr	r2, [r3, #12]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006f54:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006f56:	2300      	movs	r3, #0
 8006f58:	e000      	b.n	8006f5c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006f5a:	2302      	movs	r3, #2
  }
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3714      	adds	r7, #20
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	4613      	mov	r3, r2
 8006f74:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	2b20      	cmp	r3, #32
 8006f80:	d11d      	bne.n	8006fbe <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d002      	beq.n	8006f8e <HAL_UART_Receive_IT+0x26>
 8006f88:	88fb      	ldrh	r3, [r7, #6]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d101      	bne.n	8006f92 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006f8e:	2301      	movs	r3, #1
 8006f90:	e016      	b.n	8006fc0 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d101      	bne.n	8006fa0 <HAL_UART_Receive_IT+0x38>
 8006f9c:	2302      	movs	r3, #2
 8006f9e:	e00f      	b.n	8006fc0 <HAL_UART_Receive_IT+0x58>
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2200      	movs	r2, #0
 8006fac:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006fae:	88fb      	ldrh	r3, [r7, #6]
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	68b9      	ldr	r1, [r7, #8]
 8006fb4:	68f8      	ldr	r0, [r7, #12]
 8006fb6:	f000 fa1d 	bl	80073f4 <UART_Start_Receive_IT>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	e000      	b.n	8006fc0 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006fbe:	2302      	movs	r3, #2
  }
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b08a      	sub	sp, #40	; 0x28
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	695b      	ldr	r3, [r3, #20]
 8006fe6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006fec:	2300      	movs	r3, #0
 8006fee:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff2:	f003 030f 	and.w	r3, r3, #15
 8006ff6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d10d      	bne.n	800701a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007000:	f003 0320 	and.w	r3, r3, #32
 8007004:	2b00      	cmp	r3, #0
 8007006:	d008      	beq.n	800701a <HAL_UART_IRQHandler+0x52>
 8007008:	6a3b      	ldr	r3, [r7, #32]
 800700a:	f003 0320 	and.w	r3, r3, #32
 800700e:	2b00      	cmp	r3, #0
 8007010:	d003      	beq.n	800701a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 fad1 	bl	80075ba <UART_Receive_IT>
      return;
 8007018:	e17c      	b.n	8007314 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	2b00      	cmp	r3, #0
 800701e:	f000 80b1 	beq.w	8007184 <HAL_UART_IRQHandler+0x1bc>
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	f003 0301 	and.w	r3, r3, #1
 8007028:	2b00      	cmp	r3, #0
 800702a:	d105      	bne.n	8007038 <HAL_UART_IRQHandler+0x70>
 800702c:	6a3b      	ldr	r3, [r7, #32]
 800702e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007032:	2b00      	cmp	r3, #0
 8007034:	f000 80a6 	beq.w	8007184 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800703a:	f003 0301 	and.w	r3, r3, #1
 800703e:	2b00      	cmp	r3, #0
 8007040:	d00a      	beq.n	8007058 <HAL_UART_IRQHandler+0x90>
 8007042:	6a3b      	ldr	r3, [r7, #32]
 8007044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007048:	2b00      	cmp	r3, #0
 800704a:	d005      	beq.n	8007058 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007050:	f043 0201 	orr.w	r2, r3, #1
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800705a:	f003 0304 	and.w	r3, r3, #4
 800705e:	2b00      	cmp	r3, #0
 8007060:	d00a      	beq.n	8007078 <HAL_UART_IRQHandler+0xb0>
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	f003 0301 	and.w	r3, r3, #1
 8007068:	2b00      	cmp	r3, #0
 800706a:	d005      	beq.n	8007078 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007070:	f043 0202 	orr.w	r2, r3, #2
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800707a:	f003 0302 	and.w	r3, r3, #2
 800707e:	2b00      	cmp	r3, #0
 8007080:	d00a      	beq.n	8007098 <HAL_UART_IRQHandler+0xd0>
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	f003 0301 	and.w	r3, r3, #1
 8007088:	2b00      	cmp	r3, #0
 800708a:	d005      	beq.n	8007098 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007090:	f043 0204 	orr.w	r2, r3, #4
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800709a:	f003 0308 	and.w	r3, r3, #8
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d00f      	beq.n	80070c2 <HAL_UART_IRQHandler+0xfa>
 80070a2:	6a3b      	ldr	r3, [r7, #32]
 80070a4:	f003 0320 	and.w	r3, r3, #32
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d104      	bne.n	80070b6 <HAL_UART_IRQHandler+0xee>
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	f003 0301 	and.w	r3, r3, #1
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d005      	beq.n	80070c2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ba:	f043 0208 	orr.w	r2, r3, #8
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	f000 811f 	beq.w	800730a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ce:	f003 0320 	and.w	r3, r3, #32
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d007      	beq.n	80070e6 <HAL_UART_IRQHandler+0x11e>
 80070d6:	6a3b      	ldr	r3, [r7, #32]
 80070d8:	f003 0320 	and.w	r3, r3, #32
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d002      	beq.n	80070e6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	f000 fa6a 	bl	80075ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	695b      	ldr	r3, [r3, #20]
 80070ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070f0:	2b40      	cmp	r3, #64	; 0x40
 80070f2:	bf0c      	ite	eq
 80070f4:	2301      	moveq	r3, #1
 80070f6:	2300      	movne	r3, #0
 80070f8:	b2db      	uxtb	r3, r3
 80070fa:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007100:	f003 0308 	and.w	r3, r3, #8
 8007104:	2b00      	cmp	r3, #0
 8007106:	d102      	bne.n	800710e <HAL_UART_IRQHandler+0x146>
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d031      	beq.n	8007172 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f000 f9aa 	bl	8007468 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	695b      	ldr	r3, [r3, #20]
 800711a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800711e:	2b40      	cmp	r3, #64	; 0x40
 8007120:	d123      	bne.n	800716a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	695a      	ldr	r2, [r3, #20]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007130:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007136:	2b00      	cmp	r3, #0
 8007138:	d013      	beq.n	8007162 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800713e:	4a77      	ldr	r2, [pc, #476]	; (800731c <HAL_UART_IRQHandler+0x354>)
 8007140:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007146:	4618      	mov	r0, r3
 8007148:	f7fd fcf4 	bl	8004b34 <HAL_DMA_Abort_IT>
 800714c:	4603      	mov	r3, r0
 800714e:	2b00      	cmp	r3, #0
 8007150:	d016      	beq.n	8007180 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007156:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007158:	687a      	ldr	r2, [r7, #4]
 800715a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800715c:	4610      	mov	r0, r2
 800715e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007160:	e00e      	b.n	8007180 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f000 f8e6 	bl	8007334 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007168:	e00a      	b.n	8007180 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 f8e2 	bl	8007334 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007170:	e006      	b.n	8007180 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 f8de 	bl	8007334 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800717e:	e0c4      	b.n	800730a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007180:	bf00      	nop
    return;
 8007182:	e0c2      	b.n	800730a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007188:	2b01      	cmp	r3, #1
 800718a:	f040 80a2 	bne.w	80072d2 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800718e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007190:	f003 0310 	and.w	r3, r3, #16
 8007194:	2b00      	cmp	r3, #0
 8007196:	f000 809c 	beq.w	80072d2 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800719a:	6a3b      	ldr	r3, [r7, #32]
 800719c:	f003 0310 	and.w	r3, r3, #16
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f000 8096 	beq.w	80072d2 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80071a6:	2300      	movs	r3, #0
 80071a8:	60fb      	str	r3, [r7, #12]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	60fb      	str	r3, [r7, #12]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	60fb      	str	r3, [r7, #12]
 80071ba:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	695b      	ldr	r3, [r3, #20]
 80071c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071c6:	2b40      	cmp	r3, #64	; 0x40
 80071c8:	d14f      	bne.n	800726a <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80071d4:	8a3b      	ldrh	r3, [r7, #16]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f000 8099 	beq.w	800730e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80071e0:	8a3a      	ldrh	r2, [r7, #16]
 80071e2:	429a      	cmp	r2, r3
 80071e4:	f080 8093 	bcs.w	800730e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	8a3a      	ldrh	r2, [r7, #16]
 80071ec:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071f2:	69db      	ldr	r3, [r3, #28]
 80071f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071f8:	d02b      	beq.n	8007252 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	68da      	ldr	r2, [r3, #12]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007208:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	695a      	ldr	r2, [r3, #20]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f022 0201 	bic.w	r2, r2, #1
 8007218:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	695a      	ldr	r2, [r3, #20]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007228:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2220      	movs	r2, #32
 800722e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68da      	ldr	r2, [r3, #12]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f022 0210 	bic.w	r2, r2, #16
 8007246:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800724c:	4618      	mov	r0, r3
 800724e:	f7fd fc01 	bl	8004a54 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800725a:	b29b      	uxth	r3, r3
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	b29b      	uxth	r3, r3
 8007260:	4619      	mov	r1, r3
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 f870 	bl	8007348 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007268:	e051      	b.n	800730e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007272:	b29b      	uxth	r3, r3
 8007274:	1ad3      	subs	r3, r2, r3
 8007276:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800727c:	b29b      	uxth	r3, r3
 800727e:	2b00      	cmp	r3, #0
 8007280:	d047      	beq.n	8007312 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8007282:	8a7b      	ldrh	r3, [r7, #18]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d044      	beq.n	8007312 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	68da      	ldr	r2, [r3, #12]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007296:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	695a      	ldr	r2, [r3, #20]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f022 0201 	bic.w	r2, r2, #1
 80072a6:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2220      	movs	r2, #32
 80072ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	68da      	ldr	r2, [r3, #12]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f022 0210 	bic.w	r2, r2, #16
 80072c4:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80072c6:	8a7b      	ldrh	r3, [r7, #18]
 80072c8:	4619      	mov	r1, r3
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f000 f83c 	bl	8007348 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80072d0:	e01f      	b.n	8007312 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80072d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d008      	beq.n	80072ee <HAL_UART_IRQHandler+0x326>
 80072dc:	6a3b      	ldr	r3, [r7, #32]
 80072de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d003      	beq.n	80072ee <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 f8ff 	bl	80074ea <UART_Transmit_IT>
    return;
 80072ec:	e012      	b.n	8007314 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80072ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d00d      	beq.n	8007314 <HAL_UART_IRQHandler+0x34c>
 80072f8:	6a3b      	ldr	r3, [r7, #32]
 80072fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d008      	beq.n	8007314 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 f941 	bl	800758a <UART_EndTransmit_IT>
    return;
 8007308:	e004      	b.n	8007314 <HAL_UART_IRQHandler+0x34c>
    return;
 800730a:	bf00      	nop
 800730c:	e002      	b.n	8007314 <HAL_UART_IRQHandler+0x34c>
      return;
 800730e:	bf00      	nop
 8007310:	e000      	b.n	8007314 <HAL_UART_IRQHandler+0x34c>
      return;
 8007312:	bf00      	nop
  }
}
 8007314:	3728      	adds	r7, #40	; 0x28
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}
 800731a:	bf00      	nop
 800731c:	080074c3 	.word	0x080074c3

08007320 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007320:	b480      	push	{r7}
 8007322:	b083      	sub	sp, #12
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007328:	bf00      	nop
 800732a:	370c      	adds	r7, #12
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	460b      	mov	r3, r1
 8007352:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007354:	bf00      	nop
 8007356:	370c      	adds	r7, #12
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr

08007360 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	60f8      	str	r0, [r7, #12]
 8007368:	60b9      	str	r1, [r7, #8]
 800736a:	603b      	str	r3, [r7, #0]
 800736c:	4613      	mov	r3, r2
 800736e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007370:	e02c      	b.n	80073cc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007378:	d028      	beq.n	80073cc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d007      	beq.n	8007390 <UART_WaitOnFlagUntilTimeout+0x30>
 8007380:	f7fc fa54 	bl	800382c <HAL_GetTick>
 8007384:	4602      	mov	r2, r0
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	1ad3      	subs	r3, r2, r3
 800738a:	69ba      	ldr	r2, [r7, #24]
 800738c:	429a      	cmp	r2, r3
 800738e:	d21d      	bcs.n	80073cc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68da      	ldr	r2, [r3, #12]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800739e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	695a      	ldr	r2, [r3, #20]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f022 0201 	bic.w	r2, r2, #1
 80073ae:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2220      	movs	r2, #32
 80073b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2220      	movs	r2, #32
 80073bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80073c8:	2303      	movs	r3, #3
 80073ca:	e00f      	b.n	80073ec <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	4013      	ands	r3, r2
 80073d6:	68ba      	ldr	r2, [r7, #8]
 80073d8:	429a      	cmp	r2, r3
 80073da:	bf0c      	ite	eq
 80073dc:	2301      	moveq	r3, #1
 80073de:	2300      	movne	r3, #0
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	461a      	mov	r2, r3
 80073e4:	79fb      	ldrb	r3, [r7, #7]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d0c3      	beq.n	8007372 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80073ea:	2300      	movs	r3, #0
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3710      	adds	r7, #16
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b085      	sub	sp, #20
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	60f8      	str	r0, [r7, #12]
 80073fc:	60b9      	str	r1, [r7, #8]
 80073fe:	4613      	mov	r3, r2
 8007400:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	68ba      	ldr	r2, [r7, #8]
 8007406:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	88fa      	ldrh	r2, [r7, #6]
 800740c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	88fa      	ldrh	r2, [r7, #6]
 8007412:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2222      	movs	r2, #34	; 0x22
 800741e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	68da      	ldr	r2, [r3, #12]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007438:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	695a      	ldr	r2, [r3, #20]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f042 0201 	orr.w	r2, r2, #1
 8007448:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	68da      	ldr	r2, [r3, #12]
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f042 0220 	orr.w	r2, r2, #32
 8007458:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800745a:	2300      	movs	r3, #0
}
 800745c:	4618      	mov	r0, r3
 800745e:	3714      	adds	r7, #20
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr

08007468 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007468:	b480      	push	{r7}
 800746a:	b083      	sub	sp, #12
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	68da      	ldr	r2, [r3, #12]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800747e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	695a      	ldr	r2, [r3, #20]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f022 0201 	bic.w	r2, r2, #1
 800748e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007494:	2b01      	cmp	r3, #1
 8007496:	d107      	bne.n	80074a8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68da      	ldr	r2, [r3, #12]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f022 0210 	bic.w	r2, r2, #16
 80074a6:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2220      	movs	r2, #32
 80074ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80074b6:	bf00      	nop
 80074b8:	370c      	adds	r7, #12
 80074ba:	46bd      	mov	sp, r7
 80074bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c0:	4770      	bx	lr

080074c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80074c2:	b580      	push	{r7, lr}
 80074c4:	b084      	sub	sp, #16
 80074c6:	af00      	add	r7, sp, #0
 80074c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2200      	movs	r2, #0
 80074d4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2200      	movs	r2, #0
 80074da:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074dc:	68f8      	ldr	r0, [r7, #12]
 80074de:	f7ff ff29 	bl	8007334 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074e2:	bf00      	nop
 80074e4:	3710      	adds	r7, #16
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80074ea:	b480      	push	{r7}
 80074ec:	b085      	sub	sp, #20
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	2b21      	cmp	r3, #33	; 0x21
 80074fc:	d13e      	bne.n	800757c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	689b      	ldr	r3, [r3, #8]
 8007502:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007506:	d114      	bne.n	8007532 <UART_Transmit_IT+0x48>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d110      	bne.n	8007532 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6a1b      	ldr	r3, [r3, #32]
 8007514:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	881b      	ldrh	r3, [r3, #0]
 800751a:	461a      	mov	r2, r3
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007524:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6a1b      	ldr	r3, [r3, #32]
 800752a:	1c9a      	adds	r2, r3, #2
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	621a      	str	r2, [r3, #32]
 8007530:	e008      	b.n	8007544 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a1b      	ldr	r3, [r3, #32]
 8007536:	1c59      	adds	r1, r3, #1
 8007538:	687a      	ldr	r2, [r7, #4]
 800753a:	6211      	str	r1, [r2, #32]
 800753c:	781a      	ldrb	r2, [r3, #0]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007548:	b29b      	uxth	r3, r3
 800754a:	3b01      	subs	r3, #1
 800754c:	b29b      	uxth	r3, r3
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	4619      	mov	r1, r3
 8007552:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007554:	2b00      	cmp	r3, #0
 8007556:	d10f      	bne.n	8007578 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	68da      	ldr	r2, [r3, #12]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007566:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	68da      	ldr	r2, [r3, #12]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007576:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007578:	2300      	movs	r3, #0
 800757a:	e000      	b.n	800757e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800757c:	2302      	movs	r3, #2
  }
}
 800757e:	4618      	mov	r0, r3
 8007580:	3714      	adds	r7, #20
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr

0800758a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800758a:	b580      	push	{r7, lr}
 800758c:	b082      	sub	sp, #8
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	68da      	ldr	r2, [r3, #12]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2220      	movs	r2, #32
 80075a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f7ff feb8 	bl	8007320 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3708      	adds	r7, #8
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}

080075ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80075ba:	b580      	push	{r7, lr}
 80075bc:	b084      	sub	sp, #16
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	2b22      	cmp	r3, #34	; 0x22
 80075cc:	f040 8087 	bne.w	80076de <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	689b      	ldr	r3, [r3, #8]
 80075d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075d8:	d117      	bne.n	800760a <UART_Receive_IT+0x50>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d113      	bne.n	800760a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80075e2:	2300      	movs	r3, #0
 80075e4:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ea:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	685b      	ldr	r3, [r3, #4]
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075f8:	b29a      	uxth	r2, r3
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007602:	1c9a      	adds	r2, r3, #2
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	629a      	str	r2, [r3, #40]	; 0x28
 8007608:	e026      	b.n	8007658 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800760e:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8007610:	2300      	movs	r3, #0
 8007612:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800761c:	d007      	beq.n	800762e <UART_Receive_IT+0x74>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d10a      	bne.n	800763c <UART_Receive_IT+0x82>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	691b      	ldr	r3, [r3, #16]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d106      	bne.n	800763c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	b2da      	uxtb	r2, r3
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	701a      	strb	r2, [r3, #0]
 800763a:	e008      	b.n	800764e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	b2db      	uxtb	r3, r3
 8007644:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007648:	b2da      	uxtb	r2, r3
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007652:	1c5a      	adds	r2, r3, #1
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800765c:	b29b      	uxth	r3, r3
 800765e:	3b01      	subs	r3, #1
 8007660:	b29b      	uxth	r3, r3
 8007662:	687a      	ldr	r2, [r7, #4]
 8007664:	4619      	mov	r1, r3
 8007666:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007668:	2b00      	cmp	r3, #0
 800766a:	d136      	bne.n	80076da <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	68da      	ldr	r2, [r3, #12]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f022 0220 	bic.w	r2, r2, #32
 800767a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	68da      	ldr	r2, [r3, #12]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800768a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	695a      	ldr	r2, [r3, #20]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f022 0201 	bic.w	r2, r2, #1
 800769a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2220      	movs	r2, #32
 80076a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d10e      	bne.n	80076ca <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	68da      	ldr	r2, [r3, #12]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f022 0210 	bic.w	r2, r2, #16
 80076ba:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80076c0:	4619      	mov	r1, r3
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f7ff fe40 	bl	8007348 <HAL_UARTEx_RxEventCallback>
 80076c8:	e002      	b.n	80076d0 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f7fb fd96 	bl	80031fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 80076d6:	2300      	movs	r3, #0
 80076d8:	e002      	b.n	80076e0 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 80076da:	2300      	movs	r3, #0
 80076dc:	e000      	b.n	80076e0 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 80076de:	2302      	movs	r3, #2
  }
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3710      	adds	r7, #16
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076ec:	b09f      	sub	sp, #124	; 0x7c
 80076ee:	af00      	add	r7, sp, #0
 80076f0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	691b      	ldr	r3, [r3, #16]
 80076f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80076fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076fe:	68d9      	ldr	r1, [r3, #12]
 8007700:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	ea40 0301 	orr.w	r3, r0, r1
 8007708:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800770a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800770c:	689a      	ldr	r2, [r3, #8]
 800770e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007710:	691b      	ldr	r3, [r3, #16]
 8007712:	431a      	orrs	r2, r3
 8007714:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007716:	695b      	ldr	r3, [r3, #20]
 8007718:	431a      	orrs	r2, r3
 800771a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800771c:	69db      	ldr	r3, [r3, #28]
 800771e:	4313      	orrs	r3, r2
 8007720:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8007722:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800772c:	f021 010c 	bic.w	r1, r1, #12
 8007730:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007732:	681a      	ldr	r2, [r3, #0]
 8007734:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007736:	430b      	orrs	r3, r1
 8007738:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800773a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	695b      	ldr	r3, [r3, #20]
 8007740:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007744:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007746:	6999      	ldr	r1, [r3, #24]
 8007748:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	ea40 0301 	orr.w	r3, r0, r1
 8007750:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007752:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	4bc5      	ldr	r3, [pc, #788]	; (8007a6c <UART_SetConfig+0x384>)
 8007758:	429a      	cmp	r2, r3
 800775a:	d004      	beq.n	8007766 <UART_SetConfig+0x7e>
 800775c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	4bc3      	ldr	r3, [pc, #780]	; (8007a70 <UART_SetConfig+0x388>)
 8007762:	429a      	cmp	r2, r3
 8007764:	d103      	bne.n	800776e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007766:	f7fe fa87 	bl	8005c78 <HAL_RCC_GetPCLK2Freq>
 800776a:	6778      	str	r0, [r7, #116]	; 0x74
 800776c:	e002      	b.n	8007774 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800776e:	f7fe fa6f 	bl	8005c50 <HAL_RCC_GetPCLK1Freq>
 8007772:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007774:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007776:	69db      	ldr	r3, [r3, #28]
 8007778:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800777c:	f040 80b6 	bne.w	80078ec <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007780:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007782:	461c      	mov	r4, r3
 8007784:	f04f 0500 	mov.w	r5, #0
 8007788:	4622      	mov	r2, r4
 800778a:	462b      	mov	r3, r5
 800778c:	1891      	adds	r1, r2, r2
 800778e:	6439      	str	r1, [r7, #64]	; 0x40
 8007790:	415b      	adcs	r3, r3
 8007792:	647b      	str	r3, [r7, #68]	; 0x44
 8007794:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007798:	1912      	adds	r2, r2, r4
 800779a:	eb45 0303 	adc.w	r3, r5, r3
 800779e:	f04f 0000 	mov.w	r0, #0
 80077a2:	f04f 0100 	mov.w	r1, #0
 80077a6:	00d9      	lsls	r1, r3, #3
 80077a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80077ac:	00d0      	lsls	r0, r2, #3
 80077ae:	4602      	mov	r2, r0
 80077b0:	460b      	mov	r3, r1
 80077b2:	1911      	adds	r1, r2, r4
 80077b4:	6639      	str	r1, [r7, #96]	; 0x60
 80077b6:	416b      	adcs	r3, r5
 80077b8:	667b      	str	r3, [r7, #100]	; 0x64
 80077ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	461a      	mov	r2, r3
 80077c0:	f04f 0300 	mov.w	r3, #0
 80077c4:	1891      	adds	r1, r2, r2
 80077c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80077c8:	415b      	adcs	r3, r3
 80077ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80077cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80077d0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80077d4:	f7f9 fa70 	bl	8000cb8 <__aeabi_uldivmod>
 80077d8:	4602      	mov	r2, r0
 80077da:	460b      	mov	r3, r1
 80077dc:	4ba5      	ldr	r3, [pc, #660]	; (8007a74 <UART_SetConfig+0x38c>)
 80077de:	fba3 2302 	umull	r2, r3, r3, r2
 80077e2:	095b      	lsrs	r3, r3, #5
 80077e4:	011e      	lsls	r6, r3, #4
 80077e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80077e8:	461c      	mov	r4, r3
 80077ea:	f04f 0500 	mov.w	r5, #0
 80077ee:	4622      	mov	r2, r4
 80077f0:	462b      	mov	r3, r5
 80077f2:	1891      	adds	r1, r2, r2
 80077f4:	6339      	str	r1, [r7, #48]	; 0x30
 80077f6:	415b      	adcs	r3, r3
 80077f8:	637b      	str	r3, [r7, #52]	; 0x34
 80077fa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80077fe:	1912      	adds	r2, r2, r4
 8007800:	eb45 0303 	adc.w	r3, r5, r3
 8007804:	f04f 0000 	mov.w	r0, #0
 8007808:	f04f 0100 	mov.w	r1, #0
 800780c:	00d9      	lsls	r1, r3, #3
 800780e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007812:	00d0      	lsls	r0, r2, #3
 8007814:	4602      	mov	r2, r0
 8007816:	460b      	mov	r3, r1
 8007818:	1911      	adds	r1, r2, r4
 800781a:	65b9      	str	r1, [r7, #88]	; 0x58
 800781c:	416b      	adcs	r3, r5
 800781e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007820:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	461a      	mov	r2, r3
 8007826:	f04f 0300 	mov.w	r3, #0
 800782a:	1891      	adds	r1, r2, r2
 800782c:	62b9      	str	r1, [r7, #40]	; 0x28
 800782e:	415b      	adcs	r3, r3
 8007830:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007832:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007836:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800783a:	f7f9 fa3d 	bl	8000cb8 <__aeabi_uldivmod>
 800783e:	4602      	mov	r2, r0
 8007840:	460b      	mov	r3, r1
 8007842:	4b8c      	ldr	r3, [pc, #560]	; (8007a74 <UART_SetConfig+0x38c>)
 8007844:	fba3 1302 	umull	r1, r3, r3, r2
 8007848:	095b      	lsrs	r3, r3, #5
 800784a:	2164      	movs	r1, #100	; 0x64
 800784c:	fb01 f303 	mul.w	r3, r1, r3
 8007850:	1ad3      	subs	r3, r2, r3
 8007852:	00db      	lsls	r3, r3, #3
 8007854:	3332      	adds	r3, #50	; 0x32
 8007856:	4a87      	ldr	r2, [pc, #540]	; (8007a74 <UART_SetConfig+0x38c>)
 8007858:	fba2 2303 	umull	r2, r3, r2, r3
 800785c:	095b      	lsrs	r3, r3, #5
 800785e:	005b      	lsls	r3, r3, #1
 8007860:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007864:	441e      	add	r6, r3
 8007866:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007868:	4618      	mov	r0, r3
 800786a:	f04f 0100 	mov.w	r1, #0
 800786e:	4602      	mov	r2, r0
 8007870:	460b      	mov	r3, r1
 8007872:	1894      	adds	r4, r2, r2
 8007874:	623c      	str	r4, [r7, #32]
 8007876:	415b      	adcs	r3, r3
 8007878:	627b      	str	r3, [r7, #36]	; 0x24
 800787a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800787e:	1812      	adds	r2, r2, r0
 8007880:	eb41 0303 	adc.w	r3, r1, r3
 8007884:	f04f 0400 	mov.w	r4, #0
 8007888:	f04f 0500 	mov.w	r5, #0
 800788c:	00dd      	lsls	r5, r3, #3
 800788e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007892:	00d4      	lsls	r4, r2, #3
 8007894:	4622      	mov	r2, r4
 8007896:	462b      	mov	r3, r5
 8007898:	1814      	adds	r4, r2, r0
 800789a:	653c      	str	r4, [r7, #80]	; 0x50
 800789c:	414b      	adcs	r3, r1
 800789e:	657b      	str	r3, [r7, #84]	; 0x54
 80078a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	461a      	mov	r2, r3
 80078a6:	f04f 0300 	mov.w	r3, #0
 80078aa:	1891      	adds	r1, r2, r2
 80078ac:	61b9      	str	r1, [r7, #24]
 80078ae:	415b      	adcs	r3, r3
 80078b0:	61fb      	str	r3, [r7, #28]
 80078b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80078b6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80078ba:	f7f9 f9fd 	bl	8000cb8 <__aeabi_uldivmod>
 80078be:	4602      	mov	r2, r0
 80078c0:	460b      	mov	r3, r1
 80078c2:	4b6c      	ldr	r3, [pc, #432]	; (8007a74 <UART_SetConfig+0x38c>)
 80078c4:	fba3 1302 	umull	r1, r3, r3, r2
 80078c8:	095b      	lsrs	r3, r3, #5
 80078ca:	2164      	movs	r1, #100	; 0x64
 80078cc:	fb01 f303 	mul.w	r3, r1, r3
 80078d0:	1ad3      	subs	r3, r2, r3
 80078d2:	00db      	lsls	r3, r3, #3
 80078d4:	3332      	adds	r3, #50	; 0x32
 80078d6:	4a67      	ldr	r2, [pc, #412]	; (8007a74 <UART_SetConfig+0x38c>)
 80078d8:	fba2 2303 	umull	r2, r3, r2, r3
 80078dc:	095b      	lsrs	r3, r3, #5
 80078de:	f003 0207 	and.w	r2, r3, #7
 80078e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4432      	add	r2, r6
 80078e8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80078ea:	e0b9      	b.n	8007a60 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80078ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80078ee:	461c      	mov	r4, r3
 80078f0:	f04f 0500 	mov.w	r5, #0
 80078f4:	4622      	mov	r2, r4
 80078f6:	462b      	mov	r3, r5
 80078f8:	1891      	adds	r1, r2, r2
 80078fa:	6139      	str	r1, [r7, #16]
 80078fc:	415b      	adcs	r3, r3
 80078fe:	617b      	str	r3, [r7, #20]
 8007900:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007904:	1912      	adds	r2, r2, r4
 8007906:	eb45 0303 	adc.w	r3, r5, r3
 800790a:	f04f 0000 	mov.w	r0, #0
 800790e:	f04f 0100 	mov.w	r1, #0
 8007912:	00d9      	lsls	r1, r3, #3
 8007914:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007918:	00d0      	lsls	r0, r2, #3
 800791a:	4602      	mov	r2, r0
 800791c:	460b      	mov	r3, r1
 800791e:	eb12 0804 	adds.w	r8, r2, r4
 8007922:	eb43 0905 	adc.w	r9, r3, r5
 8007926:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	4618      	mov	r0, r3
 800792c:	f04f 0100 	mov.w	r1, #0
 8007930:	f04f 0200 	mov.w	r2, #0
 8007934:	f04f 0300 	mov.w	r3, #0
 8007938:	008b      	lsls	r3, r1, #2
 800793a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800793e:	0082      	lsls	r2, r0, #2
 8007940:	4640      	mov	r0, r8
 8007942:	4649      	mov	r1, r9
 8007944:	f7f9 f9b8 	bl	8000cb8 <__aeabi_uldivmod>
 8007948:	4602      	mov	r2, r0
 800794a:	460b      	mov	r3, r1
 800794c:	4b49      	ldr	r3, [pc, #292]	; (8007a74 <UART_SetConfig+0x38c>)
 800794e:	fba3 2302 	umull	r2, r3, r3, r2
 8007952:	095b      	lsrs	r3, r3, #5
 8007954:	011e      	lsls	r6, r3, #4
 8007956:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007958:	4618      	mov	r0, r3
 800795a:	f04f 0100 	mov.w	r1, #0
 800795e:	4602      	mov	r2, r0
 8007960:	460b      	mov	r3, r1
 8007962:	1894      	adds	r4, r2, r2
 8007964:	60bc      	str	r4, [r7, #8]
 8007966:	415b      	adcs	r3, r3
 8007968:	60fb      	str	r3, [r7, #12]
 800796a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800796e:	1812      	adds	r2, r2, r0
 8007970:	eb41 0303 	adc.w	r3, r1, r3
 8007974:	f04f 0400 	mov.w	r4, #0
 8007978:	f04f 0500 	mov.w	r5, #0
 800797c:	00dd      	lsls	r5, r3, #3
 800797e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007982:	00d4      	lsls	r4, r2, #3
 8007984:	4622      	mov	r2, r4
 8007986:	462b      	mov	r3, r5
 8007988:	1814      	adds	r4, r2, r0
 800798a:	64bc      	str	r4, [r7, #72]	; 0x48
 800798c:	414b      	adcs	r3, r1
 800798e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007990:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	4618      	mov	r0, r3
 8007996:	f04f 0100 	mov.w	r1, #0
 800799a:	f04f 0200 	mov.w	r2, #0
 800799e:	f04f 0300 	mov.w	r3, #0
 80079a2:	008b      	lsls	r3, r1, #2
 80079a4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80079a8:	0082      	lsls	r2, r0, #2
 80079aa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80079ae:	f7f9 f983 	bl	8000cb8 <__aeabi_uldivmod>
 80079b2:	4602      	mov	r2, r0
 80079b4:	460b      	mov	r3, r1
 80079b6:	4b2f      	ldr	r3, [pc, #188]	; (8007a74 <UART_SetConfig+0x38c>)
 80079b8:	fba3 1302 	umull	r1, r3, r3, r2
 80079bc:	095b      	lsrs	r3, r3, #5
 80079be:	2164      	movs	r1, #100	; 0x64
 80079c0:	fb01 f303 	mul.w	r3, r1, r3
 80079c4:	1ad3      	subs	r3, r2, r3
 80079c6:	011b      	lsls	r3, r3, #4
 80079c8:	3332      	adds	r3, #50	; 0x32
 80079ca:	4a2a      	ldr	r2, [pc, #168]	; (8007a74 <UART_SetConfig+0x38c>)
 80079cc:	fba2 2303 	umull	r2, r3, r2, r3
 80079d0:	095b      	lsrs	r3, r3, #5
 80079d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80079d6:	441e      	add	r6, r3
 80079d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079da:	4618      	mov	r0, r3
 80079dc:	f04f 0100 	mov.w	r1, #0
 80079e0:	4602      	mov	r2, r0
 80079e2:	460b      	mov	r3, r1
 80079e4:	1894      	adds	r4, r2, r2
 80079e6:	603c      	str	r4, [r7, #0]
 80079e8:	415b      	adcs	r3, r3
 80079ea:	607b      	str	r3, [r7, #4]
 80079ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079f0:	1812      	adds	r2, r2, r0
 80079f2:	eb41 0303 	adc.w	r3, r1, r3
 80079f6:	f04f 0400 	mov.w	r4, #0
 80079fa:	f04f 0500 	mov.w	r5, #0
 80079fe:	00dd      	lsls	r5, r3, #3
 8007a00:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007a04:	00d4      	lsls	r4, r2, #3
 8007a06:	4622      	mov	r2, r4
 8007a08:	462b      	mov	r3, r5
 8007a0a:	eb12 0a00 	adds.w	sl, r2, r0
 8007a0e:	eb43 0b01 	adc.w	fp, r3, r1
 8007a12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	4618      	mov	r0, r3
 8007a18:	f04f 0100 	mov.w	r1, #0
 8007a1c:	f04f 0200 	mov.w	r2, #0
 8007a20:	f04f 0300 	mov.w	r3, #0
 8007a24:	008b      	lsls	r3, r1, #2
 8007a26:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007a2a:	0082      	lsls	r2, r0, #2
 8007a2c:	4650      	mov	r0, sl
 8007a2e:	4659      	mov	r1, fp
 8007a30:	f7f9 f942 	bl	8000cb8 <__aeabi_uldivmod>
 8007a34:	4602      	mov	r2, r0
 8007a36:	460b      	mov	r3, r1
 8007a38:	4b0e      	ldr	r3, [pc, #56]	; (8007a74 <UART_SetConfig+0x38c>)
 8007a3a:	fba3 1302 	umull	r1, r3, r3, r2
 8007a3e:	095b      	lsrs	r3, r3, #5
 8007a40:	2164      	movs	r1, #100	; 0x64
 8007a42:	fb01 f303 	mul.w	r3, r1, r3
 8007a46:	1ad3      	subs	r3, r2, r3
 8007a48:	011b      	lsls	r3, r3, #4
 8007a4a:	3332      	adds	r3, #50	; 0x32
 8007a4c:	4a09      	ldr	r2, [pc, #36]	; (8007a74 <UART_SetConfig+0x38c>)
 8007a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8007a52:	095b      	lsrs	r3, r3, #5
 8007a54:	f003 020f 	and.w	r2, r3, #15
 8007a58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4432      	add	r2, r6
 8007a5e:	609a      	str	r2, [r3, #8]
}
 8007a60:	bf00      	nop
 8007a62:	377c      	adds	r7, #124	; 0x7c
 8007a64:	46bd      	mov	sp, r7
 8007a66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a6a:	bf00      	nop
 8007a6c:	40011000 	.word	0x40011000
 8007a70:	40011400 	.word	0x40011400
 8007a74:	51eb851f 	.word	0x51eb851f

08007a78 <sin>:
 8007a78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a7a:	ec53 2b10 	vmov	r2, r3, d0
 8007a7e:	4826      	ldr	r0, [pc, #152]	; (8007b18 <sin+0xa0>)
 8007a80:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007a84:	4281      	cmp	r1, r0
 8007a86:	dc07      	bgt.n	8007a98 <sin+0x20>
 8007a88:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007b10 <sin+0x98>
 8007a8c:	2000      	movs	r0, #0
 8007a8e:	f000 fe5b 	bl	8008748 <__kernel_sin>
 8007a92:	ec51 0b10 	vmov	r0, r1, d0
 8007a96:	e007      	b.n	8007aa8 <sin+0x30>
 8007a98:	4820      	ldr	r0, [pc, #128]	; (8007b1c <sin+0xa4>)
 8007a9a:	4281      	cmp	r1, r0
 8007a9c:	dd09      	ble.n	8007ab2 <sin+0x3a>
 8007a9e:	ee10 0a10 	vmov	r0, s0
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	f7f8 fd22 	bl	80004ec <__aeabi_dsub>
 8007aa8:	ec41 0b10 	vmov	d0, r0, r1
 8007aac:	b005      	add	sp, #20
 8007aae:	f85d fb04 	ldr.w	pc, [sp], #4
 8007ab2:	4668      	mov	r0, sp
 8007ab4:	f000 f834 	bl	8007b20 <__ieee754_rem_pio2>
 8007ab8:	f000 0003 	and.w	r0, r0, #3
 8007abc:	2801      	cmp	r0, #1
 8007abe:	d008      	beq.n	8007ad2 <sin+0x5a>
 8007ac0:	2802      	cmp	r0, #2
 8007ac2:	d00d      	beq.n	8007ae0 <sin+0x68>
 8007ac4:	b9d0      	cbnz	r0, 8007afc <sin+0x84>
 8007ac6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007aca:	ed9d 0b00 	vldr	d0, [sp]
 8007ace:	2001      	movs	r0, #1
 8007ad0:	e7dd      	b.n	8007a8e <sin+0x16>
 8007ad2:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ad6:	ed9d 0b00 	vldr	d0, [sp]
 8007ada:	f000 fa2d 	bl	8007f38 <__kernel_cos>
 8007ade:	e7d8      	b.n	8007a92 <sin+0x1a>
 8007ae0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007ae4:	ed9d 0b00 	vldr	d0, [sp]
 8007ae8:	2001      	movs	r0, #1
 8007aea:	f000 fe2d 	bl	8008748 <__kernel_sin>
 8007aee:	ec53 2b10 	vmov	r2, r3, d0
 8007af2:	ee10 0a10 	vmov	r0, s0
 8007af6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007afa:	e7d5      	b.n	8007aa8 <sin+0x30>
 8007afc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007b00:	ed9d 0b00 	vldr	d0, [sp]
 8007b04:	f000 fa18 	bl	8007f38 <__kernel_cos>
 8007b08:	e7f1      	b.n	8007aee <sin+0x76>
 8007b0a:	bf00      	nop
 8007b0c:	f3af 8000 	nop.w
	...
 8007b18:	3fe921fb 	.word	0x3fe921fb
 8007b1c:	7fefffff 	.word	0x7fefffff

08007b20 <__ieee754_rem_pio2>:
 8007b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b24:	ed2d 8b02 	vpush	{d8}
 8007b28:	ec55 4b10 	vmov	r4, r5, d0
 8007b2c:	4bca      	ldr	r3, [pc, #808]	; (8007e58 <__ieee754_rem_pio2+0x338>)
 8007b2e:	b08b      	sub	sp, #44	; 0x2c
 8007b30:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8007b34:	4598      	cmp	r8, r3
 8007b36:	4682      	mov	sl, r0
 8007b38:	9502      	str	r5, [sp, #8]
 8007b3a:	dc08      	bgt.n	8007b4e <__ieee754_rem_pio2+0x2e>
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	2300      	movs	r3, #0
 8007b40:	ed80 0b00 	vstr	d0, [r0]
 8007b44:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007b48:	f04f 0b00 	mov.w	fp, #0
 8007b4c:	e028      	b.n	8007ba0 <__ieee754_rem_pio2+0x80>
 8007b4e:	4bc3      	ldr	r3, [pc, #780]	; (8007e5c <__ieee754_rem_pio2+0x33c>)
 8007b50:	4598      	cmp	r8, r3
 8007b52:	dc78      	bgt.n	8007c46 <__ieee754_rem_pio2+0x126>
 8007b54:	9b02      	ldr	r3, [sp, #8]
 8007b56:	4ec2      	ldr	r6, [pc, #776]	; (8007e60 <__ieee754_rem_pio2+0x340>)
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	ee10 0a10 	vmov	r0, s0
 8007b5e:	a3b0      	add	r3, pc, #704	; (adr r3, 8007e20 <__ieee754_rem_pio2+0x300>)
 8007b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b64:	4629      	mov	r1, r5
 8007b66:	dd39      	ble.n	8007bdc <__ieee754_rem_pio2+0xbc>
 8007b68:	f7f8 fcc0 	bl	80004ec <__aeabi_dsub>
 8007b6c:	45b0      	cmp	r8, r6
 8007b6e:	4604      	mov	r4, r0
 8007b70:	460d      	mov	r5, r1
 8007b72:	d01b      	beq.n	8007bac <__ieee754_rem_pio2+0x8c>
 8007b74:	a3ac      	add	r3, pc, #688	; (adr r3, 8007e28 <__ieee754_rem_pio2+0x308>)
 8007b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b7a:	f7f8 fcb7 	bl	80004ec <__aeabi_dsub>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	460b      	mov	r3, r1
 8007b82:	e9ca 2300 	strd	r2, r3, [sl]
 8007b86:	4620      	mov	r0, r4
 8007b88:	4629      	mov	r1, r5
 8007b8a:	f7f8 fcaf 	bl	80004ec <__aeabi_dsub>
 8007b8e:	a3a6      	add	r3, pc, #664	; (adr r3, 8007e28 <__ieee754_rem_pio2+0x308>)
 8007b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b94:	f7f8 fcaa 	bl	80004ec <__aeabi_dsub>
 8007b98:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007b9c:	f04f 0b01 	mov.w	fp, #1
 8007ba0:	4658      	mov	r0, fp
 8007ba2:	b00b      	add	sp, #44	; 0x2c
 8007ba4:	ecbd 8b02 	vpop	{d8}
 8007ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bac:	a3a0      	add	r3, pc, #640	; (adr r3, 8007e30 <__ieee754_rem_pio2+0x310>)
 8007bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb2:	f7f8 fc9b 	bl	80004ec <__aeabi_dsub>
 8007bb6:	a3a0      	add	r3, pc, #640	; (adr r3, 8007e38 <__ieee754_rem_pio2+0x318>)
 8007bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bbc:	4604      	mov	r4, r0
 8007bbe:	460d      	mov	r5, r1
 8007bc0:	f7f8 fc94 	bl	80004ec <__aeabi_dsub>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	460b      	mov	r3, r1
 8007bc8:	e9ca 2300 	strd	r2, r3, [sl]
 8007bcc:	4620      	mov	r0, r4
 8007bce:	4629      	mov	r1, r5
 8007bd0:	f7f8 fc8c 	bl	80004ec <__aeabi_dsub>
 8007bd4:	a398      	add	r3, pc, #608	; (adr r3, 8007e38 <__ieee754_rem_pio2+0x318>)
 8007bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bda:	e7db      	b.n	8007b94 <__ieee754_rem_pio2+0x74>
 8007bdc:	f7f8 fc88 	bl	80004f0 <__adddf3>
 8007be0:	45b0      	cmp	r8, r6
 8007be2:	4604      	mov	r4, r0
 8007be4:	460d      	mov	r5, r1
 8007be6:	d016      	beq.n	8007c16 <__ieee754_rem_pio2+0xf6>
 8007be8:	a38f      	add	r3, pc, #572	; (adr r3, 8007e28 <__ieee754_rem_pio2+0x308>)
 8007bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bee:	f7f8 fc7f 	bl	80004f0 <__adddf3>
 8007bf2:	4602      	mov	r2, r0
 8007bf4:	460b      	mov	r3, r1
 8007bf6:	e9ca 2300 	strd	r2, r3, [sl]
 8007bfa:	4620      	mov	r0, r4
 8007bfc:	4629      	mov	r1, r5
 8007bfe:	f7f8 fc75 	bl	80004ec <__aeabi_dsub>
 8007c02:	a389      	add	r3, pc, #548	; (adr r3, 8007e28 <__ieee754_rem_pio2+0x308>)
 8007c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c08:	f7f8 fc72 	bl	80004f0 <__adddf3>
 8007c0c:	f04f 3bff 	mov.w	fp, #4294967295
 8007c10:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007c14:	e7c4      	b.n	8007ba0 <__ieee754_rem_pio2+0x80>
 8007c16:	a386      	add	r3, pc, #536	; (adr r3, 8007e30 <__ieee754_rem_pio2+0x310>)
 8007c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c1c:	f7f8 fc68 	bl	80004f0 <__adddf3>
 8007c20:	a385      	add	r3, pc, #532	; (adr r3, 8007e38 <__ieee754_rem_pio2+0x318>)
 8007c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c26:	4604      	mov	r4, r0
 8007c28:	460d      	mov	r5, r1
 8007c2a:	f7f8 fc61 	bl	80004f0 <__adddf3>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	460b      	mov	r3, r1
 8007c32:	e9ca 2300 	strd	r2, r3, [sl]
 8007c36:	4620      	mov	r0, r4
 8007c38:	4629      	mov	r1, r5
 8007c3a:	f7f8 fc57 	bl	80004ec <__aeabi_dsub>
 8007c3e:	a37e      	add	r3, pc, #504	; (adr r3, 8007e38 <__ieee754_rem_pio2+0x318>)
 8007c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c44:	e7e0      	b.n	8007c08 <__ieee754_rem_pio2+0xe8>
 8007c46:	4b87      	ldr	r3, [pc, #540]	; (8007e64 <__ieee754_rem_pio2+0x344>)
 8007c48:	4598      	cmp	r8, r3
 8007c4a:	f300 80d9 	bgt.w	8007e00 <__ieee754_rem_pio2+0x2e0>
 8007c4e:	f000 fe39 	bl	80088c4 <fabs>
 8007c52:	ec55 4b10 	vmov	r4, r5, d0
 8007c56:	ee10 0a10 	vmov	r0, s0
 8007c5a:	a379      	add	r3, pc, #484	; (adr r3, 8007e40 <__ieee754_rem_pio2+0x320>)
 8007c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c60:	4629      	mov	r1, r5
 8007c62:	f7f8 fb15 	bl	8000290 <__aeabi_dmul>
 8007c66:	4b80      	ldr	r3, [pc, #512]	; (8007e68 <__ieee754_rem_pio2+0x348>)
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f7f8 fc41 	bl	80004f0 <__adddf3>
 8007c6e:	f7f8 fe7d 	bl	800096c <__aeabi_d2iz>
 8007c72:	4683      	mov	fp, r0
 8007c74:	f7f8 fd88 	bl	8000788 <__aeabi_i2d>
 8007c78:	4602      	mov	r2, r0
 8007c7a:	460b      	mov	r3, r1
 8007c7c:	ec43 2b18 	vmov	d8, r2, r3
 8007c80:	a367      	add	r3, pc, #412	; (adr r3, 8007e20 <__ieee754_rem_pio2+0x300>)
 8007c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c86:	f7f8 fb03 	bl	8000290 <__aeabi_dmul>
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	460b      	mov	r3, r1
 8007c8e:	4620      	mov	r0, r4
 8007c90:	4629      	mov	r1, r5
 8007c92:	f7f8 fc2b 	bl	80004ec <__aeabi_dsub>
 8007c96:	a364      	add	r3, pc, #400	; (adr r3, 8007e28 <__ieee754_rem_pio2+0x308>)
 8007c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c9c:	4606      	mov	r6, r0
 8007c9e:	460f      	mov	r7, r1
 8007ca0:	ec51 0b18 	vmov	r0, r1, d8
 8007ca4:	f7f8 faf4 	bl	8000290 <__aeabi_dmul>
 8007ca8:	f1bb 0f1f 	cmp.w	fp, #31
 8007cac:	4604      	mov	r4, r0
 8007cae:	460d      	mov	r5, r1
 8007cb0:	dc0d      	bgt.n	8007cce <__ieee754_rem_pio2+0x1ae>
 8007cb2:	4b6e      	ldr	r3, [pc, #440]	; (8007e6c <__ieee754_rem_pio2+0x34c>)
 8007cb4:	f10b 32ff 	add.w	r2, fp, #4294967295
 8007cb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cbc:	4543      	cmp	r3, r8
 8007cbe:	d006      	beq.n	8007cce <__ieee754_rem_pio2+0x1ae>
 8007cc0:	4622      	mov	r2, r4
 8007cc2:	462b      	mov	r3, r5
 8007cc4:	4630      	mov	r0, r6
 8007cc6:	4639      	mov	r1, r7
 8007cc8:	f7f8 fc10 	bl	80004ec <__aeabi_dsub>
 8007ccc:	e00f      	b.n	8007cee <__ieee754_rem_pio2+0x1ce>
 8007cce:	462b      	mov	r3, r5
 8007cd0:	4622      	mov	r2, r4
 8007cd2:	4630      	mov	r0, r6
 8007cd4:	4639      	mov	r1, r7
 8007cd6:	f7f8 fc09 	bl	80004ec <__aeabi_dsub>
 8007cda:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007cde:	9303      	str	r3, [sp, #12]
 8007ce0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007ce4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8007ce8:	f1b8 0f10 	cmp.w	r8, #16
 8007cec:	dc02      	bgt.n	8007cf4 <__ieee754_rem_pio2+0x1d4>
 8007cee:	e9ca 0100 	strd	r0, r1, [sl]
 8007cf2:	e039      	b.n	8007d68 <__ieee754_rem_pio2+0x248>
 8007cf4:	a34e      	add	r3, pc, #312	; (adr r3, 8007e30 <__ieee754_rem_pio2+0x310>)
 8007cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cfa:	ec51 0b18 	vmov	r0, r1, d8
 8007cfe:	f7f8 fac7 	bl	8000290 <__aeabi_dmul>
 8007d02:	4604      	mov	r4, r0
 8007d04:	460d      	mov	r5, r1
 8007d06:	4602      	mov	r2, r0
 8007d08:	460b      	mov	r3, r1
 8007d0a:	4630      	mov	r0, r6
 8007d0c:	4639      	mov	r1, r7
 8007d0e:	f7f8 fbed 	bl	80004ec <__aeabi_dsub>
 8007d12:	4602      	mov	r2, r0
 8007d14:	460b      	mov	r3, r1
 8007d16:	4680      	mov	r8, r0
 8007d18:	4689      	mov	r9, r1
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	4639      	mov	r1, r7
 8007d1e:	f7f8 fbe5 	bl	80004ec <__aeabi_dsub>
 8007d22:	4622      	mov	r2, r4
 8007d24:	462b      	mov	r3, r5
 8007d26:	f7f8 fbe1 	bl	80004ec <__aeabi_dsub>
 8007d2a:	a343      	add	r3, pc, #268	; (adr r3, 8007e38 <__ieee754_rem_pio2+0x318>)
 8007d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d30:	4604      	mov	r4, r0
 8007d32:	460d      	mov	r5, r1
 8007d34:	ec51 0b18 	vmov	r0, r1, d8
 8007d38:	f7f8 faaa 	bl	8000290 <__aeabi_dmul>
 8007d3c:	4622      	mov	r2, r4
 8007d3e:	462b      	mov	r3, r5
 8007d40:	f7f8 fbd4 	bl	80004ec <__aeabi_dsub>
 8007d44:	4602      	mov	r2, r0
 8007d46:	460b      	mov	r3, r1
 8007d48:	4604      	mov	r4, r0
 8007d4a:	460d      	mov	r5, r1
 8007d4c:	4640      	mov	r0, r8
 8007d4e:	4649      	mov	r1, r9
 8007d50:	f7f8 fbcc 	bl	80004ec <__aeabi_dsub>
 8007d54:	9a03      	ldr	r2, [sp, #12]
 8007d56:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007d5a:	1ad3      	subs	r3, r2, r3
 8007d5c:	2b31      	cmp	r3, #49	; 0x31
 8007d5e:	dc24      	bgt.n	8007daa <__ieee754_rem_pio2+0x28a>
 8007d60:	e9ca 0100 	strd	r0, r1, [sl]
 8007d64:	4646      	mov	r6, r8
 8007d66:	464f      	mov	r7, r9
 8007d68:	e9da 8900 	ldrd	r8, r9, [sl]
 8007d6c:	4630      	mov	r0, r6
 8007d6e:	4642      	mov	r2, r8
 8007d70:	464b      	mov	r3, r9
 8007d72:	4639      	mov	r1, r7
 8007d74:	f7f8 fbba 	bl	80004ec <__aeabi_dsub>
 8007d78:	462b      	mov	r3, r5
 8007d7a:	4622      	mov	r2, r4
 8007d7c:	f7f8 fbb6 	bl	80004ec <__aeabi_dsub>
 8007d80:	9b02      	ldr	r3, [sp, #8]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007d88:	f6bf af0a 	bge.w	8007ba0 <__ieee754_rem_pio2+0x80>
 8007d8c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007d90:	f8ca 3004 	str.w	r3, [sl, #4]
 8007d94:	f8ca 8000 	str.w	r8, [sl]
 8007d98:	f8ca 0008 	str.w	r0, [sl, #8]
 8007d9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007da0:	f8ca 300c 	str.w	r3, [sl, #12]
 8007da4:	f1cb 0b00 	rsb	fp, fp, #0
 8007da8:	e6fa      	b.n	8007ba0 <__ieee754_rem_pio2+0x80>
 8007daa:	a327      	add	r3, pc, #156	; (adr r3, 8007e48 <__ieee754_rem_pio2+0x328>)
 8007dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007db0:	ec51 0b18 	vmov	r0, r1, d8
 8007db4:	f7f8 fa6c 	bl	8000290 <__aeabi_dmul>
 8007db8:	4604      	mov	r4, r0
 8007dba:	460d      	mov	r5, r1
 8007dbc:	4602      	mov	r2, r0
 8007dbe:	460b      	mov	r3, r1
 8007dc0:	4640      	mov	r0, r8
 8007dc2:	4649      	mov	r1, r9
 8007dc4:	f7f8 fb92 	bl	80004ec <__aeabi_dsub>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	460b      	mov	r3, r1
 8007dcc:	4606      	mov	r6, r0
 8007dce:	460f      	mov	r7, r1
 8007dd0:	4640      	mov	r0, r8
 8007dd2:	4649      	mov	r1, r9
 8007dd4:	f7f8 fb8a 	bl	80004ec <__aeabi_dsub>
 8007dd8:	4622      	mov	r2, r4
 8007dda:	462b      	mov	r3, r5
 8007ddc:	f7f8 fb86 	bl	80004ec <__aeabi_dsub>
 8007de0:	a31b      	add	r3, pc, #108	; (adr r3, 8007e50 <__ieee754_rem_pio2+0x330>)
 8007de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de6:	4604      	mov	r4, r0
 8007de8:	460d      	mov	r5, r1
 8007dea:	ec51 0b18 	vmov	r0, r1, d8
 8007dee:	f7f8 fa4f 	bl	8000290 <__aeabi_dmul>
 8007df2:	4622      	mov	r2, r4
 8007df4:	462b      	mov	r3, r5
 8007df6:	f7f8 fb79 	bl	80004ec <__aeabi_dsub>
 8007dfa:	4604      	mov	r4, r0
 8007dfc:	460d      	mov	r5, r1
 8007dfe:	e75f      	b.n	8007cc0 <__ieee754_rem_pio2+0x1a0>
 8007e00:	4b1b      	ldr	r3, [pc, #108]	; (8007e70 <__ieee754_rem_pio2+0x350>)
 8007e02:	4598      	cmp	r8, r3
 8007e04:	dd36      	ble.n	8007e74 <__ieee754_rem_pio2+0x354>
 8007e06:	ee10 2a10 	vmov	r2, s0
 8007e0a:	462b      	mov	r3, r5
 8007e0c:	4620      	mov	r0, r4
 8007e0e:	4629      	mov	r1, r5
 8007e10:	f7f8 fb6c 	bl	80004ec <__aeabi_dsub>
 8007e14:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007e18:	e9ca 0100 	strd	r0, r1, [sl]
 8007e1c:	e694      	b.n	8007b48 <__ieee754_rem_pio2+0x28>
 8007e1e:	bf00      	nop
 8007e20:	54400000 	.word	0x54400000
 8007e24:	3ff921fb 	.word	0x3ff921fb
 8007e28:	1a626331 	.word	0x1a626331
 8007e2c:	3dd0b461 	.word	0x3dd0b461
 8007e30:	1a600000 	.word	0x1a600000
 8007e34:	3dd0b461 	.word	0x3dd0b461
 8007e38:	2e037073 	.word	0x2e037073
 8007e3c:	3ba3198a 	.word	0x3ba3198a
 8007e40:	6dc9c883 	.word	0x6dc9c883
 8007e44:	3fe45f30 	.word	0x3fe45f30
 8007e48:	2e000000 	.word	0x2e000000
 8007e4c:	3ba3198a 	.word	0x3ba3198a
 8007e50:	252049c1 	.word	0x252049c1
 8007e54:	397b839a 	.word	0x397b839a
 8007e58:	3fe921fb 	.word	0x3fe921fb
 8007e5c:	4002d97b 	.word	0x4002d97b
 8007e60:	3ff921fb 	.word	0x3ff921fb
 8007e64:	413921fb 	.word	0x413921fb
 8007e68:	3fe00000 	.word	0x3fe00000
 8007e6c:	08009788 	.word	0x08009788
 8007e70:	7fefffff 	.word	0x7fefffff
 8007e74:	ea4f 5428 	mov.w	r4, r8, asr #20
 8007e78:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8007e7c:	ee10 0a10 	vmov	r0, s0
 8007e80:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8007e84:	ee10 6a10 	vmov	r6, s0
 8007e88:	460f      	mov	r7, r1
 8007e8a:	f7f8 fd6f 	bl	800096c <__aeabi_d2iz>
 8007e8e:	f7f8 fc7b 	bl	8000788 <__aeabi_i2d>
 8007e92:	4602      	mov	r2, r0
 8007e94:	460b      	mov	r3, r1
 8007e96:	4630      	mov	r0, r6
 8007e98:	4639      	mov	r1, r7
 8007e9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e9e:	f7f8 fb25 	bl	80004ec <__aeabi_dsub>
 8007ea2:	4b22      	ldr	r3, [pc, #136]	; (8007f2c <__ieee754_rem_pio2+0x40c>)
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f7f8 f9f3 	bl	8000290 <__aeabi_dmul>
 8007eaa:	460f      	mov	r7, r1
 8007eac:	4606      	mov	r6, r0
 8007eae:	f7f8 fd5d 	bl	800096c <__aeabi_d2iz>
 8007eb2:	f7f8 fc69 	bl	8000788 <__aeabi_i2d>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	460b      	mov	r3, r1
 8007eba:	4630      	mov	r0, r6
 8007ebc:	4639      	mov	r1, r7
 8007ebe:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007ec2:	f7f8 fb13 	bl	80004ec <__aeabi_dsub>
 8007ec6:	4b19      	ldr	r3, [pc, #100]	; (8007f2c <__ieee754_rem_pio2+0x40c>)
 8007ec8:	2200      	movs	r2, #0
 8007eca:	f7f8 f9e1 	bl	8000290 <__aeabi_dmul>
 8007ece:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007ed2:	ad04      	add	r5, sp, #16
 8007ed4:	f04f 0803 	mov.w	r8, #3
 8007ed8:	46a9      	mov	r9, r5
 8007eda:	2600      	movs	r6, #0
 8007edc:	2700      	movs	r7, #0
 8007ede:	4632      	mov	r2, r6
 8007ee0:	463b      	mov	r3, r7
 8007ee2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8007ee6:	46c3      	mov	fp, r8
 8007ee8:	3d08      	subs	r5, #8
 8007eea:	f108 38ff 	add.w	r8, r8, #4294967295
 8007eee:	f7f8 fd0b 	bl	8000908 <__aeabi_dcmpeq>
 8007ef2:	2800      	cmp	r0, #0
 8007ef4:	d1f3      	bne.n	8007ede <__ieee754_rem_pio2+0x3be>
 8007ef6:	4b0e      	ldr	r3, [pc, #56]	; (8007f30 <__ieee754_rem_pio2+0x410>)
 8007ef8:	9301      	str	r3, [sp, #4]
 8007efa:	2302      	movs	r3, #2
 8007efc:	9300      	str	r3, [sp, #0]
 8007efe:	4622      	mov	r2, r4
 8007f00:	465b      	mov	r3, fp
 8007f02:	4651      	mov	r1, sl
 8007f04:	4648      	mov	r0, r9
 8007f06:	f000 f8df 	bl	80080c8 <__kernel_rem_pio2>
 8007f0a:	9b02      	ldr	r3, [sp, #8]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	4683      	mov	fp, r0
 8007f10:	f6bf ae46 	bge.w	8007ba0 <__ieee754_rem_pio2+0x80>
 8007f14:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007f18:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007f1c:	f8ca 3004 	str.w	r3, [sl, #4]
 8007f20:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007f24:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007f28:	e73a      	b.n	8007da0 <__ieee754_rem_pio2+0x280>
 8007f2a:	bf00      	nop
 8007f2c:	41700000 	.word	0x41700000
 8007f30:	08009808 	.word	0x08009808
 8007f34:	00000000 	.word	0x00000000

08007f38 <__kernel_cos>:
 8007f38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f3c:	ec57 6b10 	vmov	r6, r7, d0
 8007f40:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007f44:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007f48:	ed8d 1b00 	vstr	d1, [sp]
 8007f4c:	da07      	bge.n	8007f5e <__kernel_cos+0x26>
 8007f4e:	ee10 0a10 	vmov	r0, s0
 8007f52:	4639      	mov	r1, r7
 8007f54:	f7f8 fd0a 	bl	800096c <__aeabi_d2iz>
 8007f58:	2800      	cmp	r0, #0
 8007f5a:	f000 8088 	beq.w	800806e <__kernel_cos+0x136>
 8007f5e:	4632      	mov	r2, r6
 8007f60:	463b      	mov	r3, r7
 8007f62:	4630      	mov	r0, r6
 8007f64:	4639      	mov	r1, r7
 8007f66:	f7f8 f993 	bl	8000290 <__aeabi_dmul>
 8007f6a:	4b51      	ldr	r3, [pc, #324]	; (80080b0 <__kernel_cos+0x178>)
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	4604      	mov	r4, r0
 8007f70:	460d      	mov	r5, r1
 8007f72:	f7f8 f98d 	bl	8000290 <__aeabi_dmul>
 8007f76:	a340      	add	r3, pc, #256	; (adr r3, 8008078 <__kernel_cos+0x140>)
 8007f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f7c:	4682      	mov	sl, r0
 8007f7e:	468b      	mov	fp, r1
 8007f80:	4620      	mov	r0, r4
 8007f82:	4629      	mov	r1, r5
 8007f84:	f7f8 f984 	bl	8000290 <__aeabi_dmul>
 8007f88:	a33d      	add	r3, pc, #244	; (adr r3, 8008080 <__kernel_cos+0x148>)
 8007f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8e:	f7f8 faaf 	bl	80004f0 <__adddf3>
 8007f92:	4622      	mov	r2, r4
 8007f94:	462b      	mov	r3, r5
 8007f96:	f7f8 f97b 	bl	8000290 <__aeabi_dmul>
 8007f9a:	a33b      	add	r3, pc, #236	; (adr r3, 8008088 <__kernel_cos+0x150>)
 8007f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa0:	f7f8 faa4 	bl	80004ec <__aeabi_dsub>
 8007fa4:	4622      	mov	r2, r4
 8007fa6:	462b      	mov	r3, r5
 8007fa8:	f7f8 f972 	bl	8000290 <__aeabi_dmul>
 8007fac:	a338      	add	r3, pc, #224	; (adr r3, 8008090 <__kernel_cos+0x158>)
 8007fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb2:	f7f8 fa9d 	bl	80004f0 <__adddf3>
 8007fb6:	4622      	mov	r2, r4
 8007fb8:	462b      	mov	r3, r5
 8007fba:	f7f8 f969 	bl	8000290 <__aeabi_dmul>
 8007fbe:	a336      	add	r3, pc, #216	; (adr r3, 8008098 <__kernel_cos+0x160>)
 8007fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc4:	f7f8 fa92 	bl	80004ec <__aeabi_dsub>
 8007fc8:	4622      	mov	r2, r4
 8007fca:	462b      	mov	r3, r5
 8007fcc:	f7f8 f960 	bl	8000290 <__aeabi_dmul>
 8007fd0:	a333      	add	r3, pc, #204	; (adr r3, 80080a0 <__kernel_cos+0x168>)
 8007fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fd6:	f7f8 fa8b 	bl	80004f0 <__adddf3>
 8007fda:	4622      	mov	r2, r4
 8007fdc:	462b      	mov	r3, r5
 8007fde:	f7f8 f957 	bl	8000290 <__aeabi_dmul>
 8007fe2:	4622      	mov	r2, r4
 8007fe4:	462b      	mov	r3, r5
 8007fe6:	f7f8 f953 	bl	8000290 <__aeabi_dmul>
 8007fea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007fee:	4604      	mov	r4, r0
 8007ff0:	460d      	mov	r5, r1
 8007ff2:	4630      	mov	r0, r6
 8007ff4:	4639      	mov	r1, r7
 8007ff6:	f7f8 f94b 	bl	8000290 <__aeabi_dmul>
 8007ffa:	460b      	mov	r3, r1
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	4629      	mov	r1, r5
 8008000:	4620      	mov	r0, r4
 8008002:	f7f8 fa73 	bl	80004ec <__aeabi_dsub>
 8008006:	4b2b      	ldr	r3, [pc, #172]	; (80080b4 <__kernel_cos+0x17c>)
 8008008:	4598      	cmp	r8, r3
 800800a:	4606      	mov	r6, r0
 800800c:	460f      	mov	r7, r1
 800800e:	dc10      	bgt.n	8008032 <__kernel_cos+0xfa>
 8008010:	4602      	mov	r2, r0
 8008012:	460b      	mov	r3, r1
 8008014:	4650      	mov	r0, sl
 8008016:	4659      	mov	r1, fp
 8008018:	f7f8 fa68 	bl	80004ec <__aeabi_dsub>
 800801c:	460b      	mov	r3, r1
 800801e:	4926      	ldr	r1, [pc, #152]	; (80080b8 <__kernel_cos+0x180>)
 8008020:	4602      	mov	r2, r0
 8008022:	2000      	movs	r0, #0
 8008024:	f7f8 fa62 	bl	80004ec <__aeabi_dsub>
 8008028:	ec41 0b10 	vmov	d0, r0, r1
 800802c:	b003      	add	sp, #12
 800802e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008032:	4b22      	ldr	r3, [pc, #136]	; (80080bc <__kernel_cos+0x184>)
 8008034:	4920      	ldr	r1, [pc, #128]	; (80080b8 <__kernel_cos+0x180>)
 8008036:	4598      	cmp	r8, r3
 8008038:	bfcc      	ite	gt
 800803a:	4d21      	ldrgt	r5, [pc, #132]	; (80080c0 <__kernel_cos+0x188>)
 800803c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8008040:	2400      	movs	r4, #0
 8008042:	4622      	mov	r2, r4
 8008044:	462b      	mov	r3, r5
 8008046:	2000      	movs	r0, #0
 8008048:	f7f8 fa50 	bl	80004ec <__aeabi_dsub>
 800804c:	4622      	mov	r2, r4
 800804e:	4680      	mov	r8, r0
 8008050:	4689      	mov	r9, r1
 8008052:	462b      	mov	r3, r5
 8008054:	4650      	mov	r0, sl
 8008056:	4659      	mov	r1, fp
 8008058:	f7f8 fa48 	bl	80004ec <__aeabi_dsub>
 800805c:	4632      	mov	r2, r6
 800805e:	463b      	mov	r3, r7
 8008060:	f7f8 fa44 	bl	80004ec <__aeabi_dsub>
 8008064:	4602      	mov	r2, r0
 8008066:	460b      	mov	r3, r1
 8008068:	4640      	mov	r0, r8
 800806a:	4649      	mov	r1, r9
 800806c:	e7da      	b.n	8008024 <__kernel_cos+0xec>
 800806e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80080a8 <__kernel_cos+0x170>
 8008072:	e7db      	b.n	800802c <__kernel_cos+0xf4>
 8008074:	f3af 8000 	nop.w
 8008078:	be8838d4 	.word	0xbe8838d4
 800807c:	bda8fae9 	.word	0xbda8fae9
 8008080:	bdb4b1c4 	.word	0xbdb4b1c4
 8008084:	3e21ee9e 	.word	0x3e21ee9e
 8008088:	809c52ad 	.word	0x809c52ad
 800808c:	3e927e4f 	.word	0x3e927e4f
 8008090:	19cb1590 	.word	0x19cb1590
 8008094:	3efa01a0 	.word	0x3efa01a0
 8008098:	16c15177 	.word	0x16c15177
 800809c:	3f56c16c 	.word	0x3f56c16c
 80080a0:	5555554c 	.word	0x5555554c
 80080a4:	3fa55555 	.word	0x3fa55555
 80080a8:	00000000 	.word	0x00000000
 80080ac:	3ff00000 	.word	0x3ff00000
 80080b0:	3fe00000 	.word	0x3fe00000
 80080b4:	3fd33332 	.word	0x3fd33332
 80080b8:	3ff00000 	.word	0x3ff00000
 80080bc:	3fe90000 	.word	0x3fe90000
 80080c0:	3fd20000 	.word	0x3fd20000
 80080c4:	00000000 	.word	0x00000000

080080c8 <__kernel_rem_pio2>:
 80080c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080cc:	ed2d 8b02 	vpush	{d8}
 80080d0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80080d4:	f112 0f14 	cmn.w	r2, #20
 80080d8:	9308      	str	r3, [sp, #32]
 80080da:	9101      	str	r1, [sp, #4]
 80080dc:	4bc6      	ldr	r3, [pc, #792]	; (80083f8 <__kernel_rem_pio2+0x330>)
 80080de:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80080e0:	9009      	str	r0, [sp, #36]	; 0x24
 80080e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80080e6:	9304      	str	r3, [sp, #16]
 80080e8:	9b08      	ldr	r3, [sp, #32]
 80080ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80080ee:	bfa8      	it	ge
 80080f0:	1ed4      	subge	r4, r2, #3
 80080f2:	9306      	str	r3, [sp, #24]
 80080f4:	bfb2      	itee	lt
 80080f6:	2400      	movlt	r4, #0
 80080f8:	2318      	movge	r3, #24
 80080fa:	fb94 f4f3 	sdivge	r4, r4, r3
 80080fe:	f06f 0317 	mvn.w	r3, #23
 8008102:	fb04 3303 	mla	r3, r4, r3, r3
 8008106:	eb03 0a02 	add.w	sl, r3, r2
 800810a:	9b04      	ldr	r3, [sp, #16]
 800810c:	9a06      	ldr	r2, [sp, #24]
 800810e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80083e8 <__kernel_rem_pio2+0x320>
 8008112:	eb03 0802 	add.w	r8, r3, r2
 8008116:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008118:	1aa7      	subs	r7, r4, r2
 800811a:	ae20      	add	r6, sp, #128	; 0x80
 800811c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008120:	2500      	movs	r5, #0
 8008122:	4545      	cmp	r5, r8
 8008124:	dd18      	ble.n	8008158 <__kernel_rem_pio2+0x90>
 8008126:	9b08      	ldr	r3, [sp, #32]
 8008128:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800812c:	aa20      	add	r2, sp, #128	; 0x80
 800812e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80083e8 <__kernel_rem_pio2+0x320>
 8008132:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8008136:	f1c3 0301 	rsb	r3, r3, #1
 800813a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800813e:	9307      	str	r3, [sp, #28]
 8008140:	9b07      	ldr	r3, [sp, #28]
 8008142:	9a04      	ldr	r2, [sp, #16]
 8008144:	4443      	add	r3, r8
 8008146:	429a      	cmp	r2, r3
 8008148:	db2f      	blt.n	80081aa <__kernel_rem_pio2+0xe2>
 800814a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800814e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008152:	462f      	mov	r7, r5
 8008154:	2600      	movs	r6, #0
 8008156:	e01b      	b.n	8008190 <__kernel_rem_pio2+0xc8>
 8008158:	42ef      	cmn	r7, r5
 800815a:	d407      	bmi.n	800816c <__kernel_rem_pio2+0xa4>
 800815c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008160:	f7f8 fb12 	bl	8000788 <__aeabi_i2d>
 8008164:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008168:	3501      	adds	r5, #1
 800816a:	e7da      	b.n	8008122 <__kernel_rem_pio2+0x5a>
 800816c:	ec51 0b18 	vmov	r0, r1, d8
 8008170:	e7f8      	b.n	8008164 <__kernel_rem_pio2+0x9c>
 8008172:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008176:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800817a:	f7f8 f889 	bl	8000290 <__aeabi_dmul>
 800817e:	4602      	mov	r2, r0
 8008180:	460b      	mov	r3, r1
 8008182:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008186:	f7f8 f9b3 	bl	80004f0 <__adddf3>
 800818a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800818e:	3601      	adds	r6, #1
 8008190:	9b06      	ldr	r3, [sp, #24]
 8008192:	429e      	cmp	r6, r3
 8008194:	f1a7 0708 	sub.w	r7, r7, #8
 8008198:	ddeb      	ble.n	8008172 <__kernel_rem_pio2+0xaa>
 800819a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800819e:	3508      	adds	r5, #8
 80081a0:	ecab 7b02 	vstmia	fp!, {d7}
 80081a4:	f108 0801 	add.w	r8, r8, #1
 80081a8:	e7ca      	b.n	8008140 <__kernel_rem_pio2+0x78>
 80081aa:	9b04      	ldr	r3, [sp, #16]
 80081ac:	aa0c      	add	r2, sp, #48	; 0x30
 80081ae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80081b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80081b4:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80081b6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80081ba:	9c04      	ldr	r4, [sp, #16]
 80081bc:	930a      	str	r3, [sp, #40]	; 0x28
 80081be:	ab98      	add	r3, sp, #608	; 0x260
 80081c0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80081c4:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80081c8:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 80081cc:	f8cd b008 	str.w	fp, [sp, #8]
 80081d0:	4625      	mov	r5, r4
 80081d2:	2d00      	cmp	r5, #0
 80081d4:	dc78      	bgt.n	80082c8 <__kernel_rem_pio2+0x200>
 80081d6:	ec47 6b10 	vmov	d0, r6, r7
 80081da:	4650      	mov	r0, sl
 80081dc:	f000 fbfc 	bl	80089d8 <scalbn>
 80081e0:	ec57 6b10 	vmov	r6, r7, d0
 80081e4:	2200      	movs	r2, #0
 80081e6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80081ea:	ee10 0a10 	vmov	r0, s0
 80081ee:	4639      	mov	r1, r7
 80081f0:	f7f8 f84e 	bl	8000290 <__aeabi_dmul>
 80081f4:	ec41 0b10 	vmov	d0, r0, r1
 80081f8:	f000 fb6e 	bl	80088d8 <floor>
 80081fc:	4b7f      	ldr	r3, [pc, #508]	; (80083fc <__kernel_rem_pio2+0x334>)
 80081fe:	ec51 0b10 	vmov	r0, r1, d0
 8008202:	2200      	movs	r2, #0
 8008204:	f7f8 f844 	bl	8000290 <__aeabi_dmul>
 8008208:	4602      	mov	r2, r0
 800820a:	460b      	mov	r3, r1
 800820c:	4630      	mov	r0, r6
 800820e:	4639      	mov	r1, r7
 8008210:	f7f8 f96c 	bl	80004ec <__aeabi_dsub>
 8008214:	460f      	mov	r7, r1
 8008216:	4606      	mov	r6, r0
 8008218:	f7f8 fba8 	bl	800096c <__aeabi_d2iz>
 800821c:	9007      	str	r0, [sp, #28]
 800821e:	f7f8 fab3 	bl	8000788 <__aeabi_i2d>
 8008222:	4602      	mov	r2, r0
 8008224:	460b      	mov	r3, r1
 8008226:	4630      	mov	r0, r6
 8008228:	4639      	mov	r1, r7
 800822a:	f7f8 f95f 	bl	80004ec <__aeabi_dsub>
 800822e:	f1ba 0f00 	cmp.w	sl, #0
 8008232:	4606      	mov	r6, r0
 8008234:	460f      	mov	r7, r1
 8008236:	dd70      	ble.n	800831a <__kernel_rem_pio2+0x252>
 8008238:	1e62      	subs	r2, r4, #1
 800823a:	ab0c      	add	r3, sp, #48	; 0x30
 800823c:	9d07      	ldr	r5, [sp, #28]
 800823e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8008242:	f1ca 0118 	rsb	r1, sl, #24
 8008246:	fa40 f301 	asr.w	r3, r0, r1
 800824a:	441d      	add	r5, r3
 800824c:	408b      	lsls	r3, r1
 800824e:	1ac0      	subs	r0, r0, r3
 8008250:	ab0c      	add	r3, sp, #48	; 0x30
 8008252:	9507      	str	r5, [sp, #28]
 8008254:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8008258:	f1ca 0317 	rsb	r3, sl, #23
 800825c:	fa40 f303 	asr.w	r3, r0, r3
 8008260:	9302      	str	r3, [sp, #8]
 8008262:	9b02      	ldr	r3, [sp, #8]
 8008264:	2b00      	cmp	r3, #0
 8008266:	dd66      	ble.n	8008336 <__kernel_rem_pio2+0x26e>
 8008268:	9b07      	ldr	r3, [sp, #28]
 800826a:	2200      	movs	r2, #0
 800826c:	3301      	adds	r3, #1
 800826e:	9307      	str	r3, [sp, #28]
 8008270:	4615      	mov	r5, r2
 8008272:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008276:	4294      	cmp	r4, r2
 8008278:	f300 8099 	bgt.w	80083ae <__kernel_rem_pio2+0x2e6>
 800827c:	f1ba 0f00 	cmp.w	sl, #0
 8008280:	dd07      	ble.n	8008292 <__kernel_rem_pio2+0x1ca>
 8008282:	f1ba 0f01 	cmp.w	sl, #1
 8008286:	f000 80a5 	beq.w	80083d4 <__kernel_rem_pio2+0x30c>
 800828a:	f1ba 0f02 	cmp.w	sl, #2
 800828e:	f000 80c1 	beq.w	8008414 <__kernel_rem_pio2+0x34c>
 8008292:	9b02      	ldr	r3, [sp, #8]
 8008294:	2b02      	cmp	r3, #2
 8008296:	d14e      	bne.n	8008336 <__kernel_rem_pio2+0x26e>
 8008298:	4632      	mov	r2, r6
 800829a:	463b      	mov	r3, r7
 800829c:	4958      	ldr	r1, [pc, #352]	; (8008400 <__kernel_rem_pio2+0x338>)
 800829e:	2000      	movs	r0, #0
 80082a0:	f7f8 f924 	bl	80004ec <__aeabi_dsub>
 80082a4:	4606      	mov	r6, r0
 80082a6:	460f      	mov	r7, r1
 80082a8:	2d00      	cmp	r5, #0
 80082aa:	d044      	beq.n	8008336 <__kernel_rem_pio2+0x26e>
 80082ac:	4650      	mov	r0, sl
 80082ae:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80083f0 <__kernel_rem_pio2+0x328>
 80082b2:	f000 fb91 	bl	80089d8 <scalbn>
 80082b6:	4630      	mov	r0, r6
 80082b8:	4639      	mov	r1, r7
 80082ba:	ec53 2b10 	vmov	r2, r3, d0
 80082be:	f7f8 f915 	bl	80004ec <__aeabi_dsub>
 80082c2:	4606      	mov	r6, r0
 80082c4:	460f      	mov	r7, r1
 80082c6:	e036      	b.n	8008336 <__kernel_rem_pio2+0x26e>
 80082c8:	4b4e      	ldr	r3, [pc, #312]	; (8008404 <__kernel_rem_pio2+0x33c>)
 80082ca:	2200      	movs	r2, #0
 80082cc:	4630      	mov	r0, r6
 80082ce:	4639      	mov	r1, r7
 80082d0:	f7f7 ffde 	bl	8000290 <__aeabi_dmul>
 80082d4:	f7f8 fb4a 	bl	800096c <__aeabi_d2iz>
 80082d8:	f7f8 fa56 	bl	8000788 <__aeabi_i2d>
 80082dc:	4b4a      	ldr	r3, [pc, #296]	; (8008408 <__kernel_rem_pio2+0x340>)
 80082de:	2200      	movs	r2, #0
 80082e0:	4680      	mov	r8, r0
 80082e2:	4689      	mov	r9, r1
 80082e4:	f7f7 ffd4 	bl	8000290 <__aeabi_dmul>
 80082e8:	4602      	mov	r2, r0
 80082ea:	460b      	mov	r3, r1
 80082ec:	4630      	mov	r0, r6
 80082ee:	4639      	mov	r1, r7
 80082f0:	f7f8 f8fc 	bl	80004ec <__aeabi_dsub>
 80082f4:	f7f8 fb3a 	bl	800096c <__aeabi_d2iz>
 80082f8:	9b02      	ldr	r3, [sp, #8]
 80082fa:	f843 0b04 	str.w	r0, [r3], #4
 80082fe:	3d01      	subs	r5, #1
 8008300:	9302      	str	r3, [sp, #8]
 8008302:	ab70      	add	r3, sp, #448	; 0x1c0
 8008304:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830c:	4640      	mov	r0, r8
 800830e:	4649      	mov	r1, r9
 8008310:	f7f8 f8ee 	bl	80004f0 <__adddf3>
 8008314:	4606      	mov	r6, r0
 8008316:	460f      	mov	r7, r1
 8008318:	e75b      	b.n	80081d2 <__kernel_rem_pio2+0x10a>
 800831a:	d105      	bne.n	8008328 <__kernel_rem_pio2+0x260>
 800831c:	1e63      	subs	r3, r4, #1
 800831e:	aa0c      	add	r2, sp, #48	; 0x30
 8008320:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8008324:	15c3      	asrs	r3, r0, #23
 8008326:	e79b      	b.n	8008260 <__kernel_rem_pio2+0x198>
 8008328:	4b38      	ldr	r3, [pc, #224]	; (800840c <__kernel_rem_pio2+0x344>)
 800832a:	2200      	movs	r2, #0
 800832c:	f7f8 fb0a 	bl	8000944 <__aeabi_dcmpge>
 8008330:	2800      	cmp	r0, #0
 8008332:	d139      	bne.n	80083a8 <__kernel_rem_pio2+0x2e0>
 8008334:	9002      	str	r0, [sp, #8]
 8008336:	2200      	movs	r2, #0
 8008338:	2300      	movs	r3, #0
 800833a:	4630      	mov	r0, r6
 800833c:	4639      	mov	r1, r7
 800833e:	f7f8 fae3 	bl	8000908 <__aeabi_dcmpeq>
 8008342:	2800      	cmp	r0, #0
 8008344:	f000 80b4 	beq.w	80084b0 <__kernel_rem_pio2+0x3e8>
 8008348:	f104 3bff 	add.w	fp, r4, #4294967295
 800834c:	465b      	mov	r3, fp
 800834e:	2200      	movs	r2, #0
 8008350:	9904      	ldr	r1, [sp, #16]
 8008352:	428b      	cmp	r3, r1
 8008354:	da65      	bge.n	8008422 <__kernel_rem_pio2+0x35a>
 8008356:	2a00      	cmp	r2, #0
 8008358:	d07b      	beq.n	8008452 <__kernel_rem_pio2+0x38a>
 800835a:	ab0c      	add	r3, sp, #48	; 0x30
 800835c:	f1aa 0a18 	sub.w	sl, sl, #24
 8008360:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8008364:	2b00      	cmp	r3, #0
 8008366:	f000 80a0 	beq.w	80084aa <__kernel_rem_pio2+0x3e2>
 800836a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80083f0 <__kernel_rem_pio2+0x328>
 800836e:	4650      	mov	r0, sl
 8008370:	f000 fb32 	bl	80089d8 <scalbn>
 8008374:	4f23      	ldr	r7, [pc, #140]	; (8008404 <__kernel_rem_pio2+0x33c>)
 8008376:	ec55 4b10 	vmov	r4, r5, d0
 800837a:	46d8      	mov	r8, fp
 800837c:	2600      	movs	r6, #0
 800837e:	f1b8 0f00 	cmp.w	r8, #0
 8008382:	f280 80cf 	bge.w	8008524 <__kernel_rem_pio2+0x45c>
 8008386:	ed9f 8b18 	vldr	d8, [pc, #96]	; 80083e8 <__kernel_rem_pio2+0x320>
 800838a:	465f      	mov	r7, fp
 800838c:	f04f 0800 	mov.w	r8, #0
 8008390:	2f00      	cmp	r7, #0
 8008392:	f2c0 80fd 	blt.w	8008590 <__kernel_rem_pio2+0x4c8>
 8008396:	ab70      	add	r3, sp, #448	; 0x1c0
 8008398:	f8df a074 	ldr.w	sl, [pc, #116]	; 8008410 <__kernel_rem_pio2+0x348>
 800839c:	ec55 4b18 	vmov	r4, r5, d8
 80083a0:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 80083a4:	2600      	movs	r6, #0
 80083a6:	e0e5      	b.n	8008574 <__kernel_rem_pio2+0x4ac>
 80083a8:	2302      	movs	r3, #2
 80083aa:	9302      	str	r3, [sp, #8]
 80083ac:	e75c      	b.n	8008268 <__kernel_rem_pio2+0x1a0>
 80083ae:	f8db 3000 	ldr.w	r3, [fp]
 80083b2:	b955      	cbnz	r5, 80083ca <__kernel_rem_pio2+0x302>
 80083b4:	b123      	cbz	r3, 80083c0 <__kernel_rem_pio2+0x2f8>
 80083b6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80083ba:	f8cb 3000 	str.w	r3, [fp]
 80083be:	2301      	movs	r3, #1
 80083c0:	3201      	adds	r2, #1
 80083c2:	f10b 0b04 	add.w	fp, fp, #4
 80083c6:	461d      	mov	r5, r3
 80083c8:	e755      	b.n	8008276 <__kernel_rem_pio2+0x1ae>
 80083ca:	1acb      	subs	r3, r1, r3
 80083cc:	f8cb 3000 	str.w	r3, [fp]
 80083d0:	462b      	mov	r3, r5
 80083d2:	e7f5      	b.n	80083c0 <__kernel_rem_pio2+0x2f8>
 80083d4:	1e62      	subs	r2, r4, #1
 80083d6:	ab0c      	add	r3, sp, #48	; 0x30
 80083d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083dc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80083e0:	a90c      	add	r1, sp, #48	; 0x30
 80083e2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80083e6:	e754      	b.n	8008292 <__kernel_rem_pio2+0x1ca>
	...
 80083f4:	3ff00000 	.word	0x3ff00000
 80083f8:	08009950 	.word	0x08009950
 80083fc:	40200000 	.word	0x40200000
 8008400:	3ff00000 	.word	0x3ff00000
 8008404:	3e700000 	.word	0x3e700000
 8008408:	41700000 	.word	0x41700000
 800840c:	3fe00000 	.word	0x3fe00000
 8008410:	08009910 	.word	0x08009910
 8008414:	1e62      	subs	r2, r4, #1
 8008416:	ab0c      	add	r3, sp, #48	; 0x30
 8008418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800841c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008420:	e7de      	b.n	80083e0 <__kernel_rem_pio2+0x318>
 8008422:	a90c      	add	r1, sp, #48	; 0x30
 8008424:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008428:	3b01      	subs	r3, #1
 800842a:	430a      	orrs	r2, r1
 800842c:	e790      	b.n	8008350 <__kernel_rem_pio2+0x288>
 800842e:	3301      	adds	r3, #1
 8008430:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008434:	2900      	cmp	r1, #0
 8008436:	d0fa      	beq.n	800842e <__kernel_rem_pio2+0x366>
 8008438:	9a08      	ldr	r2, [sp, #32]
 800843a:	18e3      	adds	r3, r4, r3
 800843c:	18a6      	adds	r6, r4, r2
 800843e:	aa20      	add	r2, sp, #128	; 0x80
 8008440:	1c65      	adds	r5, r4, #1
 8008442:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008446:	9302      	str	r3, [sp, #8]
 8008448:	9b02      	ldr	r3, [sp, #8]
 800844a:	42ab      	cmp	r3, r5
 800844c:	da04      	bge.n	8008458 <__kernel_rem_pio2+0x390>
 800844e:	461c      	mov	r4, r3
 8008450:	e6b5      	b.n	80081be <__kernel_rem_pio2+0xf6>
 8008452:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008454:	2301      	movs	r3, #1
 8008456:	e7eb      	b.n	8008430 <__kernel_rem_pio2+0x368>
 8008458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800845a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800845e:	f7f8 f993 	bl	8000788 <__aeabi_i2d>
 8008462:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008468:	46b3      	mov	fp, r6
 800846a:	461c      	mov	r4, r3
 800846c:	2700      	movs	r7, #0
 800846e:	f04f 0800 	mov.w	r8, #0
 8008472:	f04f 0900 	mov.w	r9, #0
 8008476:	9b06      	ldr	r3, [sp, #24]
 8008478:	429f      	cmp	r7, r3
 800847a:	dd06      	ble.n	800848a <__kernel_rem_pio2+0x3c2>
 800847c:	ab70      	add	r3, sp, #448	; 0x1c0
 800847e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008482:	e9c3 8900 	strd	r8, r9, [r3]
 8008486:	3501      	adds	r5, #1
 8008488:	e7de      	b.n	8008448 <__kernel_rem_pio2+0x380>
 800848a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800848e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8008492:	f7f7 fefd 	bl	8000290 <__aeabi_dmul>
 8008496:	4602      	mov	r2, r0
 8008498:	460b      	mov	r3, r1
 800849a:	4640      	mov	r0, r8
 800849c:	4649      	mov	r1, r9
 800849e:	f7f8 f827 	bl	80004f0 <__adddf3>
 80084a2:	3701      	adds	r7, #1
 80084a4:	4680      	mov	r8, r0
 80084a6:	4689      	mov	r9, r1
 80084a8:	e7e5      	b.n	8008476 <__kernel_rem_pio2+0x3ae>
 80084aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80084ae:	e754      	b.n	800835a <__kernel_rem_pio2+0x292>
 80084b0:	ec47 6b10 	vmov	d0, r6, r7
 80084b4:	f1ca 0000 	rsb	r0, sl, #0
 80084b8:	f000 fa8e 	bl	80089d8 <scalbn>
 80084bc:	ec57 6b10 	vmov	r6, r7, d0
 80084c0:	4b9f      	ldr	r3, [pc, #636]	; (8008740 <__kernel_rem_pio2+0x678>)
 80084c2:	ee10 0a10 	vmov	r0, s0
 80084c6:	2200      	movs	r2, #0
 80084c8:	4639      	mov	r1, r7
 80084ca:	f7f8 fa3b 	bl	8000944 <__aeabi_dcmpge>
 80084ce:	b300      	cbz	r0, 8008512 <__kernel_rem_pio2+0x44a>
 80084d0:	4b9c      	ldr	r3, [pc, #624]	; (8008744 <__kernel_rem_pio2+0x67c>)
 80084d2:	2200      	movs	r2, #0
 80084d4:	4630      	mov	r0, r6
 80084d6:	4639      	mov	r1, r7
 80084d8:	f7f7 feda 	bl	8000290 <__aeabi_dmul>
 80084dc:	f7f8 fa46 	bl	800096c <__aeabi_d2iz>
 80084e0:	4605      	mov	r5, r0
 80084e2:	f7f8 f951 	bl	8000788 <__aeabi_i2d>
 80084e6:	4b96      	ldr	r3, [pc, #600]	; (8008740 <__kernel_rem_pio2+0x678>)
 80084e8:	2200      	movs	r2, #0
 80084ea:	f7f7 fed1 	bl	8000290 <__aeabi_dmul>
 80084ee:	460b      	mov	r3, r1
 80084f0:	4602      	mov	r2, r0
 80084f2:	4639      	mov	r1, r7
 80084f4:	4630      	mov	r0, r6
 80084f6:	f7f7 fff9 	bl	80004ec <__aeabi_dsub>
 80084fa:	f7f8 fa37 	bl	800096c <__aeabi_d2iz>
 80084fe:	f104 0b01 	add.w	fp, r4, #1
 8008502:	ab0c      	add	r3, sp, #48	; 0x30
 8008504:	f10a 0a18 	add.w	sl, sl, #24
 8008508:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800850c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8008510:	e72b      	b.n	800836a <__kernel_rem_pio2+0x2a2>
 8008512:	4630      	mov	r0, r6
 8008514:	4639      	mov	r1, r7
 8008516:	f7f8 fa29 	bl	800096c <__aeabi_d2iz>
 800851a:	ab0c      	add	r3, sp, #48	; 0x30
 800851c:	46a3      	mov	fp, r4
 800851e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008522:	e722      	b.n	800836a <__kernel_rem_pio2+0x2a2>
 8008524:	ab70      	add	r3, sp, #448	; 0x1c0
 8008526:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800852a:	ab0c      	add	r3, sp, #48	; 0x30
 800852c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8008530:	f7f8 f92a 	bl	8000788 <__aeabi_i2d>
 8008534:	4622      	mov	r2, r4
 8008536:	462b      	mov	r3, r5
 8008538:	f7f7 feaa 	bl	8000290 <__aeabi_dmul>
 800853c:	4632      	mov	r2, r6
 800853e:	e9c9 0100 	strd	r0, r1, [r9]
 8008542:	463b      	mov	r3, r7
 8008544:	4620      	mov	r0, r4
 8008546:	4629      	mov	r1, r5
 8008548:	f7f7 fea2 	bl	8000290 <__aeabi_dmul>
 800854c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008550:	4604      	mov	r4, r0
 8008552:	460d      	mov	r5, r1
 8008554:	e713      	b.n	800837e <__kernel_rem_pio2+0x2b6>
 8008556:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800855a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800855e:	f7f7 fe97 	bl	8000290 <__aeabi_dmul>
 8008562:	4602      	mov	r2, r0
 8008564:	460b      	mov	r3, r1
 8008566:	4620      	mov	r0, r4
 8008568:	4629      	mov	r1, r5
 800856a:	f7f7 ffc1 	bl	80004f0 <__adddf3>
 800856e:	3601      	adds	r6, #1
 8008570:	4604      	mov	r4, r0
 8008572:	460d      	mov	r5, r1
 8008574:	9b04      	ldr	r3, [sp, #16]
 8008576:	429e      	cmp	r6, r3
 8008578:	dc01      	bgt.n	800857e <__kernel_rem_pio2+0x4b6>
 800857a:	45b0      	cmp	r8, r6
 800857c:	daeb      	bge.n	8008556 <__kernel_rem_pio2+0x48e>
 800857e:	ab48      	add	r3, sp, #288	; 0x120
 8008580:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008584:	e9c3 4500 	strd	r4, r5, [r3]
 8008588:	3f01      	subs	r7, #1
 800858a:	f108 0801 	add.w	r8, r8, #1
 800858e:	e6ff      	b.n	8008390 <__kernel_rem_pio2+0x2c8>
 8008590:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008592:	2b02      	cmp	r3, #2
 8008594:	dc0b      	bgt.n	80085ae <__kernel_rem_pio2+0x4e6>
 8008596:	2b00      	cmp	r3, #0
 8008598:	dc6e      	bgt.n	8008678 <__kernel_rem_pio2+0x5b0>
 800859a:	d045      	beq.n	8008628 <__kernel_rem_pio2+0x560>
 800859c:	9b07      	ldr	r3, [sp, #28]
 800859e:	f003 0007 	and.w	r0, r3, #7
 80085a2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80085a6:	ecbd 8b02 	vpop	{d8}
 80085aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085ae:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80085b0:	2b03      	cmp	r3, #3
 80085b2:	d1f3      	bne.n	800859c <__kernel_rem_pio2+0x4d4>
 80085b4:	ab48      	add	r3, sp, #288	; 0x120
 80085b6:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 80085ba:	46d0      	mov	r8, sl
 80085bc:	46d9      	mov	r9, fp
 80085be:	f1b9 0f00 	cmp.w	r9, #0
 80085c2:	f1a8 0808 	sub.w	r8, r8, #8
 80085c6:	dc64      	bgt.n	8008692 <__kernel_rem_pio2+0x5ca>
 80085c8:	465c      	mov	r4, fp
 80085ca:	2c01      	cmp	r4, #1
 80085cc:	f1aa 0a08 	sub.w	sl, sl, #8
 80085d0:	dc7e      	bgt.n	80086d0 <__kernel_rem_pio2+0x608>
 80085d2:	2000      	movs	r0, #0
 80085d4:	2100      	movs	r1, #0
 80085d6:	f1bb 0f01 	cmp.w	fp, #1
 80085da:	f300 8097 	bgt.w	800870c <__kernel_rem_pio2+0x644>
 80085de:	9b02      	ldr	r3, [sp, #8]
 80085e0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80085e4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	f040 8099 	bne.w	8008720 <__kernel_rem_pio2+0x658>
 80085ee:	9b01      	ldr	r3, [sp, #4]
 80085f0:	e9c3 5600 	strd	r5, r6, [r3]
 80085f4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80085f8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80085fc:	e7ce      	b.n	800859c <__kernel_rem_pio2+0x4d4>
 80085fe:	ab48      	add	r3, sp, #288	; 0x120
 8008600:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008608:	f7f7 ff72 	bl	80004f0 <__adddf3>
 800860c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008610:	f1bb 0f00 	cmp.w	fp, #0
 8008614:	daf3      	bge.n	80085fe <__kernel_rem_pio2+0x536>
 8008616:	9b02      	ldr	r3, [sp, #8]
 8008618:	b113      	cbz	r3, 8008620 <__kernel_rem_pio2+0x558>
 800861a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800861e:	4619      	mov	r1, r3
 8008620:	9b01      	ldr	r3, [sp, #4]
 8008622:	e9c3 0100 	strd	r0, r1, [r3]
 8008626:	e7b9      	b.n	800859c <__kernel_rem_pio2+0x4d4>
 8008628:	2000      	movs	r0, #0
 800862a:	2100      	movs	r1, #0
 800862c:	e7f0      	b.n	8008610 <__kernel_rem_pio2+0x548>
 800862e:	ab48      	add	r3, sp, #288	; 0x120
 8008630:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008638:	f7f7 ff5a 	bl	80004f0 <__adddf3>
 800863c:	3c01      	subs	r4, #1
 800863e:	2c00      	cmp	r4, #0
 8008640:	daf5      	bge.n	800862e <__kernel_rem_pio2+0x566>
 8008642:	9b02      	ldr	r3, [sp, #8]
 8008644:	b1e3      	cbz	r3, 8008680 <__kernel_rem_pio2+0x5b8>
 8008646:	4602      	mov	r2, r0
 8008648:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800864c:	9c01      	ldr	r4, [sp, #4]
 800864e:	e9c4 2300 	strd	r2, r3, [r4]
 8008652:	4602      	mov	r2, r0
 8008654:	460b      	mov	r3, r1
 8008656:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800865a:	f7f7 ff47 	bl	80004ec <__aeabi_dsub>
 800865e:	ad4a      	add	r5, sp, #296	; 0x128
 8008660:	2401      	movs	r4, #1
 8008662:	45a3      	cmp	fp, r4
 8008664:	da0f      	bge.n	8008686 <__kernel_rem_pio2+0x5be>
 8008666:	9b02      	ldr	r3, [sp, #8]
 8008668:	b113      	cbz	r3, 8008670 <__kernel_rem_pio2+0x5a8>
 800866a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800866e:	4619      	mov	r1, r3
 8008670:	9b01      	ldr	r3, [sp, #4]
 8008672:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008676:	e791      	b.n	800859c <__kernel_rem_pio2+0x4d4>
 8008678:	465c      	mov	r4, fp
 800867a:	2000      	movs	r0, #0
 800867c:	2100      	movs	r1, #0
 800867e:	e7de      	b.n	800863e <__kernel_rem_pio2+0x576>
 8008680:	4602      	mov	r2, r0
 8008682:	460b      	mov	r3, r1
 8008684:	e7e2      	b.n	800864c <__kernel_rem_pio2+0x584>
 8008686:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800868a:	f7f7 ff31 	bl	80004f0 <__adddf3>
 800868e:	3401      	adds	r4, #1
 8008690:	e7e7      	b.n	8008662 <__kernel_rem_pio2+0x59a>
 8008692:	e9d8 4500 	ldrd	r4, r5, [r8]
 8008696:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800869a:	4620      	mov	r0, r4
 800869c:	4632      	mov	r2, r6
 800869e:	463b      	mov	r3, r7
 80086a0:	4629      	mov	r1, r5
 80086a2:	f7f7 ff25 	bl	80004f0 <__adddf3>
 80086a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086aa:	4602      	mov	r2, r0
 80086ac:	460b      	mov	r3, r1
 80086ae:	4620      	mov	r0, r4
 80086b0:	4629      	mov	r1, r5
 80086b2:	f7f7 ff1b 	bl	80004ec <__aeabi_dsub>
 80086b6:	4632      	mov	r2, r6
 80086b8:	463b      	mov	r3, r7
 80086ba:	f7f7 ff19 	bl	80004f0 <__adddf3>
 80086be:	ed9d 7b04 	vldr	d7, [sp, #16]
 80086c2:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80086c6:	ed88 7b00 	vstr	d7, [r8]
 80086ca:	f109 39ff 	add.w	r9, r9, #4294967295
 80086ce:	e776      	b.n	80085be <__kernel_rem_pio2+0x4f6>
 80086d0:	e9da 8900 	ldrd	r8, r9, [sl]
 80086d4:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80086d8:	4640      	mov	r0, r8
 80086da:	4632      	mov	r2, r6
 80086dc:	463b      	mov	r3, r7
 80086de:	4649      	mov	r1, r9
 80086e0:	f7f7 ff06 	bl	80004f0 <__adddf3>
 80086e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086e8:	4602      	mov	r2, r0
 80086ea:	460b      	mov	r3, r1
 80086ec:	4640      	mov	r0, r8
 80086ee:	4649      	mov	r1, r9
 80086f0:	f7f7 fefc 	bl	80004ec <__aeabi_dsub>
 80086f4:	4632      	mov	r2, r6
 80086f6:	463b      	mov	r3, r7
 80086f8:	f7f7 fefa 	bl	80004f0 <__adddf3>
 80086fc:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008700:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008704:	ed8a 7b00 	vstr	d7, [sl]
 8008708:	3c01      	subs	r4, #1
 800870a:	e75e      	b.n	80085ca <__kernel_rem_pio2+0x502>
 800870c:	ab48      	add	r3, sp, #288	; 0x120
 800870e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008716:	f7f7 feeb 	bl	80004f0 <__adddf3>
 800871a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800871e:	e75a      	b.n	80085d6 <__kernel_rem_pio2+0x50e>
 8008720:	9b01      	ldr	r3, [sp, #4]
 8008722:	9a01      	ldr	r2, [sp, #4]
 8008724:	601d      	str	r5, [r3, #0]
 8008726:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800872a:	605c      	str	r4, [r3, #4]
 800872c:	609f      	str	r7, [r3, #8]
 800872e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8008732:	60d3      	str	r3, [r2, #12]
 8008734:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008738:	6110      	str	r0, [r2, #16]
 800873a:	6153      	str	r3, [r2, #20]
 800873c:	e72e      	b.n	800859c <__kernel_rem_pio2+0x4d4>
 800873e:	bf00      	nop
 8008740:	41700000 	.word	0x41700000
 8008744:	3e700000 	.word	0x3e700000

08008748 <__kernel_sin>:
 8008748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800874c:	ed2d 8b04 	vpush	{d8-d9}
 8008750:	eeb0 8a41 	vmov.f32	s16, s2
 8008754:	eef0 8a61 	vmov.f32	s17, s3
 8008758:	ec55 4b10 	vmov	r4, r5, d0
 800875c:	b083      	sub	sp, #12
 800875e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008762:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008766:	9001      	str	r0, [sp, #4]
 8008768:	da06      	bge.n	8008778 <__kernel_sin+0x30>
 800876a:	ee10 0a10 	vmov	r0, s0
 800876e:	4629      	mov	r1, r5
 8008770:	f7f8 f8fc 	bl	800096c <__aeabi_d2iz>
 8008774:	2800      	cmp	r0, #0
 8008776:	d051      	beq.n	800881c <__kernel_sin+0xd4>
 8008778:	4622      	mov	r2, r4
 800877a:	462b      	mov	r3, r5
 800877c:	4620      	mov	r0, r4
 800877e:	4629      	mov	r1, r5
 8008780:	f7f7 fd86 	bl	8000290 <__aeabi_dmul>
 8008784:	4682      	mov	sl, r0
 8008786:	468b      	mov	fp, r1
 8008788:	4602      	mov	r2, r0
 800878a:	460b      	mov	r3, r1
 800878c:	4620      	mov	r0, r4
 800878e:	4629      	mov	r1, r5
 8008790:	f7f7 fd7e 	bl	8000290 <__aeabi_dmul>
 8008794:	a341      	add	r3, pc, #260	; (adr r3, 800889c <__kernel_sin+0x154>)
 8008796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800879a:	4680      	mov	r8, r0
 800879c:	4689      	mov	r9, r1
 800879e:	4650      	mov	r0, sl
 80087a0:	4659      	mov	r1, fp
 80087a2:	f7f7 fd75 	bl	8000290 <__aeabi_dmul>
 80087a6:	a33f      	add	r3, pc, #252	; (adr r3, 80088a4 <__kernel_sin+0x15c>)
 80087a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ac:	f7f7 fe9e 	bl	80004ec <__aeabi_dsub>
 80087b0:	4652      	mov	r2, sl
 80087b2:	465b      	mov	r3, fp
 80087b4:	f7f7 fd6c 	bl	8000290 <__aeabi_dmul>
 80087b8:	a33c      	add	r3, pc, #240	; (adr r3, 80088ac <__kernel_sin+0x164>)
 80087ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087be:	f7f7 fe97 	bl	80004f0 <__adddf3>
 80087c2:	4652      	mov	r2, sl
 80087c4:	465b      	mov	r3, fp
 80087c6:	f7f7 fd63 	bl	8000290 <__aeabi_dmul>
 80087ca:	a33a      	add	r3, pc, #232	; (adr r3, 80088b4 <__kernel_sin+0x16c>)
 80087cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087d0:	f7f7 fe8c 	bl	80004ec <__aeabi_dsub>
 80087d4:	4652      	mov	r2, sl
 80087d6:	465b      	mov	r3, fp
 80087d8:	f7f7 fd5a 	bl	8000290 <__aeabi_dmul>
 80087dc:	a337      	add	r3, pc, #220	; (adr r3, 80088bc <__kernel_sin+0x174>)
 80087de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087e2:	f7f7 fe85 	bl	80004f0 <__adddf3>
 80087e6:	9b01      	ldr	r3, [sp, #4]
 80087e8:	4606      	mov	r6, r0
 80087ea:	460f      	mov	r7, r1
 80087ec:	b9eb      	cbnz	r3, 800882a <__kernel_sin+0xe2>
 80087ee:	4602      	mov	r2, r0
 80087f0:	460b      	mov	r3, r1
 80087f2:	4650      	mov	r0, sl
 80087f4:	4659      	mov	r1, fp
 80087f6:	f7f7 fd4b 	bl	8000290 <__aeabi_dmul>
 80087fa:	a325      	add	r3, pc, #148	; (adr r3, 8008890 <__kernel_sin+0x148>)
 80087fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008800:	f7f7 fe74 	bl	80004ec <__aeabi_dsub>
 8008804:	4642      	mov	r2, r8
 8008806:	464b      	mov	r3, r9
 8008808:	f7f7 fd42 	bl	8000290 <__aeabi_dmul>
 800880c:	4602      	mov	r2, r0
 800880e:	460b      	mov	r3, r1
 8008810:	4620      	mov	r0, r4
 8008812:	4629      	mov	r1, r5
 8008814:	f7f7 fe6c 	bl	80004f0 <__adddf3>
 8008818:	4604      	mov	r4, r0
 800881a:	460d      	mov	r5, r1
 800881c:	ec45 4b10 	vmov	d0, r4, r5
 8008820:	b003      	add	sp, #12
 8008822:	ecbd 8b04 	vpop	{d8-d9}
 8008826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800882a:	4b1b      	ldr	r3, [pc, #108]	; (8008898 <__kernel_sin+0x150>)
 800882c:	ec51 0b18 	vmov	r0, r1, d8
 8008830:	2200      	movs	r2, #0
 8008832:	f7f7 fd2d 	bl	8000290 <__aeabi_dmul>
 8008836:	4632      	mov	r2, r6
 8008838:	ec41 0b19 	vmov	d9, r0, r1
 800883c:	463b      	mov	r3, r7
 800883e:	4640      	mov	r0, r8
 8008840:	4649      	mov	r1, r9
 8008842:	f7f7 fd25 	bl	8000290 <__aeabi_dmul>
 8008846:	4602      	mov	r2, r0
 8008848:	460b      	mov	r3, r1
 800884a:	ec51 0b19 	vmov	r0, r1, d9
 800884e:	f7f7 fe4d 	bl	80004ec <__aeabi_dsub>
 8008852:	4652      	mov	r2, sl
 8008854:	465b      	mov	r3, fp
 8008856:	f7f7 fd1b 	bl	8000290 <__aeabi_dmul>
 800885a:	ec53 2b18 	vmov	r2, r3, d8
 800885e:	f7f7 fe45 	bl	80004ec <__aeabi_dsub>
 8008862:	a30b      	add	r3, pc, #44	; (adr r3, 8008890 <__kernel_sin+0x148>)
 8008864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008868:	4606      	mov	r6, r0
 800886a:	460f      	mov	r7, r1
 800886c:	4640      	mov	r0, r8
 800886e:	4649      	mov	r1, r9
 8008870:	f7f7 fd0e 	bl	8000290 <__aeabi_dmul>
 8008874:	4602      	mov	r2, r0
 8008876:	460b      	mov	r3, r1
 8008878:	4630      	mov	r0, r6
 800887a:	4639      	mov	r1, r7
 800887c:	f7f7 fe38 	bl	80004f0 <__adddf3>
 8008880:	4602      	mov	r2, r0
 8008882:	460b      	mov	r3, r1
 8008884:	4620      	mov	r0, r4
 8008886:	4629      	mov	r1, r5
 8008888:	f7f7 fe30 	bl	80004ec <__aeabi_dsub>
 800888c:	e7c4      	b.n	8008818 <__kernel_sin+0xd0>
 800888e:	bf00      	nop
 8008890:	55555549 	.word	0x55555549
 8008894:	3fc55555 	.word	0x3fc55555
 8008898:	3fe00000 	.word	0x3fe00000
 800889c:	5acfd57c 	.word	0x5acfd57c
 80088a0:	3de5d93a 	.word	0x3de5d93a
 80088a4:	8a2b9ceb 	.word	0x8a2b9ceb
 80088a8:	3e5ae5e6 	.word	0x3e5ae5e6
 80088ac:	57b1fe7d 	.word	0x57b1fe7d
 80088b0:	3ec71de3 	.word	0x3ec71de3
 80088b4:	19c161d5 	.word	0x19c161d5
 80088b8:	3f2a01a0 	.word	0x3f2a01a0
 80088bc:	1110f8a6 	.word	0x1110f8a6
 80088c0:	3f811111 	.word	0x3f811111

080088c4 <fabs>:
 80088c4:	ec51 0b10 	vmov	r0, r1, d0
 80088c8:	ee10 2a10 	vmov	r2, s0
 80088cc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80088d0:	ec43 2b10 	vmov	d0, r2, r3
 80088d4:	4770      	bx	lr
	...

080088d8 <floor>:
 80088d8:	ec51 0b10 	vmov	r0, r1, d0
 80088dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088e0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80088e4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80088e8:	2e13      	cmp	r6, #19
 80088ea:	ee10 5a10 	vmov	r5, s0
 80088ee:	ee10 8a10 	vmov	r8, s0
 80088f2:	460c      	mov	r4, r1
 80088f4:	dc32      	bgt.n	800895c <floor+0x84>
 80088f6:	2e00      	cmp	r6, #0
 80088f8:	da14      	bge.n	8008924 <floor+0x4c>
 80088fa:	a333      	add	r3, pc, #204	; (adr r3, 80089c8 <floor+0xf0>)
 80088fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008900:	f7f7 fdf6 	bl	80004f0 <__adddf3>
 8008904:	2200      	movs	r2, #0
 8008906:	2300      	movs	r3, #0
 8008908:	f7f8 f826 	bl	8000958 <__aeabi_dcmpgt>
 800890c:	b138      	cbz	r0, 800891e <floor+0x46>
 800890e:	2c00      	cmp	r4, #0
 8008910:	da57      	bge.n	80089c2 <floor+0xea>
 8008912:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8008916:	431d      	orrs	r5, r3
 8008918:	d001      	beq.n	800891e <floor+0x46>
 800891a:	4c2d      	ldr	r4, [pc, #180]	; (80089d0 <floor+0xf8>)
 800891c:	2500      	movs	r5, #0
 800891e:	4621      	mov	r1, r4
 8008920:	4628      	mov	r0, r5
 8008922:	e025      	b.n	8008970 <floor+0x98>
 8008924:	4f2b      	ldr	r7, [pc, #172]	; (80089d4 <floor+0xfc>)
 8008926:	4137      	asrs	r7, r6
 8008928:	ea01 0307 	and.w	r3, r1, r7
 800892c:	4303      	orrs	r3, r0
 800892e:	d01f      	beq.n	8008970 <floor+0x98>
 8008930:	a325      	add	r3, pc, #148	; (adr r3, 80089c8 <floor+0xf0>)
 8008932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008936:	f7f7 fddb 	bl	80004f0 <__adddf3>
 800893a:	2200      	movs	r2, #0
 800893c:	2300      	movs	r3, #0
 800893e:	f7f8 f80b 	bl	8000958 <__aeabi_dcmpgt>
 8008942:	2800      	cmp	r0, #0
 8008944:	d0eb      	beq.n	800891e <floor+0x46>
 8008946:	2c00      	cmp	r4, #0
 8008948:	bfbe      	ittt	lt
 800894a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800894e:	fa43 f606 	asrlt.w	r6, r3, r6
 8008952:	19a4      	addlt	r4, r4, r6
 8008954:	ea24 0407 	bic.w	r4, r4, r7
 8008958:	2500      	movs	r5, #0
 800895a:	e7e0      	b.n	800891e <floor+0x46>
 800895c:	2e33      	cmp	r6, #51	; 0x33
 800895e:	dd0b      	ble.n	8008978 <floor+0xa0>
 8008960:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008964:	d104      	bne.n	8008970 <floor+0x98>
 8008966:	ee10 2a10 	vmov	r2, s0
 800896a:	460b      	mov	r3, r1
 800896c:	f7f7 fdc0 	bl	80004f0 <__adddf3>
 8008970:	ec41 0b10 	vmov	d0, r0, r1
 8008974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008978:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800897c:	f04f 33ff 	mov.w	r3, #4294967295
 8008980:	fa23 f707 	lsr.w	r7, r3, r7
 8008984:	4207      	tst	r7, r0
 8008986:	d0f3      	beq.n	8008970 <floor+0x98>
 8008988:	a30f      	add	r3, pc, #60	; (adr r3, 80089c8 <floor+0xf0>)
 800898a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800898e:	f7f7 fdaf 	bl	80004f0 <__adddf3>
 8008992:	2200      	movs	r2, #0
 8008994:	2300      	movs	r3, #0
 8008996:	f7f7 ffdf 	bl	8000958 <__aeabi_dcmpgt>
 800899a:	2800      	cmp	r0, #0
 800899c:	d0bf      	beq.n	800891e <floor+0x46>
 800899e:	2c00      	cmp	r4, #0
 80089a0:	da02      	bge.n	80089a8 <floor+0xd0>
 80089a2:	2e14      	cmp	r6, #20
 80089a4:	d103      	bne.n	80089ae <floor+0xd6>
 80089a6:	3401      	adds	r4, #1
 80089a8:	ea25 0507 	bic.w	r5, r5, r7
 80089ac:	e7b7      	b.n	800891e <floor+0x46>
 80089ae:	2301      	movs	r3, #1
 80089b0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80089b4:	fa03 f606 	lsl.w	r6, r3, r6
 80089b8:	4435      	add	r5, r6
 80089ba:	4545      	cmp	r5, r8
 80089bc:	bf38      	it	cc
 80089be:	18e4      	addcc	r4, r4, r3
 80089c0:	e7f2      	b.n	80089a8 <floor+0xd0>
 80089c2:	2500      	movs	r5, #0
 80089c4:	462c      	mov	r4, r5
 80089c6:	e7aa      	b.n	800891e <floor+0x46>
 80089c8:	8800759c 	.word	0x8800759c
 80089cc:	7e37e43c 	.word	0x7e37e43c
 80089d0:	bff00000 	.word	0xbff00000
 80089d4:	000fffff 	.word	0x000fffff

080089d8 <scalbn>:
 80089d8:	b570      	push	{r4, r5, r6, lr}
 80089da:	ec55 4b10 	vmov	r4, r5, d0
 80089de:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80089e2:	4606      	mov	r6, r0
 80089e4:	462b      	mov	r3, r5
 80089e6:	b99a      	cbnz	r2, 8008a10 <scalbn+0x38>
 80089e8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80089ec:	4323      	orrs	r3, r4
 80089ee:	d036      	beq.n	8008a5e <scalbn+0x86>
 80089f0:	4b39      	ldr	r3, [pc, #228]	; (8008ad8 <scalbn+0x100>)
 80089f2:	4629      	mov	r1, r5
 80089f4:	ee10 0a10 	vmov	r0, s0
 80089f8:	2200      	movs	r2, #0
 80089fa:	f7f7 fc49 	bl	8000290 <__aeabi_dmul>
 80089fe:	4b37      	ldr	r3, [pc, #220]	; (8008adc <scalbn+0x104>)
 8008a00:	429e      	cmp	r6, r3
 8008a02:	4604      	mov	r4, r0
 8008a04:	460d      	mov	r5, r1
 8008a06:	da10      	bge.n	8008a2a <scalbn+0x52>
 8008a08:	a32b      	add	r3, pc, #172	; (adr r3, 8008ab8 <scalbn+0xe0>)
 8008a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a0e:	e03a      	b.n	8008a86 <scalbn+0xae>
 8008a10:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008a14:	428a      	cmp	r2, r1
 8008a16:	d10c      	bne.n	8008a32 <scalbn+0x5a>
 8008a18:	ee10 2a10 	vmov	r2, s0
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	4629      	mov	r1, r5
 8008a20:	f7f7 fd66 	bl	80004f0 <__adddf3>
 8008a24:	4604      	mov	r4, r0
 8008a26:	460d      	mov	r5, r1
 8008a28:	e019      	b.n	8008a5e <scalbn+0x86>
 8008a2a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008a2e:	460b      	mov	r3, r1
 8008a30:	3a36      	subs	r2, #54	; 0x36
 8008a32:	4432      	add	r2, r6
 8008a34:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008a38:	428a      	cmp	r2, r1
 8008a3a:	dd08      	ble.n	8008a4e <scalbn+0x76>
 8008a3c:	2d00      	cmp	r5, #0
 8008a3e:	a120      	add	r1, pc, #128	; (adr r1, 8008ac0 <scalbn+0xe8>)
 8008a40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a44:	da1c      	bge.n	8008a80 <scalbn+0xa8>
 8008a46:	a120      	add	r1, pc, #128	; (adr r1, 8008ac8 <scalbn+0xf0>)
 8008a48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a4c:	e018      	b.n	8008a80 <scalbn+0xa8>
 8008a4e:	2a00      	cmp	r2, #0
 8008a50:	dd08      	ble.n	8008a64 <scalbn+0x8c>
 8008a52:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008a56:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008a5a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008a5e:	ec45 4b10 	vmov	d0, r4, r5
 8008a62:	bd70      	pop	{r4, r5, r6, pc}
 8008a64:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008a68:	da19      	bge.n	8008a9e <scalbn+0xc6>
 8008a6a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008a6e:	429e      	cmp	r6, r3
 8008a70:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8008a74:	dd0a      	ble.n	8008a8c <scalbn+0xb4>
 8008a76:	a112      	add	r1, pc, #72	; (adr r1, 8008ac0 <scalbn+0xe8>)
 8008a78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1e2      	bne.n	8008a46 <scalbn+0x6e>
 8008a80:	a30f      	add	r3, pc, #60	; (adr r3, 8008ac0 <scalbn+0xe8>)
 8008a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a86:	f7f7 fc03 	bl	8000290 <__aeabi_dmul>
 8008a8a:	e7cb      	b.n	8008a24 <scalbn+0x4c>
 8008a8c:	a10a      	add	r1, pc, #40	; (adr r1, 8008ab8 <scalbn+0xe0>)
 8008a8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d0b8      	beq.n	8008a08 <scalbn+0x30>
 8008a96:	a10e      	add	r1, pc, #56	; (adr r1, 8008ad0 <scalbn+0xf8>)
 8008a98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a9c:	e7b4      	b.n	8008a08 <scalbn+0x30>
 8008a9e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008aa2:	3236      	adds	r2, #54	; 0x36
 8008aa4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008aa8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008aac:	4620      	mov	r0, r4
 8008aae:	4b0c      	ldr	r3, [pc, #48]	; (8008ae0 <scalbn+0x108>)
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	e7e8      	b.n	8008a86 <scalbn+0xae>
 8008ab4:	f3af 8000 	nop.w
 8008ab8:	c2f8f359 	.word	0xc2f8f359
 8008abc:	01a56e1f 	.word	0x01a56e1f
 8008ac0:	8800759c 	.word	0x8800759c
 8008ac4:	7e37e43c 	.word	0x7e37e43c
 8008ac8:	8800759c 	.word	0x8800759c
 8008acc:	fe37e43c 	.word	0xfe37e43c
 8008ad0:	c2f8f359 	.word	0xc2f8f359
 8008ad4:	81a56e1f 	.word	0x81a56e1f
 8008ad8:	43500000 	.word	0x43500000
 8008adc:	ffff3cb0 	.word	0xffff3cb0
 8008ae0:	3c900000 	.word	0x3c900000

08008ae4 <__errno>:
 8008ae4:	4b01      	ldr	r3, [pc, #4]	; (8008aec <__errno+0x8>)
 8008ae6:	6818      	ldr	r0, [r3, #0]
 8008ae8:	4770      	bx	lr
 8008aea:	bf00      	nop
 8008aec:	20000030 	.word	0x20000030

08008af0 <__libc_init_array>:
 8008af0:	b570      	push	{r4, r5, r6, lr}
 8008af2:	4d0d      	ldr	r5, [pc, #52]	; (8008b28 <__libc_init_array+0x38>)
 8008af4:	4c0d      	ldr	r4, [pc, #52]	; (8008b2c <__libc_init_array+0x3c>)
 8008af6:	1b64      	subs	r4, r4, r5
 8008af8:	10a4      	asrs	r4, r4, #2
 8008afa:	2600      	movs	r6, #0
 8008afc:	42a6      	cmp	r6, r4
 8008afe:	d109      	bne.n	8008b14 <__libc_init_array+0x24>
 8008b00:	4d0b      	ldr	r5, [pc, #44]	; (8008b30 <__libc_init_array+0x40>)
 8008b02:	4c0c      	ldr	r4, [pc, #48]	; (8008b34 <__libc_init_array+0x44>)
 8008b04:	f000 fc4e 	bl	80093a4 <_init>
 8008b08:	1b64      	subs	r4, r4, r5
 8008b0a:	10a4      	asrs	r4, r4, #2
 8008b0c:	2600      	movs	r6, #0
 8008b0e:	42a6      	cmp	r6, r4
 8008b10:	d105      	bne.n	8008b1e <__libc_init_array+0x2e>
 8008b12:	bd70      	pop	{r4, r5, r6, pc}
 8008b14:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b18:	4798      	blx	r3
 8008b1a:	3601      	adds	r6, #1
 8008b1c:	e7ee      	b.n	8008afc <__libc_init_array+0xc>
 8008b1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b22:	4798      	blx	r3
 8008b24:	3601      	adds	r6, #1
 8008b26:	e7f2      	b.n	8008b0e <__libc_init_array+0x1e>
 8008b28:	0800999c 	.word	0x0800999c
 8008b2c:	0800999c 	.word	0x0800999c
 8008b30:	0800999c 	.word	0x0800999c
 8008b34:	080099a0 	.word	0x080099a0

08008b38 <memset>:
 8008b38:	4402      	add	r2, r0
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d100      	bne.n	8008b42 <memset+0xa>
 8008b40:	4770      	bx	lr
 8008b42:	f803 1b01 	strb.w	r1, [r3], #1
 8008b46:	e7f9      	b.n	8008b3c <memset+0x4>

08008b48 <siprintf>:
 8008b48:	b40e      	push	{r1, r2, r3}
 8008b4a:	b500      	push	{lr}
 8008b4c:	b09c      	sub	sp, #112	; 0x70
 8008b4e:	ab1d      	add	r3, sp, #116	; 0x74
 8008b50:	9002      	str	r0, [sp, #8]
 8008b52:	9006      	str	r0, [sp, #24]
 8008b54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008b58:	4809      	ldr	r0, [pc, #36]	; (8008b80 <siprintf+0x38>)
 8008b5a:	9107      	str	r1, [sp, #28]
 8008b5c:	9104      	str	r1, [sp, #16]
 8008b5e:	4909      	ldr	r1, [pc, #36]	; (8008b84 <siprintf+0x3c>)
 8008b60:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b64:	9105      	str	r1, [sp, #20]
 8008b66:	6800      	ldr	r0, [r0, #0]
 8008b68:	9301      	str	r3, [sp, #4]
 8008b6a:	a902      	add	r1, sp, #8
 8008b6c:	f000 f868 	bl	8008c40 <_svfiprintf_r>
 8008b70:	9b02      	ldr	r3, [sp, #8]
 8008b72:	2200      	movs	r2, #0
 8008b74:	701a      	strb	r2, [r3, #0]
 8008b76:	b01c      	add	sp, #112	; 0x70
 8008b78:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b7c:	b003      	add	sp, #12
 8008b7e:	4770      	bx	lr
 8008b80:	20000030 	.word	0x20000030
 8008b84:	ffff0208 	.word	0xffff0208

08008b88 <__ssputs_r>:
 8008b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b8c:	688e      	ldr	r6, [r1, #8]
 8008b8e:	429e      	cmp	r6, r3
 8008b90:	4682      	mov	sl, r0
 8008b92:	460c      	mov	r4, r1
 8008b94:	4690      	mov	r8, r2
 8008b96:	461f      	mov	r7, r3
 8008b98:	d838      	bhi.n	8008c0c <__ssputs_r+0x84>
 8008b9a:	898a      	ldrh	r2, [r1, #12]
 8008b9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008ba0:	d032      	beq.n	8008c08 <__ssputs_r+0x80>
 8008ba2:	6825      	ldr	r5, [r4, #0]
 8008ba4:	6909      	ldr	r1, [r1, #16]
 8008ba6:	eba5 0901 	sub.w	r9, r5, r1
 8008baa:	6965      	ldr	r5, [r4, #20]
 8008bac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008bb0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008bb4:	3301      	adds	r3, #1
 8008bb6:	444b      	add	r3, r9
 8008bb8:	106d      	asrs	r5, r5, #1
 8008bba:	429d      	cmp	r5, r3
 8008bbc:	bf38      	it	cc
 8008bbe:	461d      	movcc	r5, r3
 8008bc0:	0553      	lsls	r3, r2, #21
 8008bc2:	d531      	bpl.n	8008c28 <__ssputs_r+0xa0>
 8008bc4:	4629      	mov	r1, r5
 8008bc6:	f000 fb47 	bl	8009258 <_malloc_r>
 8008bca:	4606      	mov	r6, r0
 8008bcc:	b950      	cbnz	r0, 8008be4 <__ssputs_r+0x5c>
 8008bce:	230c      	movs	r3, #12
 8008bd0:	f8ca 3000 	str.w	r3, [sl]
 8008bd4:	89a3      	ldrh	r3, [r4, #12]
 8008bd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bda:	81a3      	strh	r3, [r4, #12]
 8008bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8008be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be4:	6921      	ldr	r1, [r4, #16]
 8008be6:	464a      	mov	r2, r9
 8008be8:	f000 fabe 	bl	8009168 <memcpy>
 8008bec:	89a3      	ldrh	r3, [r4, #12]
 8008bee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008bf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bf6:	81a3      	strh	r3, [r4, #12]
 8008bf8:	6126      	str	r6, [r4, #16]
 8008bfa:	6165      	str	r5, [r4, #20]
 8008bfc:	444e      	add	r6, r9
 8008bfe:	eba5 0509 	sub.w	r5, r5, r9
 8008c02:	6026      	str	r6, [r4, #0]
 8008c04:	60a5      	str	r5, [r4, #8]
 8008c06:	463e      	mov	r6, r7
 8008c08:	42be      	cmp	r6, r7
 8008c0a:	d900      	bls.n	8008c0e <__ssputs_r+0x86>
 8008c0c:	463e      	mov	r6, r7
 8008c0e:	4632      	mov	r2, r6
 8008c10:	6820      	ldr	r0, [r4, #0]
 8008c12:	4641      	mov	r1, r8
 8008c14:	f000 fab6 	bl	8009184 <memmove>
 8008c18:	68a3      	ldr	r3, [r4, #8]
 8008c1a:	6822      	ldr	r2, [r4, #0]
 8008c1c:	1b9b      	subs	r3, r3, r6
 8008c1e:	4432      	add	r2, r6
 8008c20:	60a3      	str	r3, [r4, #8]
 8008c22:	6022      	str	r2, [r4, #0]
 8008c24:	2000      	movs	r0, #0
 8008c26:	e7db      	b.n	8008be0 <__ssputs_r+0x58>
 8008c28:	462a      	mov	r2, r5
 8008c2a:	f000 fb6f 	bl	800930c <_realloc_r>
 8008c2e:	4606      	mov	r6, r0
 8008c30:	2800      	cmp	r0, #0
 8008c32:	d1e1      	bne.n	8008bf8 <__ssputs_r+0x70>
 8008c34:	6921      	ldr	r1, [r4, #16]
 8008c36:	4650      	mov	r0, sl
 8008c38:	f000 fabe 	bl	80091b8 <_free_r>
 8008c3c:	e7c7      	b.n	8008bce <__ssputs_r+0x46>
	...

08008c40 <_svfiprintf_r>:
 8008c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c44:	4698      	mov	r8, r3
 8008c46:	898b      	ldrh	r3, [r1, #12]
 8008c48:	061b      	lsls	r3, r3, #24
 8008c4a:	b09d      	sub	sp, #116	; 0x74
 8008c4c:	4607      	mov	r7, r0
 8008c4e:	460d      	mov	r5, r1
 8008c50:	4614      	mov	r4, r2
 8008c52:	d50e      	bpl.n	8008c72 <_svfiprintf_r+0x32>
 8008c54:	690b      	ldr	r3, [r1, #16]
 8008c56:	b963      	cbnz	r3, 8008c72 <_svfiprintf_r+0x32>
 8008c58:	2140      	movs	r1, #64	; 0x40
 8008c5a:	f000 fafd 	bl	8009258 <_malloc_r>
 8008c5e:	6028      	str	r0, [r5, #0]
 8008c60:	6128      	str	r0, [r5, #16]
 8008c62:	b920      	cbnz	r0, 8008c6e <_svfiprintf_r+0x2e>
 8008c64:	230c      	movs	r3, #12
 8008c66:	603b      	str	r3, [r7, #0]
 8008c68:	f04f 30ff 	mov.w	r0, #4294967295
 8008c6c:	e0d1      	b.n	8008e12 <_svfiprintf_r+0x1d2>
 8008c6e:	2340      	movs	r3, #64	; 0x40
 8008c70:	616b      	str	r3, [r5, #20]
 8008c72:	2300      	movs	r3, #0
 8008c74:	9309      	str	r3, [sp, #36]	; 0x24
 8008c76:	2320      	movs	r3, #32
 8008c78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c80:	2330      	movs	r3, #48	; 0x30
 8008c82:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008e2c <_svfiprintf_r+0x1ec>
 8008c86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c8a:	f04f 0901 	mov.w	r9, #1
 8008c8e:	4623      	mov	r3, r4
 8008c90:	469a      	mov	sl, r3
 8008c92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c96:	b10a      	cbz	r2, 8008c9c <_svfiprintf_r+0x5c>
 8008c98:	2a25      	cmp	r2, #37	; 0x25
 8008c9a:	d1f9      	bne.n	8008c90 <_svfiprintf_r+0x50>
 8008c9c:	ebba 0b04 	subs.w	fp, sl, r4
 8008ca0:	d00b      	beq.n	8008cba <_svfiprintf_r+0x7a>
 8008ca2:	465b      	mov	r3, fp
 8008ca4:	4622      	mov	r2, r4
 8008ca6:	4629      	mov	r1, r5
 8008ca8:	4638      	mov	r0, r7
 8008caa:	f7ff ff6d 	bl	8008b88 <__ssputs_r>
 8008cae:	3001      	adds	r0, #1
 8008cb0:	f000 80aa 	beq.w	8008e08 <_svfiprintf_r+0x1c8>
 8008cb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cb6:	445a      	add	r2, fp
 8008cb8:	9209      	str	r2, [sp, #36]	; 0x24
 8008cba:	f89a 3000 	ldrb.w	r3, [sl]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	f000 80a2 	beq.w	8008e08 <_svfiprintf_r+0x1c8>
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8008cca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cce:	f10a 0a01 	add.w	sl, sl, #1
 8008cd2:	9304      	str	r3, [sp, #16]
 8008cd4:	9307      	str	r3, [sp, #28]
 8008cd6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008cda:	931a      	str	r3, [sp, #104]	; 0x68
 8008cdc:	4654      	mov	r4, sl
 8008cde:	2205      	movs	r2, #5
 8008ce0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ce4:	4851      	ldr	r0, [pc, #324]	; (8008e2c <_svfiprintf_r+0x1ec>)
 8008ce6:	f7f7 fa83 	bl	80001f0 <memchr>
 8008cea:	9a04      	ldr	r2, [sp, #16]
 8008cec:	b9d8      	cbnz	r0, 8008d26 <_svfiprintf_r+0xe6>
 8008cee:	06d0      	lsls	r0, r2, #27
 8008cf0:	bf44      	itt	mi
 8008cf2:	2320      	movmi	r3, #32
 8008cf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cf8:	0711      	lsls	r1, r2, #28
 8008cfa:	bf44      	itt	mi
 8008cfc:	232b      	movmi	r3, #43	; 0x2b
 8008cfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d02:	f89a 3000 	ldrb.w	r3, [sl]
 8008d06:	2b2a      	cmp	r3, #42	; 0x2a
 8008d08:	d015      	beq.n	8008d36 <_svfiprintf_r+0xf6>
 8008d0a:	9a07      	ldr	r2, [sp, #28]
 8008d0c:	4654      	mov	r4, sl
 8008d0e:	2000      	movs	r0, #0
 8008d10:	f04f 0c0a 	mov.w	ip, #10
 8008d14:	4621      	mov	r1, r4
 8008d16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d1a:	3b30      	subs	r3, #48	; 0x30
 8008d1c:	2b09      	cmp	r3, #9
 8008d1e:	d94e      	bls.n	8008dbe <_svfiprintf_r+0x17e>
 8008d20:	b1b0      	cbz	r0, 8008d50 <_svfiprintf_r+0x110>
 8008d22:	9207      	str	r2, [sp, #28]
 8008d24:	e014      	b.n	8008d50 <_svfiprintf_r+0x110>
 8008d26:	eba0 0308 	sub.w	r3, r0, r8
 8008d2a:	fa09 f303 	lsl.w	r3, r9, r3
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	9304      	str	r3, [sp, #16]
 8008d32:	46a2      	mov	sl, r4
 8008d34:	e7d2      	b.n	8008cdc <_svfiprintf_r+0x9c>
 8008d36:	9b03      	ldr	r3, [sp, #12]
 8008d38:	1d19      	adds	r1, r3, #4
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	9103      	str	r1, [sp, #12]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	bfbb      	ittet	lt
 8008d42:	425b      	neglt	r3, r3
 8008d44:	f042 0202 	orrlt.w	r2, r2, #2
 8008d48:	9307      	strge	r3, [sp, #28]
 8008d4a:	9307      	strlt	r3, [sp, #28]
 8008d4c:	bfb8      	it	lt
 8008d4e:	9204      	strlt	r2, [sp, #16]
 8008d50:	7823      	ldrb	r3, [r4, #0]
 8008d52:	2b2e      	cmp	r3, #46	; 0x2e
 8008d54:	d10c      	bne.n	8008d70 <_svfiprintf_r+0x130>
 8008d56:	7863      	ldrb	r3, [r4, #1]
 8008d58:	2b2a      	cmp	r3, #42	; 0x2a
 8008d5a:	d135      	bne.n	8008dc8 <_svfiprintf_r+0x188>
 8008d5c:	9b03      	ldr	r3, [sp, #12]
 8008d5e:	1d1a      	adds	r2, r3, #4
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	9203      	str	r2, [sp, #12]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	bfb8      	it	lt
 8008d68:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d6c:	3402      	adds	r4, #2
 8008d6e:	9305      	str	r3, [sp, #20]
 8008d70:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008e3c <_svfiprintf_r+0x1fc>
 8008d74:	7821      	ldrb	r1, [r4, #0]
 8008d76:	2203      	movs	r2, #3
 8008d78:	4650      	mov	r0, sl
 8008d7a:	f7f7 fa39 	bl	80001f0 <memchr>
 8008d7e:	b140      	cbz	r0, 8008d92 <_svfiprintf_r+0x152>
 8008d80:	2340      	movs	r3, #64	; 0x40
 8008d82:	eba0 000a 	sub.w	r0, r0, sl
 8008d86:	fa03 f000 	lsl.w	r0, r3, r0
 8008d8a:	9b04      	ldr	r3, [sp, #16]
 8008d8c:	4303      	orrs	r3, r0
 8008d8e:	3401      	adds	r4, #1
 8008d90:	9304      	str	r3, [sp, #16]
 8008d92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d96:	4826      	ldr	r0, [pc, #152]	; (8008e30 <_svfiprintf_r+0x1f0>)
 8008d98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d9c:	2206      	movs	r2, #6
 8008d9e:	f7f7 fa27 	bl	80001f0 <memchr>
 8008da2:	2800      	cmp	r0, #0
 8008da4:	d038      	beq.n	8008e18 <_svfiprintf_r+0x1d8>
 8008da6:	4b23      	ldr	r3, [pc, #140]	; (8008e34 <_svfiprintf_r+0x1f4>)
 8008da8:	bb1b      	cbnz	r3, 8008df2 <_svfiprintf_r+0x1b2>
 8008daa:	9b03      	ldr	r3, [sp, #12]
 8008dac:	3307      	adds	r3, #7
 8008dae:	f023 0307 	bic.w	r3, r3, #7
 8008db2:	3308      	adds	r3, #8
 8008db4:	9303      	str	r3, [sp, #12]
 8008db6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008db8:	4433      	add	r3, r6
 8008dba:	9309      	str	r3, [sp, #36]	; 0x24
 8008dbc:	e767      	b.n	8008c8e <_svfiprintf_r+0x4e>
 8008dbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8008dc2:	460c      	mov	r4, r1
 8008dc4:	2001      	movs	r0, #1
 8008dc6:	e7a5      	b.n	8008d14 <_svfiprintf_r+0xd4>
 8008dc8:	2300      	movs	r3, #0
 8008dca:	3401      	adds	r4, #1
 8008dcc:	9305      	str	r3, [sp, #20]
 8008dce:	4619      	mov	r1, r3
 8008dd0:	f04f 0c0a 	mov.w	ip, #10
 8008dd4:	4620      	mov	r0, r4
 8008dd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dda:	3a30      	subs	r2, #48	; 0x30
 8008ddc:	2a09      	cmp	r2, #9
 8008dde:	d903      	bls.n	8008de8 <_svfiprintf_r+0x1a8>
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d0c5      	beq.n	8008d70 <_svfiprintf_r+0x130>
 8008de4:	9105      	str	r1, [sp, #20]
 8008de6:	e7c3      	b.n	8008d70 <_svfiprintf_r+0x130>
 8008de8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dec:	4604      	mov	r4, r0
 8008dee:	2301      	movs	r3, #1
 8008df0:	e7f0      	b.n	8008dd4 <_svfiprintf_r+0x194>
 8008df2:	ab03      	add	r3, sp, #12
 8008df4:	9300      	str	r3, [sp, #0]
 8008df6:	462a      	mov	r2, r5
 8008df8:	4b0f      	ldr	r3, [pc, #60]	; (8008e38 <_svfiprintf_r+0x1f8>)
 8008dfa:	a904      	add	r1, sp, #16
 8008dfc:	4638      	mov	r0, r7
 8008dfe:	f3af 8000 	nop.w
 8008e02:	1c42      	adds	r2, r0, #1
 8008e04:	4606      	mov	r6, r0
 8008e06:	d1d6      	bne.n	8008db6 <_svfiprintf_r+0x176>
 8008e08:	89ab      	ldrh	r3, [r5, #12]
 8008e0a:	065b      	lsls	r3, r3, #25
 8008e0c:	f53f af2c 	bmi.w	8008c68 <_svfiprintf_r+0x28>
 8008e10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e12:	b01d      	add	sp, #116	; 0x74
 8008e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e18:	ab03      	add	r3, sp, #12
 8008e1a:	9300      	str	r3, [sp, #0]
 8008e1c:	462a      	mov	r2, r5
 8008e1e:	4b06      	ldr	r3, [pc, #24]	; (8008e38 <_svfiprintf_r+0x1f8>)
 8008e20:	a904      	add	r1, sp, #16
 8008e22:	4638      	mov	r0, r7
 8008e24:	f000 f87a 	bl	8008f1c <_printf_i>
 8008e28:	e7eb      	b.n	8008e02 <_svfiprintf_r+0x1c2>
 8008e2a:	bf00      	nop
 8008e2c:	08009960 	.word	0x08009960
 8008e30:	0800996a 	.word	0x0800996a
 8008e34:	00000000 	.word	0x00000000
 8008e38:	08008b89 	.word	0x08008b89
 8008e3c:	08009966 	.word	0x08009966

08008e40 <_printf_common>:
 8008e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e44:	4616      	mov	r6, r2
 8008e46:	4699      	mov	r9, r3
 8008e48:	688a      	ldr	r2, [r1, #8]
 8008e4a:	690b      	ldr	r3, [r1, #16]
 8008e4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008e50:	4293      	cmp	r3, r2
 8008e52:	bfb8      	it	lt
 8008e54:	4613      	movlt	r3, r2
 8008e56:	6033      	str	r3, [r6, #0]
 8008e58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008e5c:	4607      	mov	r7, r0
 8008e5e:	460c      	mov	r4, r1
 8008e60:	b10a      	cbz	r2, 8008e66 <_printf_common+0x26>
 8008e62:	3301      	adds	r3, #1
 8008e64:	6033      	str	r3, [r6, #0]
 8008e66:	6823      	ldr	r3, [r4, #0]
 8008e68:	0699      	lsls	r1, r3, #26
 8008e6a:	bf42      	ittt	mi
 8008e6c:	6833      	ldrmi	r3, [r6, #0]
 8008e6e:	3302      	addmi	r3, #2
 8008e70:	6033      	strmi	r3, [r6, #0]
 8008e72:	6825      	ldr	r5, [r4, #0]
 8008e74:	f015 0506 	ands.w	r5, r5, #6
 8008e78:	d106      	bne.n	8008e88 <_printf_common+0x48>
 8008e7a:	f104 0a19 	add.w	sl, r4, #25
 8008e7e:	68e3      	ldr	r3, [r4, #12]
 8008e80:	6832      	ldr	r2, [r6, #0]
 8008e82:	1a9b      	subs	r3, r3, r2
 8008e84:	42ab      	cmp	r3, r5
 8008e86:	dc26      	bgt.n	8008ed6 <_printf_common+0x96>
 8008e88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008e8c:	1e13      	subs	r3, r2, #0
 8008e8e:	6822      	ldr	r2, [r4, #0]
 8008e90:	bf18      	it	ne
 8008e92:	2301      	movne	r3, #1
 8008e94:	0692      	lsls	r2, r2, #26
 8008e96:	d42b      	bmi.n	8008ef0 <_printf_common+0xb0>
 8008e98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008e9c:	4649      	mov	r1, r9
 8008e9e:	4638      	mov	r0, r7
 8008ea0:	47c0      	blx	r8
 8008ea2:	3001      	adds	r0, #1
 8008ea4:	d01e      	beq.n	8008ee4 <_printf_common+0xa4>
 8008ea6:	6823      	ldr	r3, [r4, #0]
 8008ea8:	68e5      	ldr	r5, [r4, #12]
 8008eaa:	6832      	ldr	r2, [r6, #0]
 8008eac:	f003 0306 	and.w	r3, r3, #6
 8008eb0:	2b04      	cmp	r3, #4
 8008eb2:	bf08      	it	eq
 8008eb4:	1aad      	subeq	r5, r5, r2
 8008eb6:	68a3      	ldr	r3, [r4, #8]
 8008eb8:	6922      	ldr	r2, [r4, #16]
 8008eba:	bf0c      	ite	eq
 8008ebc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ec0:	2500      	movne	r5, #0
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	bfc4      	itt	gt
 8008ec6:	1a9b      	subgt	r3, r3, r2
 8008ec8:	18ed      	addgt	r5, r5, r3
 8008eca:	2600      	movs	r6, #0
 8008ecc:	341a      	adds	r4, #26
 8008ece:	42b5      	cmp	r5, r6
 8008ed0:	d11a      	bne.n	8008f08 <_printf_common+0xc8>
 8008ed2:	2000      	movs	r0, #0
 8008ed4:	e008      	b.n	8008ee8 <_printf_common+0xa8>
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	4652      	mov	r2, sl
 8008eda:	4649      	mov	r1, r9
 8008edc:	4638      	mov	r0, r7
 8008ede:	47c0      	blx	r8
 8008ee0:	3001      	adds	r0, #1
 8008ee2:	d103      	bne.n	8008eec <_printf_common+0xac>
 8008ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eec:	3501      	adds	r5, #1
 8008eee:	e7c6      	b.n	8008e7e <_printf_common+0x3e>
 8008ef0:	18e1      	adds	r1, r4, r3
 8008ef2:	1c5a      	adds	r2, r3, #1
 8008ef4:	2030      	movs	r0, #48	; 0x30
 8008ef6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008efa:	4422      	add	r2, r4
 8008efc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008f00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008f04:	3302      	adds	r3, #2
 8008f06:	e7c7      	b.n	8008e98 <_printf_common+0x58>
 8008f08:	2301      	movs	r3, #1
 8008f0a:	4622      	mov	r2, r4
 8008f0c:	4649      	mov	r1, r9
 8008f0e:	4638      	mov	r0, r7
 8008f10:	47c0      	blx	r8
 8008f12:	3001      	adds	r0, #1
 8008f14:	d0e6      	beq.n	8008ee4 <_printf_common+0xa4>
 8008f16:	3601      	adds	r6, #1
 8008f18:	e7d9      	b.n	8008ece <_printf_common+0x8e>
	...

08008f1c <_printf_i>:
 8008f1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f20:	460c      	mov	r4, r1
 8008f22:	4691      	mov	r9, r2
 8008f24:	7e27      	ldrb	r7, [r4, #24]
 8008f26:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008f28:	2f78      	cmp	r7, #120	; 0x78
 8008f2a:	4680      	mov	r8, r0
 8008f2c:	469a      	mov	sl, r3
 8008f2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008f32:	d807      	bhi.n	8008f44 <_printf_i+0x28>
 8008f34:	2f62      	cmp	r7, #98	; 0x62
 8008f36:	d80a      	bhi.n	8008f4e <_printf_i+0x32>
 8008f38:	2f00      	cmp	r7, #0
 8008f3a:	f000 80d8 	beq.w	80090ee <_printf_i+0x1d2>
 8008f3e:	2f58      	cmp	r7, #88	; 0x58
 8008f40:	f000 80a3 	beq.w	800908a <_printf_i+0x16e>
 8008f44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008f48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008f4c:	e03a      	b.n	8008fc4 <_printf_i+0xa8>
 8008f4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008f52:	2b15      	cmp	r3, #21
 8008f54:	d8f6      	bhi.n	8008f44 <_printf_i+0x28>
 8008f56:	a001      	add	r0, pc, #4	; (adr r0, 8008f5c <_printf_i+0x40>)
 8008f58:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008f5c:	08008fb5 	.word	0x08008fb5
 8008f60:	08008fc9 	.word	0x08008fc9
 8008f64:	08008f45 	.word	0x08008f45
 8008f68:	08008f45 	.word	0x08008f45
 8008f6c:	08008f45 	.word	0x08008f45
 8008f70:	08008f45 	.word	0x08008f45
 8008f74:	08008fc9 	.word	0x08008fc9
 8008f78:	08008f45 	.word	0x08008f45
 8008f7c:	08008f45 	.word	0x08008f45
 8008f80:	08008f45 	.word	0x08008f45
 8008f84:	08008f45 	.word	0x08008f45
 8008f88:	080090d5 	.word	0x080090d5
 8008f8c:	08008ff9 	.word	0x08008ff9
 8008f90:	080090b7 	.word	0x080090b7
 8008f94:	08008f45 	.word	0x08008f45
 8008f98:	08008f45 	.word	0x08008f45
 8008f9c:	080090f7 	.word	0x080090f7
 8008fa0:	08008f45 	.word	0x08008f45
 8008fa4:	08008ff9 	.word	0x08008ff9
 8008fa8:	08008f45 	.word	0x08008f45
 8008fac:	08008f45 	.word	0x08008f45
 8008fb0:	080090bf 	.word	0x080090bf
 8008fb4:	680b      	ldr	r3, [r1, #0]
 8008fb6:	1d1a      	adds	r2, r3, #4
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	600a      	str	r2, [r1, #0]
 8008fbc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008fc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	e0a3      	b.n	8009110 <_printf_i+0x1f4>
 8008fc8:	6825      	ldr	r5, [r4, #0]
 8008fca:	6808      	ldr	r0, [r1, #0]
 8008fcc:	062e      	lsls	r6, r5, #24
 8008fce:	f100 0304 	add.w	r3, r0, #4
 8008fd2:	d50a      	bpl.n	8008fea <_printf_i+0xce>
 8008fd4:	6805      	ldr	r5, [r0, #0]
 8008fd6:	600b      	str	r3, [r1, #0]
 8008fd8:	2d00      	cmp	r5, #0
 8008fda:	da03      	bge.n	8008fe4 <_printf_i+0xc8>
 8008fdc:	232d      	movs	r3, #45	; 0x2d
 8008fde:	426d      	negs	r5, r5
 8008fe0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fe4:	485e      	ldr	r0, [pc, #376]	; (8009160 <_printf_i+0x244>)
 8008fe6:	230a      	movs	r3, #10
 8008fe8:	e019      	b.n	800901e <_printf_i+0x102>
 8008fea:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008fee:	6805      	ldr	r5, [r0, #0]
 8008ff0:	600b      	str	r3, [r1, #0]
 8008ff2:	bf18      	it	ne
 8008ff4:	b22d      	sxthne	r5, r5
 8008ff6:	e7ef      	b.n	8008fd8 <_printf_i+0xbc>
 8008ff8:	680b      	ldr	r3, [r1, #0]
 8008ffa:	6825      	ldr	r5, [r4, #0]
 8008ffc:	1d18      	adds	r0, r3, #4
 8008ffe:	6008      	str	r0, [r1, #0]
 8009000:	0628      	lsls	r0, r5, #24
 8009002:	d501      	bpl.n	8009008 <_printf_i+0xec>
 8009004:	681d      	ldr	r5, [r3, #0]
 8009006:	e002      	b.n	800900e <_printf_i+0xf2>
 8009008:	0669      	lsls	r1, r5, #25
 800900a:	d5fb      	bpl.n	8009004 <_printf_i+0xe8>
 800900c:	881d      	ldrh	r5, [r3, #0]
 800900e:	4854      	ldr	r0, [pc, #336]	; (8009160 <_printf_i+0x244>)
 8009010:	2f6f      	cmp	r7, #111	; 0x6f
 8009012:	bf0c      	ite	eq
 8009014:	2308      	moveq	r3, #8
 8009016:	230a      	movne	r3, #10
 8009018:	2100      	movs	r1, #0
 800901a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800901e:	6866      	ldr	r6, [r4, #4]
 8009020:	60a6      	str	r6, [r4, #8]
 8009022:	2e00      	cmp	r6, #0
 8009024:	bfa2      	ittt	ge
 8009026:	6821      	ldrge	r1, [r4, #0]
 8009028:	f021 0104 	bicge.w	r1, r1, #4
 800902c:	6021      	strge	r1, [r4, #0]
 800902e:	b90d      	cbnz	r5, 8009034 <_printf_i+0x118>
 8009030:	2e00      	cmp	r6, #0
 8009032:	d04d      	beq.n	80090d0 <_printf_i+0x1b4>
 8009034:	4616      	mov	r6, r2
 8009036:	fbb5 f1f3 	udiv	r1, r5, r3
 800903a:	fb03 5711 	mls	r7, r3, r1, r5
 800903e:	5dc7      	ldrb	r7, [r0, r7]
 8009040:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009044:	462f      	mov	r7, r5
 8009046:	42bb      	cmp	r3, r7
 8009048:	460d      	mov	r5, r1
 800904a:	d9f4      	bls.n	8009036 <_printf_i+0x11a>
 800904c:	2b08      	cmp	r3, #8
 800904e:	d10b      	bne.n	8009068 <_printf_i+0x14c>
 8009050:	6823      	ldr	r3, [r4, #0]
 8009052:	07df      	lsls	r7, r3, #31
 8009054:	d508      	bpl.n	8009068 <_printf_i+0x14c>
 8009056:	6923      	ldr	r3, [r4, #16]
 8009058:	6861      	ldr	r1, [r4, #4]
 800905a:	4299      	cmp	r1, r3
 800905c:	bfde      	ittt	le
 800905e:	2330      	movle	r3, #48	; 0x30
 8009060:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009064:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009068:	1b92      	subs	r2, r2, r6
 800906a:	6122      	str	r2, [r4, #16]
 800906c:	f8cd a000 	str.w	sl, [sp]
 8009070:	464b      	mov	r3, r9
 8009072:	aa03      	add	r2, sp, #12
 8009074:	4621      	mov	r1, r4
 8009076:	4640      	mov	r0, r8
 8009078:	f7ff fee2 	bl	8008e40 <_printf_common>
 800907c:	3001      	adds	r0, #1
 800907e:	d14c      	bne.n	800911a <_printf_i+0x1fe>
 8009080:	f04f 30ff 	mov.w	r0, #4294967295
 8009084:	b004      	add	sp, #16
 8009086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800908a:	4835      	ldr	r0, [pc, #212]	; (8009160 <_printf_i+0x244>)
 800908c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009090:	6823      	ldr	r3, [r4, #0]
 8009092:	680e      	ldr	r6, [r1, #0]
 8009094:	061f      	lsls	r7, r3, #24
 8009096:	f856 5b04 	ldr.w	r5, [r6], #4
 800909a:	600e      	str	r6, [r1, #0]
 800909c:	d514      	bpl.n	80090c8 <_printf_i+0x1ac>
 800909e:	07d9      	lsls	r1, r3, #31
 80090a0:	bf44      	itt	mi
 80090a2:	f043 0320 	orrmi.w	r3, r3, #32
 80090a6:	6023      	strmi	r3, [r4, #0]
 80090a8:	b91d      	cbnz	r5, 80090b2 <_printf_i+0x196>
 80090aa:	6823      	ldr	r3, [r4, #0]
 80090ac:	f023 0320 	bic.w	r3, r3, #32
 80090b0:	6023      	str	r3, [r4, #0]
 80090b2:	2310      	movs	r3, #16
 80090b4:	e7b0      	b.n	8009018 <_printf_i+0xfc>
 80090b6:	6823      	ldr	r3, [r4, #0]
 80090b8:	f043 0320 	orr.w	r3, r3, #32
 80090bc:	6023      	str	r3, [r4, #0]
 80090be:	2378      	movs	r3, #120	; 0x78
 80090c0:	4828      	ldr	r0, [pc, #160]	; (8009164 <_printf_i+0x248>)
 80090c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80090c6:	e7e3      	b.n	8009090 <_printf_i+0x174>
 80090c8:	065e      	lsls	r6, r3, #25
 80090ca:	bf48      	it	mi
 80090cc:	b2ad      	uxthmi	r5, r5
 80090ce:	e7e6      	b.n	800909e <_printf_i+0x182>
 80090d0:	4616      	mov	r6, r2
 80090d2:	e7bb      	b.n	800904c <_printf_i+0x130>
 80090d4:	680b      	ldr	r3, [r1, #0]
 80090d6:	6826      	ldr	r6, [r4, #0]
 80090d8:	6960      	ldr	r0, [r4, #20]
 80090da:	1d1d      	adds	r5, r3, #4
 80090dc:	600d      	str	r5, [r1, #0]
 80090de:	0635      	lsls	r5, r6, #24
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	d501      	bpl.n	80090e8 <_printf_i+0x1cc>
 80090e4:	6018      	str	r0, [r3, #0]
 80090e6:	e002      	b.n	80090ee <_printf_i+0x1d2>
 80090e8:	0671      	lsls	r1, r6, #25
 80090ea:	d5fb      	bpl.n	80090e4 <_printf_i+0x1c8>
 80090ec:	8018      	strh	r0, [r3, #0]
 80090ee:	2300      	movs	r3, #0
 80090f0:	6123      	str	r3, [r4, #16]
 80090f2:	4616      	mov	r6, r2
 80090f4:	e7ba      	b.n	800906c <_printf_i+0x150>
 80090f6:	680b      	ldr	r3, [r1, #0]
 80090f8:	1d1a      	adds	r2, r3, #4
 80090fa:	600a      	str	r2, [r1, #0]
 80090fc:	681e      	ldr	r6, [r3, #0]
 80090fe:	6862      	ldr	r2, [r4, #4]
 8009100:	2100      	movs	r1, #0
 8009102:	4630      	mov	r0, r6
 8009104:	f7f7 f874 	bl	80001f0 <memchr>
 8009108:	b108      	cbz	r0, 800910e <_printf_i+0x1f2>
 800910a:	1b80      	subs	r0, r0, r6
 800910c:	6060      	str	r0, [r4, #4]
 800910e:	6863      	ldr	r3, [r4, #4]
 8009110:	6123      	str	r3, [r4, #16]
 8009112:	2300      	movs	r3, #0
 8009114:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009118:	e7a8      	b.n	800906c <_printf_i+0x150>
 800911a:	6923      	ldr	r3, [r4, #16]
 800911c:	4632      	mov	r2, r6
 800911e:	4649      	mov	r1, r9
 8009120:	4640      	mov	r0, r8
 8009122:	47d0      	blx	sl
 8009124:	3001      	adds	r0, #1
 8009126:	d0ab      	beq.n	8009080 <_printf_i+0x164>
 8009128:	6823      	ldr	r3, [r4, #0]
 800912a:	079b      	lsls	r3, r3, #30
 800912c:	d413      	bmi.n	8009156 <_printf_i+0x23a>
 800912e:	68e0      	ldr	r0, [r4, #12]
 8009130:	9b03      	ldr	r3, [sp, #12]
 8009132:	4298      	cmp	r0, r3
 8009134:	bfb8      	it	lt
 8009136:	4618      	movlt	r0, r3
 8009138:	e7a4      	b.n	8009084 <_printf_i+0x168>
 800913a:	2301      	movs	r3, #1
 800913c:	4632      	mov	r2, r6
 800913e:	4649      	mov	r1, r9
 8009140:	4640      	mov	r0, r8
 8009142:	47d0      	blx	sl
 8009144:	3001      	adds	r0, #1
 8009146:	d09b      	beq.n	8009080 <_printf_i+0x164>
 8009148:	3501      	adds	r5, #1
 800914a:	68e3      	ldr	r3, [r4, #12]
 800914c:	9903      	ldr	r1, [sp, #12]
 800914e:	1a5b      	subs	r3, r3, r1
 8009150:	42ab      	cmp	r3, r5
 8009152:	dcf2      	bgt.n	800913a <_printf_i+0x21e>
 8009154:	e7eb      	b.n	800912e <_printf_i+0x212>
 8009156:	2500      	movs	r5, #0
 8009158:	f104 0619 	add.w	r6, r4, #25
 800915c:	e7f5      	b.n	800914a <_printf_i+0x22e>
 800915e:	bf00      	nop
 8009160:	08009971 	.word	0x08009971
 8009164:	08009982 	.word	0x08009982

08009168 <memcpy>:
 8009168:	440a      	add	r2, r1
 800916a:	4291      	cmp	r1, r2
 800916c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009170:	d100      	bne.n	8009174 <memcpy+0xc>
 8009172:	4770      	bx	lr
 8009174:	b510      	push	{r4, lr}
 8009176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800917a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800917e:	4291      	cmp	r1, r2
 8009180:	d1f9      	bne.n	8009176 <memcpy+0xe>
 8009182:	bd10      	pop	{r4, pc}

08009184 <memmove>:
 8009184:	4288      	cmp	r0, r1
 8009186:	b510      	push	{r4, lr}
 8009188:	eb01 0402 	add.w	r4, r1, r2
 800918c:	d902      	bls.n	8009194 <memmove+0x10>
 800918e:	4284      	cmp	r4, r0
 8009190:	4623      	mov	r3, r4
 8009192:	d807      	bhi.n	80091a4 <memmove+0x20>
 8009194:	1e43      	subs	r3, r0, #1
 8009196:	42a1      	cmp	r1, r4
 8009198:	d008      	beq.n	80091ac <memmove+0x28>
 800919a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800919e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80091a2:	e7f8      	b.n	8009196 <memmove+0x12>
 80091a4:	4402      	add	r2, r0
 80091a6:	4601      	mov	r1, r0
 80091a8:	428a      	cmp	r2, r1
 80091aa:	d100      	bne.n	80091ae <memmove+0x2a>
 80091ac:	bd10      	pop	{r4, pc}
 80091ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80091b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80091b6:	e7f7      	b.n	80091a8 <memmove+0x24>

080091b8 <_free_r>:
 80091b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091ba:	2900      	cmp	r1, #0
 80091bc:	d048      	beq.n	8009250 <_free_r+0x98>
 80091be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091c2:	9001      	str	r0, [sp, #4]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	f1a1 0404 	sub.w	r4, r1, #4
 80091ca:	bfb8      	it	lt
 80091cc:	18e4      	addlt	r4, r4, r3
 80091ce:	f000 f8d3 	bl	8009378 <__malloc_lock>
 80091d2:	4a20      	ldr	r2, [pc, #128]	; (8009254 <_free_r+0x9c>)
 80091d4:	9801      	ldr	r0, [sp, #4]
 80091d6:	6813      	ldr	r3, [r2, #0]
 80091d8:	4615      	mov	r5, r2
 80091da:	b933      	cbnz	r3, 80091ea <_free_r+0x32>
 80091dc:	6063      	str	r3, [r4, #4]
 80091de:	6014      	str	r4, [r2, #0]
 80091e0:	b003      	add	sp, #12
 80091e2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80091e6:	f000 b8cd 	b.w	8009384 <__malloc_unlock>
 80091ea:	42a3      	cmp	r3, r4
 80091ec:	d90b      	bls.n	8009206 <_free_r+0x4e>
 80091ee:	6821      	ldr	r1, [r4, #0]
 80091f0:	1862      	adds	r2, r4, r1
 80091f2:	4293      	cmp	r3, r2
 80091f4:	bf04      	itt	eq
 80091f6:	681a      	ldreq	r2, [r3, #0]
 80091f8:	685b      	ldreq	r3, [r3, #4]
 80091fa:	6063      	str	r3, [r4, #4]
 80091fc:	bf04      	itt	eq
 80091fe:	1852      	addeq	r2, r2, r1
 8009200:	6022      	streq	r2, [r4, #0]
 8009202:	602c      	str	r4, [r5, #0]
 8009204:	e7ec      	b.n	80091e0 <_free_r+0x28>
 8009206:	461a      	mov	r2, r3
 8009208:	685b      	ldr	r3, [r3, #4]
 800920a:	b10b      	cbz	r3, 8009210 <_free_r+0x58>
 800920c:	42a3      	cmp	r3, r4
 800920e:	d9fa      	bls.n	8009206 <_free_r+0x4e>
 8009210:	6811      	ldr	r1, [r2, #0]
 8009212:	1855      	adds	r5, r2, r1
 8009214:	42a5      	cmp	r5, r4
 8009216:	d10b      	bne.n	8009230 <_free_r+0x78>
 8009218:	6824      	ldr	r4, [r4, #0]
 800921a:	4421      	add	r1, r4
 800921c:	1854      	adds	r4, r2, r1
 800921e:	42a3      	cmp	r3, r4
 8009220:	6011      	str	r1, [r2, #0]
 8009222:	d1dd      	bne.n	80091e0 <_free_r+0x28>
 8009224:	681c      	ldr	r4, [r3, #0]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	6053      	str	r3, [r2, #4]
 800922a:	4421      	add	r1, r4
 800922c:	6011      	str	r1, [r2, #0]
 800922e:	e7d7      	b.n	80091e0 <_free_r+0x28>
 8009230:	d902      	bls.n	8009238 <_free_r+0x80>
 8009232:	230c      	movs	r3, #12
 8009234:	6003      	str	r3, [r0, #0]
 8009236:	e7d3      	b.n	80091e0 <_free_r+0x28>
 8009238:	6825      	ldr	r5, [r4, #0]
 800923a:	1961      	adds	r1, r4, r5
 800923c:	428b      	cmp	r3, r1
 800923e:	bf04      	itt	eq
 8009240:	6819      	ldreq	r1, [r3, #0]
 8009242:	685b      	ldreq	r3, [r3, #4]
 8009244:	6063      	str	r3, [r4, #4]
 8009246:	bf04      	itt	eq
 8009248:	1949      	addeq	r1, r1, r5
 800924a:	6021      	streq	r1, [r4, #0]
 800924c:	6054      	str	r4, [r2, #4]
 800924e:	e7c7      	b.n	80091e0 <_free_r+0x28>
 8009250:	b003      	add	sp, #12
 8009252:	bd30      	pop	{r4, r5, pc}
 8009254:	20000124 	.word	0x20000124

08009258 <_malloc_r>:
 8009258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925a:	1ccd      	adds	r5, r1, #3
 800925c:	f025 0503 	bic.w	r5, r5, #3
 8009260:	3508      	adds	r5, #8
 8009262:	2d0c      	cmp	r5, #12
 8009264:	bf38      	it	cc
 8009266:	250c      	movcc	r5, #12
 8009268:	2d00      	cmp	r5, #0
 800926a:	4606      	mov	r6, r0
 800926c:	db01      	blt.n	8009272 <_malloc_r+0x1a>
 800926e:	42a9      	cmp	r1, r5
 8009270:	d903      	bls.n	800927a <_malloc_r+0x22>
 8009272:	230c      	movs	r3, #12
 8009274:	6033      	str	r3, [r6, #0]
 8009276:	2000      	movs	r0, #0
 8009278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800927a:	f000 f87d 	bl	8009378 <__malloc_lock>
 800927e:	4921      	ldr	r1, [pc, #132]	; (8009304 <_malloc_r+0xac>)
 8009280:	680a      	ldr	r2, [r1, #0]
 8009282:	4614      	mov	r4, r2
 8009284:	b99c      	cbnz	r4, 80092ae <_malloc_r+0x56>
 8009286:	4f20      	ldr	r7, [pc, #128]	; (8009308 <_malloc_r+0xb0>)
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	b923      	cbnz	r3, 8009296 <_malloc_r+0x3e>
 800928c:	4621      	mov	r1, r4
 800928e:	4630      	mov	r0, r6
 8009290:	f000 f862 	bl	8009358 <_sbrk_r>
 8009294:	6038      	str	r0, [r7, #0]
 8009296:	4629      	mov	r1, r5
 8009298:	4630      	mov	r0, r6
 800929a:	f000 f85d 	bl	8009358 <_sbrk_r>
 800929e:	1c43      	adds	r3, r0, #1
 80092a0:	d123      	bne.n	80092ea <_malloc_r+0x92>
 80092a2:	230c      	movs	r3, #12
 80092a4:	6033      	str	r3, [r6, #0]
 80092a6:	4630      	mov	r0, r6
 80092a8:	f000 f86c 	bl	8009384 <__malloc_unlock>
 80092ac:	e7e3      	b.n	8009276 <_malloc_r+0x1e>
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	1b5b      	subs	r3, r3, r5
 80092b2:	d417      	bmi.n	80092e4 <_malloc_r+0x8c>
 80092b4:	2b0b      	cmp	r3, #11
 80092b6:	d903      	bls.n	80092c0 <_malloc_r+0x68>
 80092b8:	6023      	str	r3, [r4, #0]
 80092ba:	441c      	add	r4, r3
 80092bc:	6025      	str	r5, [r4, #0]
 80092be:	e004      	b.n	80092ca <_malloc_r+0x72>
 80092c0:	6863      	ldr	r3, [r4, #4]
 80092c2:	42a2      	cmp	r2, r4
 80092c4:	bf0c      	ite	eq
 80092c6:	600b      	streq	r3, [r1, #0]
 80092c8:	6053      	strne	r3, [r2, #4]
 80092ca:	4630      	mov	r0, r6
 80092cc:	f000 f85a 	bl	8009384 <__malloc_unlock>
 80092d0:	f104 000b 	add.w	r0, r4, #11
 80092d4:	1d23      	adds	r3, r4, #4
 80092d6:	f020 0007 	bic.w	r0, r0, #7
 80092da:	1ac2      	subs	r2, r0, r3
 80092dc:	d0cc      	beq.n	8009278 <_malloc_r+0x20>
 80092de:	1a1b      	subs	r3, r3, r0
 80092e0:	50a3      	str	r3, [r4, r2]
 80092e2:	e7c9      	b.n	8009278 <_malloc_r+0x20>
 80092e4:	4622      	mov	r2, r4
 80092e6:	6864      	ldr	r4, [r4, #4]
 80092e8:	e7cc      	b.n	8009284 <_malloc_r+0x2c>
 80092ea:	1cc4      	adds	r4, r0, #3
 80092ec:	f024 0403 	bic.w	r4, r4, #3
 80092f0:	42a0      	cmp	r0, r4
 80092f2:	d0e3      	beq.n	80092bc <_malloc_r+0x64>
 80092f4:	1a21      	subs	r1, r4, r0
 80092f6:	4630      	mov	r0, r6
 80092f8:	f000 f82e 	bl	8009358 <_sbrk_r>
 80092fc:	3001      	adds	r0, #1
 80092fe:	d1dd      	bne.n	80092bc <_malloc_r+0x64>
 8009300:	e7cf      	b.n	80092a2 <_malloc_r+0x4a>
 8009302:	bf00      	nop
 8009304:	20000124 	.word	0x20000124
 8009308:	20000128 	.word	0x20000128

0800930c <_realloc_r>:
 800930c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800930e:	4607      	mov	r7, r0
 8009310:	4614      	mov	r4, r2
 8009312:	460e      	mov	r6, r1
 8009314:	b921      	cbnz	r1, 8009320 <_realloc_r+0x14>
 8009316:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800931a:	4611      	mov	r1, r2
 800931c:	f7ff bf9c 	b.w	8009258 <_malloc_r>
 8009320:	b922      	cbnz	r2, 800932c <_realloc_r+0x20>
 8009322:	f7ff ff49 	bl	80091b8 <_free_r>
 8009326:	4625      	mov	r5, r4
 8009328:	4628      	mov	r0, r5
 800932a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800932c:	f000 f830 	bl	8009390 <_malloc_usable_size_r>
 8009330:	42a0      	cmp	r0, r4
 8009332:	d20f      	bcs.n	8009354 <_realloc_r+0x48>
 8009334:	4621      	mov	r1, r4
 8009336:	4638      	mov	r0, r7
 8009338:	f7ff ff8e 	bl	8009258 <_malloc_r>
 800933c:	4605      	mov	r5, r0
 800933e:	2800      	cmp	r0, #0
 8009340:	d0f2      	beq.n	8009328 <_realloc_r+0x1c>
 8009342:	4631      	mov	r1, r6
 8009344:	4622      	mov	r2, r4
 8009346:	f7ff ff0f 	bl	8009168 <memcpy>
 800934a:	4631      	mov	r1, r6
 800934c:	4638      	mov	r0, r7
 800934e:	f7ff ff33 	bl	80091b8 <_free_r>
 8009352:	e7e9      	b.n	8009328 <_realloc_r+0x1c>
 8009354:	4635      	mov	r5, r6
 8009356:	e7e7      	b.n	8009328 <_realloc_r+0x1c>

08009358 <_sbrk_r>:
 8009358:	b538      	push	{r3, r4, r5, lr}
 800935a:	4d06      	ldr	r5, [pc, #24]	; (8009374 <_sbrk_r+0x1c>)
 800935c:	2300      	movs	r3, #0
 800935e:	4604      	mov	r4, r0
 8009360:	4608      	mov	r0, r1
 8009362:	602b      	str	r3, [r5, #0]
 8009364:	f7fa f98a 	bl	800367c <_sbrk>
 8009368:	1c43      	adds	r3, r0, #1
 800936a:	d102      	bne.n	8009372 <_sbrk_r+0x1a>
 800936c:	682b      	ldr	r3, [r5, #0]
 800936e:	b103      	cbz	r3, 8009372 <_sbrk_r+0x1a>
 8009370:	6023      	str	r3, [r4, #0]
 8009372:	bd38      	pop	{r3, r4, r5, pc}
 8009374:	20000304 	.word	0x20000304

08009378 <__malloc_lock>:
 8009378:	4801      	ldr	r0, [pc, #4]	; (8009380 <__malloc_lock+0x8>)
 800937a:	f000 b811 	b.w	80093a0 <__retarget_lock_acquire_recursive>
 800937e:	bf00      	nop
 8009380:	2000030c 	.word	0x2000030c

08009384 <__malloc_unlock>:
 8009384:	4801      	ldr	r0, [pc, #4]	; (800938c <__malloc_unlock+0x8>)
 8009386:	f000 b80c 	b.w	80093a2 <__retarget_lock_release_recursive>
 800938a:	bf00      	nop
 800938c:	2000030c 	.word	0x2000030c

08009390 <_malloc_usable_size_r>:
 8009390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009394:	1f18      	subs	r0, r3, #4
 8009396:	2b00      	cmp	r3, #0
 8009398:	bfbc      	itt	lt
 800939a:	580b      	ldrlt	r3, [r1, r0]
 800939c:	18c0      	addlt	r0, r0, r3
 800939e:	4770      	bx	lr

080093a0 <__retarget_lock_acquire_recursive>:
 80093a0:	4770      	bx	lr

080093a2 <__retarget_lock_release_recursive>:
 80093a2:	4770      	bx	lr

080093a4 <_init>:
 80093a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093a6:	bf00      	nop
 80093a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093aa:	bc08      	pop	{r3}
 80093ac:	469e      	mov	lr, r3
 80093ae:	4770      	bx	lr

080093b0 <_fini>:
 80093b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b2:	bf00      	nop
 80093b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093b6:	bc08      	pop	{r3}
 80093b8:	469e      	mov	lr, r3
 80093ba:	4770      	bx	lr
