var g_data = {"name":"../tb/test_bench.v","src":"module test_bench;\n    reg a, b, c;\n    wire z;\n    reg [31:0] test_count;\n    reg [31:0] error_count;\n\n    // Instantiate the DUT\n    top u_dut (\n        .a(a),\n        .b(b),\n        .c(c),\n        .z(z)\n    );\n\n    // Function to calculate expected output\n    function expected_z;\n        input a_in, b_in, c_in;\n        begin\n            expected_z = a_in & (b_in | c_in);\n        end\n    endfunction\n\n    // Function to check output and report pass/fail\n    task check_output;\n        input [31:0] test_num;\n        begin\n            $display(\"[t = %0t] a = %b, b = %b, c = %b\", $time, a, b, c);\n            #1; // Small delay to allow z to settle\n            if (z !== expected_z(a, b, c)) begin\n                $display(\"Test %0d failed!\", test_num);\n                $display(\"Expected: z = %b, Got: z = %b\", expected_z(a, b, c), z);\n                error_count = error_count + 1;\n            end else begin\n                $display(\"Test %0d passed: z = %b\", test_num, z);\n            end\n            test_count = test_count + 1;\n            #4;\n        end\n    endtask\n\n    // Test stimulus\n    initial begin\n        // Initialize inputs and counters\n        test_count = 0;\n        error_count = 0;\n        $display(\"\\nStarting tests...\");\n        // Test vectr 0: Test a, b, c = 0 case\n        a = 0; b = 0; c = 0;\n        check_output(test_count);\n\n        // Test vector 1: Test a=0 case\n        a = 0; b = 1; c = 1;\n        check_output(test_count);\n\n        // Test vector 2: Test a=1 with b=1\n        a = 1; b = 1; c = 0;\n        check_output(test_count);\n\n        // Test vector 3: Test a=1 with c=1\n        a = 1; b = 0; c = 1;\n        check_output(test_count);\n\n        // Test vector 4: Test b=0 with c=0\n        a = 1; b = 0; c = 0;\n        check_output(test_count);\n\n        // Report final results\n        $display(\"\\n=== Test Summary ===\");\n        $display(\"Total tests run: %0d\", test_count);\n        $display(\"Tests passed: %0d\", test_count - error_count);\n        $display(\"Tests failed: %0d\", error_count);\n        \n        if (error_count == 0) begin\n            $display(\"\\nPASSED: All tests passed successfully!\");\n        end else begin\n            $display(\"\\nFAILED: %0d out of %0d tests failed!\", error_count, test_count);\n        end\n        \n        $finish;\n    end\n\nendmodule","lang":"verilog"};
processSrcData(g_data);