{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 13:21:33 2017 " "Info: Processing started: Tue May 23 13:21:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer_BLK -c timer_BLK " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off timer_BLK -c timer_BLK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_blk.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timer_blk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timer_BLK " "Info: Found entity 1: timer_BLK" {  } { { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer_BLK " "Info: Elaborating entity \"timer_BLK\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst3 " "Info: Elaborating entity \"74163\" for hierarchy \"74163:inst3\"" {  } { { "timer_BLK.bdf" "inst3" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 56 504 624 240 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst3 " "Info: Elaborated megafunction instantiation \"74163:inst3\"" {  } { { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 56 504 624 240 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst3\|f74163:sub " "Info: Elaborating entity \"f74163\" for hierarchy \"74163:inst3\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "d:/altera/91/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst3\|f74163:sub 74163:inst3 " "Info: Elaborated megafunction instantiation \"74163:inst3\|f74163:sub\", which is child of megafunction instantiation \"74163:inst3\"" {  } { { "74163.tdf" "" { Text "d:/altera/91/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 56 504 624 240 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:inst7 " "Info: Elaborating entity \"7408\" for hierarchy \"7408:inst7\"" {  } { { "timer_BLK.bdf" "inst7" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 104 832 896 144 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:inst7 " "Info: Elaborated megafunction instantiation \"7408:inst7\"" {  } { { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 104 832 896 144 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst1 " "Info: Elaborating entity \"74163\" for hierarchy \"74163:inst1\"" {  } { { "timer_BLK.bdf" "inst1" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 64 1304 1424 248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst1 " "Info: Elaborated megafunction instantiation \"74163:inst1\"" {  } { { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 64 1304 1424 248 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:inst5 " "Info: Elaborating entity \"7404\" for hierarchy \"7404:inst5\"" {  } { { "timer_BLK.bdf" "inst5" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { -32 1192 1240 0 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:inst5 " "Info: Elaborated megafunction instantiation \"7404:inst5\"" {  } { { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { -32 1192 1240 0 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7402 7402:inst13 " "Info: Elaborating entity \"7402\" for hierarchy \"7402:inst13\"" {  } { { "timer_BLK.bdf" "inst13" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 16 408 472 56 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7402:inst13 " "Info: Elaborated megafunction instantiation \"7402:inst13\"" {  } { { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 16 408 472 56 "inst13" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7421 7421:inst14 " "Info: Elaborating entity \"7421\" for hierarchy \"7421:inst14\"" {  } { { "timer_BLK.bdf" "inst14" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 64 56 128 128 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7421:inst14 " "Info: Elaborated megafunction instantiation \"7421:inst14\"" {  } { { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 64 56 128 128 "inst14" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst9 " "Info: Elaborating entity \"74163\" for hierarchy \"74163:inst9\"" {  } { { "timer_BLK.bdf" "inst9" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 56 208 328 240 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst9 " "Info: Elaborated megafunction instantiation \"74163:inst9\"" {  } { { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 56 208 328 240 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7411 7411:inst11 " "Info: Elaborating entity \"7411\" for hierarchy \"7411:inst11\"" {  } { { "timer_BLK.bdf" "inst11" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 104 416 456 168 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7411:inst11 " "Info: Elaborated megafunction instantiation \"7411:inst11\"" {  } { { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 104 416 456 168 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "4 " "Info: Converted 4 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 0 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "6 " "Warning: Ignored 6 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "6 " "Warning: Ignored 6 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst3\|f74163:sub\|107~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"74163:inst3\|f74163:sub\|107~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst3\|f74163:sub\|117 " "Warning: Node \"74163:inst3\|f74163:sub\|117\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 632 304 368 672 "117" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst3\|f74163:sub\|120~0 " "Warning: Node \"74163:inst3\|f74163:sub\|120~0\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 560 304 368 600 "120" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst3\|f74163:sub\|74~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"74163:inst3\|f74163:sub\|74~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst3\|f74163:sub\|106 " "Warning: Node \"74163:inst3\|f74163:sub\|106\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 432 304 368 472 "106" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst3\|f74163:sub\|109~0 " "Warning: Node \"74163:inst3\|f74163:sub\|109~0\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 360 304 368 400 "109" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst3\|f74163:sub\|140~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"74163:inst3\|f74163:sub\|140~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst3\|f74163:sub\|73 " "Warning: Node \"74163:inst3\|f74163:sub\|73\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 232 304 368 272 "73" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst3\|f74163:sub\|72~0 " "Warning: Node \"74163:inst3\|f74163:sub\|72~0\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 160 304 368 200 "72" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 48 416 464 80 "140" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst\|f74163:sub\|107~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"74163:inst\|f74163:sub\|107~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst\|f74163:sub\|117 " "Warning: Node \"74163:inst\|f74163:sub\|117\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 632 304 368 672 "117" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst\|f74163:sub\|120~0 " "Warning: Node \"74163:inst\|f74163:sub\|120~0\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 560 304 368 600 "120" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst\|f74163:sub\|74~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"74163:inst\|f74163:sub\|74~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst\|f74163:sub\|106 " "Warning: Node \"74163:inst\|f74163:sub\|106\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 432 304 368 472 "106" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst\|f74163:sub\|109~0 " "Warning: Node \"74163:inst\|f74163:sub\|109~0\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 360 304 368 400 "109" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst\|f74163:sub\|140~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"74163:inst\|f74163:sub\|140~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst\|f74163:sub\|73 " "Warning: Node \"74163:inst\|f74163:sub\|73\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 232 304 368 272 "73" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst\|f74163:sub\|72~0 " "Warning: Node \"74163:inst\|f74163:sub\|72~0\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 160 304 368 200 "72" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 48 416 464 80 "140" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Info: Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Info: Implemented 35 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 13:21:34 2017 " "Info: Processing ended: Tue May 23 13:21:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 13:21:35 2017 " "Info: Processing started: Tue May 23 13:21:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off timer_BLK -c timer_BLK " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off timer_BLK -c timer_BLK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "timer_BLK EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"timer_BLK\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Critical Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HOUR0\[3\] " "Info: Pin HOUR0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HOUR0[3] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 456 936 1112 472 "HOUR0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HOUR0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HOUR0\[2\] " "Info: Pin HOUR0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HOUR0[2] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 456 936 1112 472 "HOUR0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HOUR0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 142 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HOUR0\[1\] " "Info: Pin HOUR0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HOUR0[1] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 456 936 1112 472 "HOUR0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HOUR0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 143 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HOUR0\[0\] " "Info: Pin HOUR0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HOUR0[0] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 456 936 1112 472 "HOUR0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HOUR0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 144 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HOUR1\[3\] " "Info: Pin HOUR1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HOUR1[3] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 496 936 1112 512 "HOUR1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HOUR1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HOUR1\[2\] " "Info: Pin HOUR1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HOUR1[2] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 496 936 1112 512 "HOUR1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HOUR1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 146 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HOUR1\[1\] " "Info: Pin HOUR1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HOUR1[1] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 496 936 1112 512 "HOUR1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HOUR1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HOUR1\[0\] " "Info: Pin HOUR1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { HOUR1[0] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 496 936 1112 512 "HOUR1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HOUR1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 148 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIN0\[3\] " "Info: Pin MIN0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { MIN0[3] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 368 936 1112 384 "MIN0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIN0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIN0\[2\] " "Info: Pin MIN0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { MIN0[2] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 368 936 1112 384 "MIN0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIN0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 150 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIN0\[1\] " "Info: Pin MIN0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { MIN0[1] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 368 936 1112 384 "MIN0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIN0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIN0\[0\] " "Info: Pin MIN0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { MIN0[0] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 368 936 1112 384 "MIN0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIN0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIN1\[3\] " "Info: Pin MIN1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { MIN1[3] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 408 936 1112 424 "MIN1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIN1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIN1\[2\] " "Info: Pin MIN1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { MIN1[2] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 408 936 1112 424 "MIN1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIN1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIN1\[1\] " "Info: Pin MIN1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { MIN1[1] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 408 936 1112 424 "MIN1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIN1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 155 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIN1\[0\] " "Info: Pin MIN1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { MIN1[0] } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 408 936 1112 424 "MIN1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIN1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 288 1488 1656 304 "clk" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/timer_BLK/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 288 1488 1656 304 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 35 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 40 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.012 ns register pin " "Info: Estimated most critical path is register to pin delay of 13.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst\|f74163:sub\|122 1 REG LAB_X7_Y4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y4; Fanout = 4; REG Node = '74163:inst\|f74163:sub\|122'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(0.914 ns) 3.057 ns 7408:inst7\|4~2 2 COMB LAB_X2_Y5 1 " "Info: 2: + IC(2.143 ns) + CELL(0.914 ns) = 3.057 ns; Loc. = LAB_X2_Y5; Fanout = 1; COMB Node = '7408:inst7\|4~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { 74163:inst|f74163:sub|122 7408:inst7|4~2 } "NODE_NAME" } } { "7408.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 4.240 ns 7408:inst7\|4~1 3 COMB LAB_X2_Y5 9 " "Info: 3: + IC(0.443 ns) + CELL(0.740 ns) = 4.240 ns; Loc. = LAB_X2_Y5; Fanout = 9; COMB Node = '7408:inst7\|4~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { 7408:inst7|4~2 7408:inst7|4~1 } "NODE_NAME" } } { "7408.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 5.423 ns 74163:inst3\|f74163:sub\|73 4 COMB LAB_X2_Y5 7 " "Info: 4: + IC(0.443 ns) + CELL(0.740 ns) = 5.423 ns; Loc. = LAB_X2_Y5; Fanout = 7; COMB Node = '74163:inst3\|f74163:sub\|73'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { 7408:inst7|4~1 74163:inst3|f74163:sub|73 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 232 304 368 272 "73" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.747 ns) 7.118 ns 74163:inst9\|f74163:sub\|140 5 COMB LAB_X2_Y5 2 " "Info: 5: + IC(0.948 ns) + CELL(0.747 ns) = 7.118 ns; Loc. = LAB_X2_Y5; Fanout = 2; COMB Node = '74163:inst9\|f74163:sub\|140'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { 74163:inst3|f74163:sub|73 74163:inst9|f74163:sub|140 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 48 416 464 80 "140" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.241 ns 74163:inst9\|f74163:sub\|74 6 COMB LAB_X2_Y5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 7.241 ns; Loc. = LAB_X2_Y5; Fanout = 2; COMB Node = '74163:inst9\|f74163:sub\|74'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { 74163:inst9|f74163:sub|140 74163:inst9|f74163:sub|74 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 7.640 ns 74163:inst9\|f74163:sub\|107 7 COMB LAB_X2_Y5 3 " "Info: 7: + IC(0.000 ns) + CELL(0.399 ns) = 7.640 ns; Loc. = LAB_X2_Y5; Fanout = 3; COMB Node = '74163:inst9\|f74163:sub\|107'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { 74163:inst9|f74163:sub|74 74163:inst9|f74163:sub|107 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 8.874 ns 74163:inst9\|f74163:sub\|129~2 8 COMB LAB_X2_Y5 1 " "Info: 8: + IC(0.000 ns) + CELL(1.234 ns) = 8.874 ns; Loc. = LAB_X2_Y5; Fanout = 1; COMB Node = '74163:inst9\|f74163:sub\|129~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { 74163:inst9|f74163:sub|107 74163:inst9|f74163:sub|129~2 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 840 416 464 872 "129" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(2.322 ns) 13.012 ns HOUR1\[3\] 9 PIN PIN_100 0 " "Info: 9: + IC(1.816 ns) + CELL(2.322 ns) = 13.012 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'HOUR1\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.138 ns" { 74163:inst9|f74163:sub|129~2 HOUR1[3] } "NODE_NAME" } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 496 936 1112 512 "HOUR1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.219 ns ( 55.48 % ) " "Info: Total cell delay = 7.219 ns ( 55.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.793 ns ( 44.52 % ) " "Info: Total interconnect delay = 5.793 ns ( 44.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.012 ns" { 74163:inst|f74163:sub|122 7408:inst7|4~2 7408:inst7|4~1 74163:inst3|f74163:sub|73 74163:inst9|f74163:sub|140 74163:inst9|f74163:sub|74 74163:inst9|f74163:sub|107 74163:inst9|f74163:sub|129~2 HOUR1[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/quartus/timer_BLK/timer_BLK.fit.smsg " "Info: Generated suppressed messages file F:/quartus/timer_BLK/timer_BLK.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 13:21:36 2017 " "Info: Processing ended: Tue May 23 13:21:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 13:21:37 2017 " "Info: Processing started: Tue May 23 13:21:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off timer_BLK -c timer_BLK " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off timer_BLK -c timer_BLK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 13:21:37 2017 " "Info: Processing ended: Tue May 23 13:21:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 13:21:38 2017 " "Info: Processing started: Tue May 23 13:21:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off timer_BLK -c timer_BLK " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off timer_BLK -c timer_BLK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 288 1488 1656 304 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register 74163:inst1\|f74163:sub\|34 register 74163:inst\|f74163:sub\|111 90.61 MHz 11.036 ns Internal " "Info: Clock \"clk\" has Internal fmax of 90.61 MHz between source register \"74163:inst1\|f74163:sub\|34\" and destination register \"74163:inst\|f74163:sub\|111\" (period= 11.036 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.327 ns + Longest register register " "Info: + Longest register to register delay is 10.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst1\|f74163:sub\|34 1 REG LC_X7_Y4_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N0; Fanout = 5; REG Node = '74163:inst1\|f74163:sub\|34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.141 ns) + CELL(0.200 ns) 3.341 ns 7408:inst4\|4 2 COMB LC_X2_Y5_N1 9 " "Info: 2: + IC(3.141 ns) + CELL(0.200 ns) = 3.341 ns; Loc. = LC_X2_Y5_N1; Fanout = 9; COMB Node = '7408:inst4\|4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { 74163:inst1|f74163:sub|34 7408:inst4|4 } "NODE_NAME" } } { "7408.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.200 ns) 5.223 ns 74163:inst\|f74163:sub\|73 3 COMB LC_X4_Y5_N5 2 " "Info: 3: + IC(1.682 ns) + CELL(0.200 ns) = 5.223 ns; Loc. = LC_X4_Y5_N5; Fanout = 2; COMB Node = '74163:inst\|f74163:sub\|73'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { 7408:inst4|4 74163:inst|f74163:sub|73 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 232 304 368 272 "73" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.200 ns) 7.313 ns 74163:inst\|f74163:sub\|109~0 4 COMB LC_X7_Y4_N4 1 " "Info: 4: + IC(1.890 ns) + CELL(0.200 ns) = 7.313 ns; Loc. = LC_X7_Y4_N4; Fanout = 1; COMB Node = '74163:inst\|f74163:sub\|109~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.090 ns" { 74163:inst|f74163:sub|73 74163:inst|f74163:sub|109~0 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 360 304 368 400 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.591 ns) 10.327 ns 74163:inst\|f74163:sub\|111 5 REG LC_X4_Y5_N6 3 " "Info: 5: + IC(2.423 ns) + CELL(0.591 ns) = 10.327 ns; Loc. = LC_X4_Y5_N6; Fanout = 3; REG Node = '74163:inst\|f74163:sub\|111'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { 74163:inst|f74163:sub|109~0 74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.191 ns ( 11.53 % ) " "Info: Total cell delay = 1.191 ns ( 11.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.136 ns ( 88.47 % ) " "Info: Total interconnect delay = 9.136 ns ( 88.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { 74163:inst1|f74163:sub|34 7408:inst4|4 74163:inst|f74163:sub|73 74163:inst|f74163:sub|109~0 74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { 74163:inst1|f74163:sub|34 {} 7408:inst4|4 {} 74163:inst|f74163:sub|73 {} 74163:inst|f74163:sub|109~0 {} 74163:inst|f74163:sub|111 {} } { 0.000ns 3.141ns 1.682ns 1.890ns 2.423ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 16 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 288 1488 1656 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns 74163:inst\|f74163:sub\|111 2 REG LC_X4_Y5_N6 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X4_Y5_N6; Fanout = 3; REG Node = '74163:inst\|f74163:sub\|111'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk 74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk 74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} 74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 16 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 288 1488 1656 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns 74163:inst1\|f74163:sub\|34 2 REG LC_X7_Y4_N0 5 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y4_N0; Fanout = 5; REG Node = '74163:inst1\|f74163:sub\|34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk 74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} 74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.327 ns" { 74163:inst1|f74163:sub|34 7408:inst4|4 74163:inst|f74163:sub|73 74163:inst|f74163:sub|109~0 74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.327 ns" { 74163:inst1|f74163:sub|34 {} 7408:inst4|4 {} 74163:inst|f74163:sub|73 {} 74163:inst|f74163:sub|109~0 {} 74163:inst|f74163:sub|111 {} } { 0.000ns 3.141ns 1.682ns 1.890ns 2.423ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk 74163:inst|f74163:sub|111 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} 74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk HOUR1\[3\] 74163:inst1\|f74163:sub\|34 16.020 ns register " "Info: tco from clock \"clk\" to destination pin \"HOUR1\[3\]\" through register \"74163:inst1\|f74163:sub\|34\" is 16.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 16 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 288 1488 1656 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns 74163:inst1\|f74163:sub\|34 2 REG LC_X7_Y4_N0 5 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y4_N0; Fanout = 5; REG Node = '74163:inst1\|f74163:sub\|34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.963 ns + Longest register pin " "Info: + Longest register to pin delay is 11.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst1\|f74163:sub\|34 1 REG LC_X7_Y4_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N0; Fanout = 5; REG Node = '74163:inst1\|f74163:sub\|34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.141 ns) + CELL(0.200 ns) 3.341 ns 7408:inst4\|4 2 COMB LC_X2_Y5_N1 9 " "Info: 2: + IC(3.141 ns) + CELL(0.200 ns) = 3.341 ns; Loc. = LC_X2_Y5_N1; Fanout = 9; COMB Node = '7408:inst4\|4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { 74163:inst1|f74163:sub|34 7408:inst4|4 } "NODE_NAME" } } { "7408.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.200 ns) 4.302 ns 7408:inst7\|4~1 3 COMB LC_X2_Y5_N8 9 " "Info: 3: + IC(0.761 ns) + CELL(0.200 ns) = 4.302 ns; Loc. = LC_X2_Y5_N8; Fanout = 9; COMB Node = '7408:inst7\|4~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { 7408:inst4|4 7408:inst7|4~1 } "NODE_NAME" } } { "7408.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.807 ns 74163:inst3\|f74163:sub\|73 4 COMB LC_X2_Y5_N9 7 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 4.807 ns; Loc. = LC_X2_Y5_N9; Fanout = 7; COMB Node = '74163:inst3\|f74163:sub\|73'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { 7408:inst7|4~1 74163:inst3|f74163:sub|73 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 232 304 368 272 "73" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.747 ns) 6.311 ns 74163:inst9\|f74163:sub\|140 5 COMB LC_X2_Y5_N2 2 " "Info: 5: + IC(0.757 ns) + CELL(0.747 ns) = 6.311 ns; Loc. = LC_X2_Y5_N2; Fanout = 2; COMB Node = '74163:inst9\|f74163:sub\|140'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { 74163:inst3|f74163:sub|73 74163:inst9|f74163:sub|140 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 48 416 464 80 "140" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.434 ns 74163:inst9\|f74163:sub\|74 6 COMB LC_X2_Y5_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 6.434 ns; Loc. = LC_X2_Y5_N3; Fanout = 2; COMB Node = '74163:inst9\|f74163:sub\|74'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { 74163:inst9|f74163:sub|140 74163:inst9|f74163:sub|74 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 6.695 ns 74163:inst9\|f74163:sub\|107 7 COMB LC_X2_Y5_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.261 ns) = 6.695 ns; Loc. = LC_X2_Y5_N4; Fanout = 3; COMB Node = '74163:inst9\|f74163:sub\|107'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { 74163:inst9|f74163:sub|74 74163:inst9|f74163:sub|107 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 7.670 ns 74163:inst9\|f74163:sub\|129~2 8 COMB LC_X2_Y5_N7 1 " "Info: 8: + IC(0.000 ns) + CELL(0.975 ns) = 7.670 ns; Loc. = LC_X2_Y5_N7; Fanout = 1; COMB Node = '74163:inst9\|f74163:sub\|129~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { 74163:inst9|f74163:sub|107 74163:inst9|f74163:sub|129~2 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 840 416 464 872 "129" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(2.322 ns) 11.963 ns HOUR1\[3\] 9 PIN PIN_100 0 " "Info: 9: + IC(1.971 ns) + CELL(2.322 ns) = 11.963 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'HOUR1\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { 74163:inst9|f74163:sub|129~2 HOUR1[3] } "NODE_NAME" } } { "timer_BLK.bdf" "" { Schematic "F:/quartus/timer_BLK/timer_BLK.bdf" { { 496 936 1112 512 "HOUR1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.028 ns ( 42.03 % ) " "Info: Total cell delay = 5.028 ns ( 42.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.935 ns ( 57.97 % ) " "Info: Total interconnect delay = 6.935 ns ( 57.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.963 ns" { 74163:inst1|f74163:sub|34 7408:inst4|4 7408:inst7|4~1 74163:inst3|f74163:sub|73 74163:inst9|f74163:sub|140 74163:inst9|f74163:sub|74 74163:inst9|f74163:sub|107 74163:inst9|f74163:sub|129~2 HOUR1[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.963 ns" { 74163:inst1|f74163:sub|34 {} 7408:inst4|4 {} 7408:inst7|4~1 {} 74163:inst3|f74163:sub|73 {} 74163:inst9|f74163:sub|140 {} 74163:inst9|f74163:sub|74 {} 74163:inst9|f74163:sub|107 {} 74163:inst9|f74163:sub|129~2 {} HOUR1[3] {} } { 0.000ns 3.141ns 0.761ns 0.305ns 0.757ns 0.000ns 0.000ns 0.000ns 1.971ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.747ns 0.123ns 0.261ns 0.975ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} 74163:inst1|f74163:sub|34 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.963 ns" { 74163:inst1|f74163:sub|34 7408:inst4|4 7408:inst7|4~1 74163:inst3|f74163:sub|73 74163:inst9|f74163:sub|140 74163:inst9|f74163:sub|74 74163:inst9|f74163:sub|107 74163:inst9|f74163:sub|129~2 HOUR1[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.963 ns" { 74163:inst1|f74163:sub|34 {} 7408:inst4|4 {} 7408:inst7|4~1 {} 74163:inst3|f74163:sub|73 {} 74163:inst9|f74163:sub|140 {} 74163:inst9|f74163:sub|74 {} 74163:inst9|f74163:sub|107 {} 74163:inst9|f74163:sub|129~2 {} HOUR1[3] {} } { 0.000ns 3.141ns 0.761ns 0.305ns 0.757ns 0.000ns 0.000ns 0.000ns 1.971ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.747ns 0.123ns 0.261ns 0.975ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 13:21:38 2017 " "Info: Processing ended: Tue May 23 13:21:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Info: Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
