// Seed: 1239897519
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2
);
  assign {{id_2, 1'd0, 1, id_0}, id_2, id_2} = id_0;
  logic id_3, id_4;
endmodule
