/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_5z;
  reg [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [48:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[4];
  assign celloutsig_1_16z = ~celloutsig_1_7z[0];
  assign celloutsig_0_6z = ~in_data[65];
  assign celloutsig_0_10z = ~celloutsig_0_9z[0];
  assign celloutsig_0_14z = ~celloutsig_0_28z;
  assign celloutsig_0_2z = ~in_data[76];
  assign celloutsig_1_0z = ~in_data[119];
  assign celloutsig_1_2z = ~in_data[179];
  assign celloutsig_1_10z = ! { celloutsig_1_8z, in_data[119], in_data[119], celloutsig_1_5z };
  assign celloutsig_1_11z = ! { in_data[119], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_12z = ! celloutsig_1_9z[32:23];
  assign celloutsig_1_19z = ! { celloutsig_1_9z[11:10], celloutsig_1_13z };
  assign celloutsig_0_12z = ! { celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_18z = ! { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_22z = ! { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_0_28z = ! { in_data[95:84], celloutsig_0_0z };
  assign celloutsig_0_38z = ! { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_28z };
  assign celloutsig_0_39z = ! { celloutsig_0_11z, celloutsig_0_37z, celloutsig_0_14z };
  assign celloutsig_1_1z = ! in_data[126:121];
  assign celloutsig_0_4z = ! { in_data[16:4], celloutsig_0_28z };
  assign celloutsig_1_5z = ! { in_data[146:142], celloutsig_1_2z, celloutsig_1_2z, in_data[119] };
  assign celloutsig_1_8z = ~^ { in_data[99:98], in_data[119], in_data[119] };
  assign celloutsig_0_5z = ~^ { in_data[41:30], in_data[4], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_13z = ~^ { in_data[114:99], celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_1_18z = ~^ { in_data[134], celloutsig_1_8z, in_data[119], celloutsig_1_16z, celloutsig_1_11z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, in_data[76], celloutsig_0_9z, in_data[4], celloutsig_0_5z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_15z = ~^ { in_data[42:40], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_12z, in_data[4], in_data[76], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_2z, in_data[76] };
  assign celloutsig_0_17z = ~^ { celloutsig_0_13z, in_data[76], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_9z[2], celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_10z, in_data[76], celloutsig_0_28z, in_data[4], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_37z = ~^ { in_data[66:65], celloutsig_0_11z };
  always_latch
    if (clkin_data[160]) celloutsig_1_7z = 11'h000;
    else if (clkin_data[64]) celloutsig_1_7z = { in_data[127:121], in_data[119], celloutsig_1_0z, celloutsig_1_2z, in_data[119] };
  always_latch
    if (clkin_data[160]) celloutsig_1_9z = 49'h0000000000000;
    else if (clkin_data[32]) celloutsig_1_9z = { in_data[159:112], celloutsig_1_1z };
  always_latch
    if (!clkin_data[128]) celloutsig_0_9z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_9z = in_data[75:73];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
