

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Tue Jan  7 16:09:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        pi
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.518 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5045|     5045|  50.450 us|  50.450 us|  5046|  5046|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                           |                                 |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_kernel_Pipeline_VITIS_LOOP_22_1_fu_30  |kernel_Pipeline_VITIS_LOOP_22_1  |     5038|     5038|  50.380 us|  50.380 us|  5038|  5038|       no|
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   14|    1190|    1399|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      37|    -|
|Register         |        -|    -|       9|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   14|    1199|    1436|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|      ~0|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |dmul_64ns_64ns_64_6_max_dsp_1_U8           |dmul_64ns_64ns_64_6_max_dsp_1    |        0|  11|  317|   207|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_22_1_fu_30  |kernel_Pipeline_VITIS_LOOP_22_1  |        0|   3|  873|  1192|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |Total                                      |                                 |        0|  14| 1190|  1399|    0|
    +-------------------------------------------+---------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  37|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+
    |Total      |  37|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                               |  8|   0|    8|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_22_1_fu_30_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   |  9|   0|    9|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|        kernel|  return value|
|terms      |   in|   64|     ap_none|         terms|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_loc = alloca i64 1"   --->   Operation 9 'alloca' 'x_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_22_1, i64 %x_loc"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_22_1, i64 %x_loc"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.73>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%x_loc_load = load i64 %x_loc"   --->   Operation 12 'load' 'x_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [6/6] (5.73ns)   --->   "%pi = dmul i64 %x_loc_load, i64 4" [pi/pi.cpp:30]   --->   Operation 13 'dmul' 'pi' <Predicate = true> <Delay = 5.73> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.73>
ST_4 : Operation 14 [5/6] (5.73ns)   --->   "%pi = dmul i64 %x_loc_load, i64 4" [pi/pi.cpp:30]   --->   Operation 14 'dmul' 'pi' <Predicate = true> <Delay = 5.73> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.73>
ST_5 : Operation 15 [4/6] (5.73ns)   --->   "%pi = dmul i64 %x_loc_load, i64 4" [pi/pi.cpp:30]   --->   Operation 15 'dmul' 'pi' <Predicate = true> <Delay = 5.73> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.73>
ST_6 : Operation 16 [3/6] (5.73ns)   --->   "%pi = dmul i64 %x_loc_load, i64 4" [pi/pi.cpp:30]   --->   Operation 16 'dmul' 'pi' <Predicate = true> <Delay = 5.73> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.73>
ST_7 : Operation 17 [2/6] (5.73ns)   --->   "%pi = dmul i64 %x_loc_load, i64 4" [pi/pi.cpp:30]   --->   Operation 17 'dmul' 'pi' <Predicate = true> <Delay = 5.73> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.73>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [pi/pi.cpp:19]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %terms"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %terms, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/6] (5.73ns)   --->   "%pi = dmul i64 %x_loc_load, i64 4" [pi/pi.cpp:30]   --->   Operation 22 'dmul' 'pi' <Predicate = true> <Delay = 5.73> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 5.73> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i64 %pi" [pi/pi.cpp:31]   --->   Operation 23 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ terms]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_loc              (alloca       ) [ 011100000]
call_ln0           (call         ) [ 000000000]
x_loc_load         (load         ) [ 000011111]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
spectopmodule_ln19 (spectopmodule) [ 000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000]
specinterface_ln0  (specinterface) [ 000000000]
pi                 (dmul         ) [ 000000000]
ret_ln31           (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="terms">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="terms"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_Pipeline_VITIS_LOOP_22_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="x_loc_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_loc/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_kernel_Pipeline_VITIS_LOOP_22_1_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="64" slack="0"/>
<pin id="33" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="64" slack="0"/>
<pin id="37" dir="0" index="1" bw="64" slack="0"/>
<pin id="38" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="pi/3 "/>
</bind>
</comp>

<comp id="40" class="1004" name="x_loc_load_load_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="2"/>
<pin id="42" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_loc_load/3 "/>
</bind>
</comp>

<comp id="44" class="1005" name="x_loc_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="x_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="43"><net_src comp="40" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="47"><net_src comp="26" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="48"><net_src comp="44" pin="1"/><net_sink comp="30" pin=1"/></net>

<net id="49"><net_src comp="44" pin="1"/><net_sink comp="40" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		pi : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		ret_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   call   | grp_kernel_Pipeline_VITIS_LOOP_22_1_fu_30 |    3    |  2.346  |   851   |   972   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   dmul   |                 grp_fu_35                 |    11   |    0    |   317   |   207   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    14   |  2.346  |   1168  |   1179  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|x_loc_reg_44|   64   |
+------------+--------+
|    Total   |   64   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    2   |  1168  |  1179  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    2   |  1232  |  1179  |
+-----------+--------+--------+--------+--------+
