#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c5b43fdd80 .scope module, "tb_" "tb_" 2 3;
 .timescale 0 0;
v000001c5b433a110_0 .net/s "a", 3 0, L_000001c5b433a250;  1 drivers
v000001c5b433a610_0 .net/s "b", 3 0, L_000001c5b433aed0;  1 drivers
v000001c5b433ae30_0 .net/s "c", 3 0, L_000001c5b433a430;  1 drivers
v000001c5b433a6b0_0 .net/s "co", 7 0, L_000001c5b433a1b0;  1 drivers
v000001c5b433a7f0_0 .net/s "d", 3 0, L_000001c5b433a4d0;  1 drivers
v000001c5b433ac50_0 .var/s "in1", 7 0;
v000001c5b433af70_0 .var/s "in2", 7 0;
v000001c5b433a2f0_0 .net "out", 15 0, v000001c5b433aa70_0;  1 drivers
v000001c5b433a390_0 .net/s "r", 7 0, L_000001c5b433a070;  1 drivers
L_000001c5b433a070 .part v000001c5b433aa70_0, 8, 8;
L_000001c5b433a1b0 .part v000001c5b433aa70_0, 0, 8;
L_000001c5b433a250 .part v000001c5b433ac50_0, 4, 4;
L_000001c5b433aed0 .part v000001c5b433ac50_0, 0, 4;
L_000001c5b433a430 .part v000001c5b433af70_0, 4, 4;
L_000001c5b433a4d0 .part v000001c5b433af70_0, 0, 4;
S_000001c5b43fdf10 .scope module, "uut" "MUL" 2 11, 3 1 0, S_000001c5b43fdd80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 8 "in2";
    .port_info 2 /OUTPUT 16 "out";
v000001c5b43f7090_0 .var/s "a", 3 0;
v000001c5b43f6c70_0 .var/s "b", 3 0;
v000001c5b43fbc20_0 .var/s "c", 3 0;
v000001c5b43fe0a0_0 .var/s "d", 3 0;
v000001c5b433a9d0_0 .net "in1", 7 0, v000001c5b433ac50_0;  1 drivers
v000001c5b433a570_0 .net "in2", 7 0, v000001c5b433af70_0;  1 drivers
v000001c5b433aa70_0 .var "out", 15 0;
E_000001c5b42d7a10/0 .event anyedge, v000001c5b433a9d0_0, v000001c5b433a570_0, v000001c5b43f7090_0, v000001c5b43fe0a0_0;
E_000001c5b42d7a10/1 .event anyedge, v000001c5b43f6c70_0, v000001c5b43fbc20_0;
E_000001c5b42d7a10 .event/or E_000001c5b42d7a10/0, E_000001c5b42d7a10/1;
    .scope S_000001c5b43fdf10;
T_0 ;
    %wait E_000001c5b42d7a10;
    %load/vec4 v000001c5b433a9d0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v000001c5b43f7090_0, 0, 4;
    %load/vec4 v000001c5b433a9d0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001c5b43f6c70_0, 0, 4;
    %load/vec4 v000001c5b433a570_0;
    %parti/s 4, 4, 4;
    %store/vec4 v000001c5b43fbc20_0, 0, 4;
    %load/vec4 v000001c5b433a570_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001c5b43fe0a0_0, 0, 4;
    %load/vec4 v000001c5b43f7090_0;
    %pad/s 8;
    %load/vec4 v000001c5b43fe0a0_0;
    %pad/s 8;
    %mul;
    %load/vec4 v000001c5b43f6c70_0;
    %pad/s 8;
    %load/vec4 v000001c5b43fbc20_0;
    %pad/s 8;
    %mul;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c5b433aa70_0, 4, 8;
    %load/vec4 v000001c5b43f7090_0;
    %pad/s 8;
    %load/vec4 v000001c5b43fbc20_0;
    %pad/s 8;
    %mul;
    %load/vec4 v000001c5b43f6c70_0;
    %pad/s 8;
    %load/vec4 v000001c5b43fe0a0_0;
    %pad/s 8;
    %mul;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c5b433aa70_0, 4, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c5b43fdd80;
T_1 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v000001c5b433ac50_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001c5b433af70_0, 0, 8;
    %delay 2, 0;
    %vpi_call 2 37 "$display", "in1 = %d + %di, in2 = %d + %di, output =  %d + %di", v000001c5b433a110_0, v000001c5b433a610_0, v000001c5b433ae30_0, v000001c5b433a7f0_0, v000001c5b433a390_0, v000001c5b433a6b0_0 {0 0 0};
    %pushi/vec4 55, 0, 8;
    %store/vec4 v000001c5b433ac50_0, 0, 8;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v000001c5b433af70_0, 0, 8;
    %delay 2, 0;
    %vpi_call 2 41 "$display", "in1 = %d + %di, in2 = %d + %di, output =  %d + %di", v000001c5b433a110_0, v000001c5b433a610_0, v000001c5b433ae30_0, v000001c5b433a7f0_0, v000001c5b433a390_0, v000001c5b433a6b0_0 {0 0 0};
    %pushi/vec4 245, 0, 8;
    %store/vec4 v000001c5b433ac50_0, 0, 8;
    %pushi/vec4 226, 0, 8;
    %store/vec4 v000001c5b433af70_0, 0, 8;
    %delay 2, 0;
    %vpi_call 2 45 "$display", "in1 = %d + %di, in2 = %d + %di, output =  %d + %di", v000001c5b433a110_0, v000001c5b433a610_0, v000001c5b433ae30_0, v000001c5b433a7f0_0, v000001c5b433a390_0, v000001c5b433a6b0_0 {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001c5b433ac50_0, 0, 8;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001c5b433af70_0, 0, 8;
    %delay 2, 0;
    %vpi_call 2 49 "$display", "in1 = %d + %di, in2 = %d + %di, output =  %d + %di", v000001c5b433a110_0, v000001c5b433a610_0, v000001c5b433ae30_0, v000001c5b433a7f0_0, v000001c5b433a390_0, v000001c5b433a6b0_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mul_tb.v";
    "./../mul.v";
