Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 15:21:32 2025
| Host         : DESKTOP-S7FGGER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file metronome_timing_summary_routed.rpt -pb metronome_timing_summary_routed.pb -rpx metronome_timing_summary_routed.rpx -warn_on_violation
| Design       : metronome
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bpm_button_down
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.664ns  (logic 2.441ns (36.631%)  route 4.223ns (63.369%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  bpm_button_down (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_down
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bpm_button_down_IBUF_inst/O
                         net (fo=2, routed)           4.223     5.674    adjust_bpm/bpm_button_down_IBUF
    SLICE_X0Y122         LUT5 (Prop_lut5_I4_O)        0.124     5.798 r  adjust_bpm/bpm_out[4]_i_6/O
                         net (fo=1, routed)           0.000     5.798    adjust_bpm/bpm_out[4]_i_6_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.330 r  adjust_bpm/bpm_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.330    adjust_bpm/bpm_out_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.664 r  adjust_bpm/bpm_out_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.664    adjust_bpm/bpm_out_reg[7]_i_2_n_6
    SLICE_X0Y123         FDPE                                         r  adjust_bpm/bpm_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bpm_button_down
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 2.346ns (35.714%)  route 4.223ns (64.286%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  bpm_button_down (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_down
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bpm_button_down_IBUF_inst/O
                         net (fo=2, routed)           4.223     5.674    adjust_bpm/bpm_button_down_IBUF
    SLICE_X0Y122         LUT5 (Prop_lut5_I4_O)        0.124     5.798 r  adjust_bpm/bpm_out[4]_i_6/O
                         net (fo=1, routed)           0.000     5.798    adjust_bpm/bpm_out[4]_i_6_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.330 r  adjust_bpm/bpm_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.330    adjust_bpm/bpm_out_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.569 r  adjust_bpm/bpm_out_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.569    adjust_bpm/bpm_out_reg[7]_i_2_n_5
    SLICE_X0Y123         FDCE                                         r  adjust_bpm/bpm_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bpm_button_down
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 2.330ns (35.557%)  route 4.223ns (64.443%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  bpm_button_down (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_down
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bpm_button_down_IBUF_inst/O
                         net (fo=2, routed)           4.223     5.674    adjust_bpm/bpm_button_down_IBUF
    SLICE_X0Y122         LUT5 (Prop_lut5_I4_O)        0.124     5.798 r  adjust_bpm/bpm_out[4]_i_6/O
                         net (fo=1, routed)           0.000     5.798    adjust_bpm/bpm_out[4]_i_6_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.330 r  adjust_bpm/bpm_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.330    adjust_bpm/bpm_out_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.553 r  adjust_bpm/bpm_out_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.553    adjust_bpm/bpm_out_reg[7]_i_2_n_7
    SLICE_X0Y123         FDPE                                         r  adjust_bpm/bpm_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bpm_button_down
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.404ns  (logic 2.181ns (34.058%)  route 4.223ns (65.942%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  bpm_button_down (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_down
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bpm_button_down_IBUF_inst/O
                         net (fo=2, routed)           4.223     5.674    adjust_bpm/bpm_button_down_IBUF
    SLICE_X0Y122         LUT5 (Prop_lut5_I4_O)        0.124     5.798 r  adjust_bpm/bpm_out[4]_i_6/O
                         net (fo=1, routed)           0.000     5.798    adjust_bpm/bpm_out[4]_i_6_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.404 r  adjust_bpm/bpm_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.404    adjust_bpm/bpm_out_reg[4]_i_1_n_4
    SLICE_X0Y122         FDPE                                         r  adjust_bpm/bpm_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bpm_button_up
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.372ns  (logic 1.575ns (24.719%)  route 4.797ns (75.281%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  bpm_button_up (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_up
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bpm_button_up_IBUF_inst/O
                         net (fo=1, routed)           4.216     5.667    adjust_bpm/bpm_button_up_IBUF
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  adjust_bpm/bpm_out[7]_i_1/O
                         net (fo=8, routed)           0.581     6.372    adjust_bpm/bpm_out[7]_i_1_n_0
    SLICE_X1Y122         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bpm_button_down
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 2.122ns (33.445%)  route 4.223ns (66.555%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  bpm_button_down (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_down
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bpm_button_down_IBUF_inst/O
                         net (fo=2, routed)           4.223     5.674    adjust_bpm/bpm_button_down_IBUF
    SLICE_X0Y122         LUT5 (Prop_lut5_I4_O)        0.124     5.798 r  adjust_bpm/bpm_out[4]_i_6/O
                         net (fo=1, routed)           0.000     5.798    adjust_bpm/bpm_out[4]_i_6_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.345 r  adjust_bpm/bpm_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.345    adjust_bpm/bpm_out_reg[4]_i_1_n_5
    SLICE_X0Y122         FDPE                                         r  adjust_bpm/bpm_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bpm_button_down
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.222ns  (logic 1.999ns (32.129%)  route 4.223ns (67.871%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  bpm_button_down (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_down
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bpm_button_down_IBUF_inst/O
                         net (fo=2, routed)           4.223     5.674    adjust_bpm/bpm_button_down_IBUF
    SLICE_X0Y122         LUT5 (Prop_lut5_I4_O)        0.124     5.798 r  adjust_bpm/bpm_out[4]_i_6/O
                         net (fo=1, routed)           0.000     5.798    adjust_bpm/bpm_out[4]_i_6_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.222 r  adjust_bpm/bpm_out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.222    adjust_bpm/bpm_out_reg[4]_i_1_n_6
    SLICE_X0Y122         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bpm_button_up
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.183ns  (logic 1.575ns (25.476%)  route 4.608ns (74.524%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  bpm_button_up (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_up
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bpm_button_up_IBUF_inst/O
                         net (fo=1, routed)           4.216     5.667    adjust_bpm/bpm_button_up_IBUF
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  adjust_bpm/bpm_out[7]_i_1/O
                         net (fo=8, routed)           0.392     6.183    adjust_bpm/bpm_out[7]_i_1_n_0
    SLICE_X0Y122         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bpm_button_up
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.183ns  (logic 1.575ns (25.476%)  route 4.608ns (74.524%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  bpm_button_up (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_up
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bpm_button_up_IBUF_inst/O
                         net (fo=1, routed)           4.216     5.667    adjust_bpm/bpm_button_up_IBUF
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  adjust_bpm/bpm_out[7]_i_1/O
                         net (fo=8, routed)           0.392     6.183    adjust_bpm/bpm_out[7]_i_1_n_0
    SLICE_X0Y122         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bpm_button_up
                            (input port)
  Destination:            adjust_bpm/bpm_out_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.183ns  (logic 1.575ns (25.476%)  route 4.608ns (74.524%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  bpm_button_up (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_up
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  bpm_button_up_IBUF_inst/O
                         net (fo=1, routed)           4.216     5.667    adjust_bpm/bpm_button_up_IBUF
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.124     5.791 r  adjust_bpm/bpm_out[7]_i_1/O
                         net (fo=8, routed)           0.392     6.183    adjust_bpm/bpm_out[7]_i_1_n_0
    SLICE_X0Y122         FDPE                                         r  adjust_bpm/bpm_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjust_bpm/bpm_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.145%)  route 0.192ns (50.855%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE                         0.000     0.000 r  adjust_bpm/bpm_out_reg[0]/C
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=4, routed)           0.192     0.333    adjust_bpm/bpm_out[0]
    SLICE_X1Y122         LUT1 (Prop_lut1_I0_O)        0.045     0.378 r  adjust_bpm/bpm_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    adjust_bpm/bpm_out[0]_i_1_n_0
    SLICE_X1Y122         FDCE                                         r  adjust_bpm/bpm_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            adjust_bpm/bpm_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.249ns (55.917%)  route 0.196ns (44.083%))
  Logic Levels:           3  (CARRY4=1 FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDPE                         0.000     0.000 r  adjust_bpm/bpm_out_reg[4]/C
    SLICE_X0Y122         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  adjust_bpm/bpm_out_reg[4]/Q
                         net (fo=5, routed)           0.196     0.337    adjust_bpm/bpm_out[4]
    SLICE_X0Y122         LUT2 (Prop_lut2_I1_O)        0.045     0.382 r  adjust_bpm/bpm_out[4]_i_3/O
                         net (fo=1, routed)           0.000     0.382    adjust_bpm/bpm_out[4]_i_3_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.445 r  adjust_bpm/bpm_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.445    adjust_bpm/bpm_out_reg[4]_i_1_n_4
    SLICE_X0Y122         FDPE                                         r  adjust_bpm/bpm_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjust_bpm/bpm_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.288ns (64.487%)  route 0.159ns (35.513%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE                         0.000     0.000 r  adjust_bpm/bpm_out_reg[0]/C
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=4, routed)           0.159     0.300    adjust_bpm/bpm_out[0]
    SLICE_X0Y122         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.447 r  adjust_bpm/bpm_out_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.447    adjust_bpm/bpm_out_reg[4]_i_1_n_7
    SLICE_X0Y122         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            adjust_bpm/bpm_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.251ns (56.020%)  route 0.197ns (43.980%))
  Logic Levels:           3  (CARRY4=1 FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDPE                         0.000     0.000 r  adjust_bpm/bpm_out_reg[5]/C
    SLICE_X0Y123         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  adjust_bpm/bpm_out_reg[5]/Q
                         net (fo=5, routed)           0.197     0.338    adjust_bpm/bpm_out[5]
    SLICE_X0Y123         LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  adjust_bpm/bpm_out[7]_i_5/O
                         net (fo=1, routed)           0.000     0.383    adjust_bpm/bpm_out[7]_i_5_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.448 r  adjust_bpm/bpm_out_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.448    adjust_bpm/bpm_out_reg[7]_i_2_n_6
    SLICE_X0Y123         FDPE                                         r  adjust_bpm/bpm_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjust_bpm/bpm_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.251ns (54.401%)  route 0.210ns (45.599%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDCE                         0.000     0.000 r  adjust_bpm/bpm_out_reg[1]/C
    SLICE_X0Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  adjust_bpm/bpm_out_reg[1]/Q
                         net (fo=6, routed)           0.210     0.351    adjust_bpm/bpm_out[1]
    SLICE_X0Y122         LUT2 (Prop_lut2_I0_O)        0.045     0.396 r  adjust_bpm/bpm_out[4]_i_5/O
                         net (fo=1, routed)           0.000     0.396    adjust_bpm/bpm_out[4]_i_5_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.461 r  adjust_bpm/bpm_out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.461    adjust_bpm/bpm_out_reg[4]_i_1_n_6
    SLICE_X0Y122         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            adjust_bpm/bpm_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.256ns (55.176%)  route 0.208ns (44.824%))
  Logic Levels:           3  (CARRY4=1 FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDPE                         0.000     0.000 r  adjust_bpm/bpm_out_reg[5]/C
    SLICE_X0Y123         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  adjust_bpm/bpm_out_reg[5]/Q
                         net (fo=5, routed)           0.208     0.349    adjust_bpm/bpm_out[5]
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.045     0.394 r  adjust_bpm/bpm_out[7]_i_6/O
                         net (fo=1, routed)           0.000     0.394    adjust_bpm/bpm_out[7]_i_6_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.464 r  adjust_bpm/bpm_out_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.464    adjust_bpm/bpm_out_reg[7]_i_2_n_7
    SLICE_X0Y123         FDPE                                         r  adjust_bpm/bpm_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjust_bpm/bpm_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.308ns (66.010%)  route 0.159ns (33.990%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDCE                         0.000     0.000 r  adjust_bpm/bpm_out_reg[0]/C
    SLICE_X1Y122         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  adjust_bpm/bpm_out_reg[0]/Q
                         net (fo=4, routed)           0.159     0.300    adjust_bpm/bpm_out[0]
    SLICE_X0Y122         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     0.467 r  adjust_bpm/bpm_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.467    adjust_bpm/bpm_out_reg[4]_i_1_n_5
    SLICE_X0Y122         FDPE                                         r  adjust_bpm/bpm_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            adjust_bpm/bpm_out_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.186ns (37.168%)  route 0.314ns (62.832%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDPE                         0.000     0.000 r  adjust_bpm/bpm_out_reg[6]/C
    SLICE_X0Y123         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  adjust_bpm/bpm_out_reg[6]/Q
                         net (fo=5, routed)           0.191     0.332    adjust_bpm/bpm_out[6]
    SLICE_X1Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.377 r  adjust_bpm/bpm_out[7]_i_1/O
                         net (fo=8, routed)           0.123     0.500    adjust_bpm/bpm_out[7]_i_1_n_0
    SLICE_X0Y123         FDPE                                         r  adjust_bpm/bpm_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            adjust_bpm/bpm_out_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.186ns (37.168%)  route 0.314ns (62.832%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDPE                         0.000     0.000 r  adjust_bpm/bpm_out_reg[6]/C
    SLICE_X0Y123         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  adjust_bpm/bpm_out_reg[6]/Q
                         net (fo=5, routed)           0.191     0.332    adjust_bpm/bpm_out[6]
    SLICE_X1Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.377 r  adjust_bpm/bpm_out[7]_i_1/O
                         net (fo=8, routed)           0.123     0.500    adjust_bpm/bpm_out[7]_i_1_n_0
    SLICE_X0Y123         FDPE                                         r  adjust_bpm/bpm_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            adjust_bpm/bpm_out_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.186ns (37.168%)  route 0.314ns (62.832%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDPE                         0.000     0.000 r  adjust_bpm/bpm_out_reg[6]/C
    SLICE_X0Y123         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  adjust_bpm/bpm_out_reg[6]/Q
                         net (fo=5, routed)           0.191     0.332    adjust_bpm/bpm_out[6]
    SLICE_X1Y122         LUT5 (Prop_lut5_I0_O)        0.045     0.377 r  adjust_bpm/bpm_out[7]_i_1/O
                         net (fo=8, routed)           0.123     0.500    adjust_bpm/bpm_out[7]_i_1_n_0
    SLICE_X0Y123         FDCE                                         r  adjust_bpm/bpm_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------





