// Seed: 2487273135
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_5 = -1;
  logic id_6;
  assign id_3 = id_4;
  logic id_7;
  ;
  assign id_4 = id_3;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  input wire id_2;
  input wire id_1;
  parameter id_4 = 1;
  initial begin : LABEL_0
    if (1 && 1 && 1) begin : LABEL_1
      wait (id_1);
    end else begin : LABEL_2
      if (1) begin : LABEL_3
        $unsigned(60);
        ;
        id_3 <= id_4;
      end
    end
  end
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  wor id_5 = (1);
  integer [-1 : (  -1  )] id_6;
endmodule
