/*
 * Copyright (c) 2024 Realtek Semiconductor Corp.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef _AMEBA_IPC_H_
#define _AMEBA_IPC_H_

/** @addtogroup Ameba_Periph_Driver
  * @{
  */

/** @defgroup IPC
  * @brief IPC driver modules
  * @{
  */

/* AUTO_GEN_START */
// Do NOT modify any AUTO_GEN code below

/* Registers Definitions --------------------------------------------------------*/

/** @defgroup IPC_Register_Definitions IPC Register Definitions
  * @{
  */

/** @defgroup IPC_TX_DATA_CHx
  * @brief
  * @{
  */
#define IPC_MASK_TX0_CHx_DATA   ((u32)0xFFFFFFFF << 0)           /*!< R/WPD 0x0  After preparing descriptor, data and corresponding memory, 1: Writing 1 to the Tx data register (tx0_data) channel x bit, and the data will be mapped to the CPU0's RX data register (rx0_data) channel x bit. And the corresponding Rx full status bit in REG_ISR_CPU0 will be set. 0: Writing 0 has no effect. If the corresponding Rx full status bit in REG_ISR_CPU0 (eg.isr_rx0_full_status6) is cleared, the corresponding bit in tx0_data will be cleaned automatically.*/
#define IPC_TX0_CHx_DATA(x)     (((u32)((x) & 0xFFFFFFFF) << 0))
#define IPC_GET_TX0_CHx_DATA(x) ((u32)(((x >> 0) & 0xFFFFFFFF)))
/** @} */

/** @defgroup IPC_TX_CH_ST
  * @brief
  * @{
  */
#define IPC_BIT_ICR_TX0_CH_ST15 ((u32)0x00000001 << 31)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST14 ((u32)0x00000001 << 30)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST13 ((u32)0x00000001 << 29)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST12 ((u32)0x00000001 << 28)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST11 ((u32)0x00000001 << 27)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST10 ((u32)0x00000001 << 26)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST9  ((u32)0x00000001 << 25)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST8  ((u32)0x00000001 << 24)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST7  ((u32)0x00000001 << 23)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST6  ((u32)0x00000001 << 22)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST5  ((u32)0x00000001 << 21)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST4  ((u32)0x00000001 << 20)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST3  ((u32)0x00000001 << 19)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST2  ((u32)0x00000001 << 18)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST1  ((u32)0x00000001 << 17)          /*!< RW1CB 0x0  Refer to the description of the icr_tx0_ch_st0.*/
#define IPC_BIT_ICR_TX0_CH_ST0  ((u32)0x00000001 << 16)          /*!< RW1CB 0x0  0: Writing 0 has no effect. 1: Clear the Tx data register (tx0_data) channel 0 bit.*/
#define IPC_MASK_TX0_CH_ST      ((u32)0x0000FFFF << 0)           /*!< R/WH/ES 0x0  When sw write all ch0 data, sw will pull 1. When cpu1 receives all ch0 data,it will be automatically cleared.  0:  ch0 can write 1: busy*/
#define IPC_TX0_CH_ST(x)        (((u32)((x) & 0x0000FFFF) << 0))
#define IPC_GET_TX0_CH_ST(x)    ((u32)(((x >> 0) & 0x0000FFFF)))
/** @} */

/** @defgroup IPC_ISR
  * @brief
  * @{
  */
#define IPC_BIT_ISR_TX0_EMPTY_INT15 ((u32)0x00000001 << 31) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT14 ((u32)0x00000001 << 30) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT13 ((u32)0x00000001 << 29) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT12 ((u32)0x00000001 << 28) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT11 ((u32)0x00000001 << 27) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT10 ((u32)0x00000001 << 26) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT9  ((u32)0x00000001 << 25) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT8  ((u32)0x00000001 << 24) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT7  ((u32)0x00000001 << 23) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT6  ((u32)0x00000001 << 22) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT5  ((u32)0x00000001 << 21) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT4  ((u32)0x00000001 << 20) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT3  ((u32)0x00000001 << 19) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT2  ((u32)0x00000001 << 18) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT1  ((u32)0x00000001 << 17) /*!< RW1CB 0x0  Refer to the description of the isr_tx0_empty_int0*/
#define IPC_BIT_ISR_TX0_EMPTY_INT0  ((u32)0x00000001 << 16) /*!< RW1CB 0x0  When all the data in ch0 is read by cpu1,it will be set to 1*/
#define IPC_BIT_ISR_RX0_INT15       ((u32)0x00000001 << 15) /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT14       ((u32)0x00000001 << 14) /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT13       ((u32)0x00000001 << 13) /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT12       ((u32)0x00000001 << 12) /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT11       ((u32)0x00000001 << 11) /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT10       ((u32)0x00000001 << 10) /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT9        ((u32)0x00000001 << 9)  /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT8        ((u32)0x00000001 << 8)  /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT7        ((u32)0x00000001 << 7)  /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT6        ((u32)0x00000001 << 6)  /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT5        ((u32)0x00000001 << 5)  /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT4        ((u32)0x00000001 << 4)  /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT3        ((u32)0x00000001 << 3)  /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT2        ((u32)0x00000001 << 2)  /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT1        ((u32)0x00000001 << 1)  /*!< RW1CB 0x0  Refer to the description of the isr_rx0_int0*/
#define IPC_BIT_ISR_RX0_INT0        ((u32)0x00000001 << 0)  /*!< RW1CB 0x0  fifo next pop chn0 data.when all the data in ch0 is read,it will be cleard*/
/** @} */

/** @defgroup IPC_IMR
  * @brief
  * @{
  */
#define IPC_MASK_IMR_TX0_EMPTY   ((u32)0x0000FFFF << 16)           /*!< R/W 0x0  0: Mask 1: Unmask*/
#define IPC_IMR_TX0_EMPTY(x)     (((u32)((x) & 0x0000FFFF) << 16))
#define IPC_GET_IMR_TX0_EMPTY(x) ((u32)(((x >> 16) & 0x0000FFFF)))
#define IPC_MASK_IMR_RX0         ((u32)0x0000FFFF << 0)            /*!< R/W 0x0  just useful  when  ipc_work_mode is 1. 0: Mask 1: Unmask*/
#define IPC_IMR_RX0(x)           (((u32)((x) & 0x0000FFFF) << 0))
#define IPC_GET_IMR_RX0(x)       ((u32)(((x >> 0) & 0x0000FFFF)))
/** @} */

/** @defgroup IPC_TX_ST
  * @brief
  * @{
  */
#define IPC_MASK_TX0_FIFO_TIMEOUT_TH   ((u32)0x0007FFFF << 12)           /*!< R/W 19'h9c40  If the number of data in the FIFO is below the threshold for a period longer than that set by this register, an interrupt will be triggered.*/
#define IPC_TX0_FIFO_TIMEOUT_TH(x)     (((u32)((x) & 0x0007FFFF) << 12))
#define IPC_GET_TX0_FIFO_TIMEOUT_TH(x) ((u32)(((x >> 12) & 0x0007FFFF)))
#define IPC_MASK_TX0_FIFO_AF_LEVEL     ((u32)0x0000001F << 7)            /*!< R/W 5'h1  User define the full level for afifo. the vaule must >=1.*/
#define IPC_TX0_FIFO_AF_LEVEL(x)       (((u32)((x) & 0x0000001F) << 7))
#define IPC_GET_TX0_FIFO_AF_LEVEL(x)   ((u32)(((x >> 7) & 0x0000001F)))
#define IPC_BIT_TX0_FIFO_CLR           ((u32)0x00000001 << 6)            /*!< WA0 0x0  clear the FIFO data*/
#define IPC_BIT_TX0_FIFO_WFULL         ((u32)0x00000001 << 5)            /*!< R 0x0  fifo full state*/
#define IPC_MASK_TX0_FIFO_WSPACE       ((u32)0x0000001F << 0)            /*!< R 0x0  the remaining writable space for the current fifo*/
#define IPC_TX0_FIFO_WSPACE(x)         (((u32)((x) & 0x0000001F) << 0))
#define IPC_GET_TX0_FIFO_WSPACE(x)     ((u32)(((x >> 0) & 0x0000001F)))
/** @} */

/** @defgroup IPC_RX_ST
  * @brief
  * @{
  */
#define IPC_BIT_RX0_FIFO_EMPTY ((u32)0x00000001 << 0) /*!< R 1'b1  When fifo is empty, rx0 _ch,rx0_data is invalid*/
/** @} */

/** @defgroup IPC_RX_DATA
  * @brief
  * @{
  */
#define IPC_MASK_RX0_DATA   ((u32)0xFFFFFFFF << 0)           /*!< RP 0x0  Data info about fifo next pop data  0: fifo next pop chn0 data 1: fifo next pop chn1 data ......*/
#define IPC_RX0_DATA(x)     (((u32)((x) & 0xFFFFFFFF) << 0))
#define IPC_GET_RX0_DATA(x) ((u32)(((x >> 0) & 0xFFFFFFFF)))
/** @} */

/** @defgroup IPC_SW
  * @brief
  * @{
  */
#define IPC_MASK_RSVD_SW1   ((u32)0x0000FFFF << 0)           /*!< R/W 0x0  rsvd for sw*/
#define IPC_RSVD_SW1(x)     (((u32)((x) & 0x0000FFFF) << 0))
#define IPC_GET_RSVD_SW1(x) ((u32)(((x >> 0) & 0x0000FFFF)))
/** @} */

/** @defgroup IPC_MODE
  * @brief
  * @{
  */
#define IPC_BIT_WORK_MODE ((u32)0x00000001 << 0) /*!< R/W 0x0  0: without share mem 1:  with share mem*/
/** @} */

/** @defgroup IPC_TIM
  * @brief
  * @{
  */
#define IPC_BIT_APB_TIMEOUT_FLAG  ((u32)0x00000001 << 8)           /*!< RW1CB 0x0  If apb_rdy does not reply within a certain period of time, it will be pulled.*/
#define IPC_MASK_APB_TIMEOUT_TH   ((u32)0x000000FF << 0)           /*!< R/W 8'h3f  If apb_rdy does not reply within a certain period of time, it will automatically reply.*/
#define IPC_APB_TIMEOUT_TH(x)     (((u32)((x) & 0x000000FF) << 0))
#define IPC_GET_APB_TIMEOUT_TH(x) ((u32)(((x >> 0) & 0x000000FF)))
/** @} */

/** @defgroup IPC_SEMx
  * @brief
  * @{
  */
#define IPC_MASK_SEMx_DATA   ((u32)0xFFFFFFFF << 0)           /*!< R 0x0  It is used to indicate who owns this semaphore .*/
#define IPC_SEMx_DATA(x)     (((u32)((x) & 0xFFFFFFFF) << 0))
#define IPC_GET_SEMx_DATA(x) ((u32)(((x >> 0) & 0xFFFFFFFF)))
/** @} */

/** @defgroup IPC_SEM_0
  * @brief
  * @{
  */
#define IPC_MASK_SEM_0_DATA   ((u32)0xFFFFFFFF << 0)           /*!< R 0x0  It is used to indicate who owns this semaphore .*/
#define IPC_SEM_0_DATA(x)     (((u32)((x) & 0xFFFFFFFF) << 0))
#define IPC_GET_SEM_0_DATA(x) ((u32)(((x >> 0) & 0xFFFFFFFF)))
/** @} */

/** @defgroup IPC_SEM_1
  * @brief
  * @{
  */
#define IPC_MASK_SEM_1_DATA   ((u32)0xFFFFFFFF << 0)           /*!< R 0x0  It is used to indicate who owns this semaphore .*/
#define IPC_SEM_1_DATA(x)     (((u32)((x) & 0xFFFFFFFF) << 0))
#define IPC_GET_SEM_1_DATA(x) ((u32)(((x >> 0) & 0xFFFFFFFF)))
/** @} */

/** @defgroup IPC_SEM_CPUIDx
  * @brief
  * @{
  */
#define IPC_MASK_SEM_CPUIDx_DATA   ((u32)0xFFFFFFFF << 0)           /*!< R 0x0  It is used to indicate cpuid of this semaphore .*/
#define IPC_SEM_CPUIDx_DATA(x)     (((u32)((x) & 0xFFFFFFFF) << 0))
#define IPC_GET_SEM_CPUIDx_DATA(x) ((u32)(((x >> 0) & 0xFFFFFFFF)))
/** @} */

/** @defgroup IPC_SEM_CPUID3
  * @brief
  * @{
  */
#define IPC_MASK_SEM_CPUID3_DATA   ((u32)0xFFFFFFFF << 0)           /*!< R 0x0  It is used to indicate who owns this semaphore .*/
#define IPC_SEM_CPUID3_DATA(x)     (((u32)((x) & 0xFFFFFFFF) << 0))
#define IPC_GET_SEM_CPUID3_DATA(x) ((u32)(((x >> 0) & 0xFFFFFFFF)))
/** @} */

/** @} */
/* Exported Types --------------------------------------------------------*/

/** @defgroup IPC_Exported_Types IPC Exported Types
  * @{
  */

/** @brief IPC Register Declaration
  */

typedef struct {
	__IO uint32_t IPC_TX_DATA_CHx[16];  /*!< Register,  Address offset:0x000-0x03C */
	__IO uint32_t IPC_TX_CH_ST       ;  /*!< Register,  Address offset:0x040 */
	__IO uint32_t IPC_ISR            ;  /*!< Register,  Address offset:0x044 */
	__IO uint32_t IPC_IMR            ;  /*!< Register,  Address offset:0x048 */
	__IO uint32_t IPC_TX_ST          ;  /*!< Register,  Address offset:0x04C */
	__I  uint32_t IPC_RX_ST          ;  /*!< Register,  Address offset:0x050 */
	__I  uint32_t IPC_RX_DATA        ;  /*!< Register,  Address offset:0x054 */
	__IO uint32_t IPC_SW             ;  /*!< Register,  Address offset:0x058 */
	__IO uint32_t IPC_MODE           ;  /*!< Register,  Address offset:0x05C */
	__IO uint32_t IPC_TIM            ;  /*!< Register,  Address offset:0x060 */
	__IO uint32_t RSVD0[3]           ;  /*!< Reserved,  Address offset:0x064-0x06F */
	__I  uint32_t IPC_SEM_0          ;  /*!< Register,  Address offset:0x070 */
	__I  uint32_t IPC_SEM_1[4]       ;  /*!< Register,  Address offset:0x074-0x080 */
	__I  uint32_t IPC_SEM_CPUID3     ;  /*!< Register,  Address offset:0x084 */
	__IO uint32_t IPC_DUMMY          ;  /*!< Register,  Address offset:0x088 */
} IPC_TypeDef;

/** @} */


// Do NOT modify any AUTO_GEN code above
/* AUTO_GEN_END */

/* MANUAL_GEN_START */

//Please add your defination here



/* Exported types --------------------------------------------------------*/
/** @addtogroup IPC_Exported_Types IPC Exported Types
  * @{
  */

/**
  * @brief IPC IRQ Function Definition
  */
typedef void (*IPC_IRQ_FUN)(void *Data, u32 IrqStatus, u32 ChanNum);

/**
  * @brief IPC User Message Type Definition
  */
typedef enum {
	IPC_USER_POINT = 0,
	IPC_USER_DATA	= 1
} USER_MSG_TYP_DEF;

/**
  * @brief IPC Init Table Definition
  */
typedef struct _IPC_INIT_TABLE_ {
	u32 USER_MSG_TYPE;
	void (*Rxfunc)(void *Data, u32 IrqStatus, u32 ChanNum);
	void *RxIrqData;
	void (*Txfunc)(void *Data, u32 IrqStatus, u32 ChanNum);
	void *TxIrqData;
	u32 IPC_Direction;	/* direction of ipc, this parameter is from @IPC_Direction_Mode*/
	u32 IPC_Channel;	/* ipc channel, this parameter is from @IPC_AP_Tx_Channel or @IPC_NP_Tx_Channel*/
} IPC_INIT_TABLE, *PIPC_INIT_TABLE;

/**
  * @}
  */

/* Exported constants --------------------------------------------------------*/
/** @defgroup IPC_Exported_Constants IPC Exported Constants
  * @{
  */

/** @defgroup IPC_Peripheral_Definition
  * @{
  */
#define IS_IPC_ALL_PERIPH(PERIPH) (((PERIPH) == IPCNP_DEV) || \
										((PERIPH) == IPCAP_DEV))
/**
  * @}
  */

/** @defgroup IPC_Direction_Mode
  * @{
  */
#define IPC_NP_TO_AP			((u32)0x00000000)
#define IPC_AP_TO_NP			((u32)0x00000001)
#define IS_IPC_DIR_MODE(MODE) (((MODE) == IPC_NP_TO_AP) || \
									((MODE) == IPC_AP_TO_NP))
/**
  * @}
  */

/** @defgroup IPC_INTR_Mode
  * @{
  */
#define IPC_TX_EMPTY			((u32)0x00000001)
#define IPC_RX_FULL 			((u32)0x00000002)
#define IS_IPC_INTR_MODE(MODE) (((MODE) == IPC_TX_EMPTY) || \
                                   ((MODE) == IPC_RX_FULL))
/**
  * @}
  */

/** @defgroup IPC_Valid_CHNUM
  * @{
  */
#define IS_IPC_VALID_CHNUM(NUM) ((NUM) < 16)
/**
  * @}
  */

/** @defgroup IPC_Valid_CHNUM
 * @{
 */
#define IS_IPC_VALID_Threshold(Ths) ((Ths) > 1)
/**
  * @}
  */

/** @defgroup IPC_Valid_RX_CHANNEL
  * @{
  */
#define IS_IPC_RX_CHNUM(NUM) ((NUM) < 16)
/**
  * @}
  */


/** @defgroup IPC_Valid_SEMID
  * @{
  */
#define IS_IPC_VALID_SEMID(SEM_ID) ((SEM_ID) < 64)
/**
  * @}
  */

/** @defgroup IPC_TX_CHANNEL_SHIFT
  * @{
  */
#define IPC_TX_CHANNEL_SHIFT 16
/**
  * @}
  */

/** @defgroup IPC_TX_CHANNEL_NUM
  * @{
  */
#define IPC_TX_CHANNEL_NUM 16
/**
  * @}
  */

/** @defgroup IPC_TX_CHANNEL_SWITCH
  * @{
  */
#define IPC_TX_CHANNEL_SWITCH(x)				((u32)((x) & 0x0000000F))
/**
  * @}
  */

/** @defgroup IPC_CHANNEL_NUMBER

  * @{
  */
#define IPC_CHANNEL_NUM 32
/**
  * @}
  */


/**
  * @}
  */
/** @} */
/** @} */
/* Exported functions --------------------------------------------------------*/
/** @addtogroup IPC_Exported_Functions IPC Exported Functions
  * @{
  */
void IPC_INTConfig(IPC_TypeDef *IPCx, u8 IPC_Shiftbit, u32 NewState);
void IPC_IERSet(IPC_TypeDef *IPCx, u32 IPC_Chs);
u32 IPC_IERGet(IPC_TypeDef *IPCx);
u32 IPC_INTRequest(IPC_TypeDef *IPCx, u8 IPC_ChNum);
u32 IPC_INTGet(IPC_TypeDef *IPCx);
void IPC_INTClear(IPC_TypeDef *IPCx, u8 IPC_Shiftbit);
u32 IPC_INTHandler(void *Data);
void IPC_INTUserHandler(IPC_TypeDef *IPCx, u8 IPC_Shiftbit, void *IrqHandler, void *IrqData);
IPC_TypeDef *IPC_GetDev(u32 IPC_Dir, u32 Is_Rx);
IPC_TypeDef *IPC_GetDevById(u32 cpu_id);
/**
  * @}
  */

/* Other definitions --------------------------------------------------------*/

extern const IPC_INIT_TABLE  ipc_init_config[];

/* MANUAL_GEN_END */

#endif