mvn r0, r1 
lsl r1, r0, r2 
orr r3, r2, r1 
and r2, r1, r3 
add r1, r2, r3 
