// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module make_inputs_10u_s (
        ap_ready,
        puppi_candidate_0_V_read,
        puppi_candidate_1_V_read,
        puppi_candidate_2_V_read,
        puppi_candidate_3_V_read,
        puppi_candidate_4_V_read,
        puppi_candidate_5_V_read,
        puppi_candidate_6_V_read,
        puppi_candidate_7_V_read,
        puppi_candidate_8_V_read,
        puppi_candidate_9_V_read,
        ap_return
);


output   ap_ready;
input  [63:0] puppi_candidate_0_V_read;
input  [63:0] puppi_candidate_1_V_read;
input  [63:0] puppi_candidate_2_V_read;
input  [63:0] puppi_candidate_3_V_read;
input  [63:0] puppi_candidate_4_V_read;
input  [63:0] puppi_candidate_5_V_read;
input  [63:0] puppi_candidate_6_V_read;
input  [63:0] puppi_candidate_7_V_read;
input  [63:0] puppi_candidate_8_V_read;
input  [63:0] puppi_candidate_9_V_read;
output  [2079:0] ap_return;

wire   [2:0] p_Result_s_fu_138_p4;
wire   [0:0] icmp_ln879_fu_148_p2;
wire   [8:0] shl_ln_fu_154_p3;
wire   [0:0] icmp_ln879_1_fu_166_p2;
wire   [8:0] shl_ln731_1_fu_172_p3;
wire   [0:0] icmp_ln879_2_fu_184_p2;
wire   [8:0] shl_ln731_2_fu_190_p3;
wire   [0:0] icmp_ln879_3_fu_202_p2;
wire   [8:0] shl_ln731_3_fu_208_p3;
wire   [0:0] icmp_ln879_4_fu_220_p2;
wire   [8:0] shl_ln731_4_fu_226_p3;
wire   [0:0] icmp_ln879_5_fu_238_p2;
wire   [8:0] shl_ln731_5_fu_244_p3;
wire   [0:0] icmp_ln879_6_fu_256_p2;
wire   [8:0] shl_ln731_6_fu_262_p3;
wire   [0:0] icmp_ln879_7_fu_274_p2;
wire   [8:0] shl_ln731_7_fu_280_p3;
wire   [2:0] p_Result_1_fu_336_p4;
wire   [0:0] icmp_ln879_10_fu_346_p2;
wire   [8:0] shl_ln731_s_fu_352_p3;
wire   [0:0] icmp_ln879_11_fu_364_p2;
wire   [8:0] shl_ln731_8_fu_370_p3;
wire   [0:0] icmp_ln879_12_fu_382_p2;
wire   [8:0] shl_ln731_9_fu_388_p3;
wire   [0:0] icmp_ln879_13_fu_400_p2;
wire   [8:0] shl_ln731_10_fu_406_p3;
wire   [0:0] icmp_ln879_14_fu_418_p2;
wire   [8:0] shl_ln731_11_fu_424_p3;
wire   [0:0] icmp_ln879_15_fu_436_p2;
wire   [8:0] shl_ln731_12_fu_442_p3;
wire   [0:0] icmp_ln879_16_fu_454_p2;
wire   [8:0] shl_ln731_13_fu_460_p3;
wire   [0:0] icmp_ln879_17_fu_472_p2;
wire   [8:0] shl_ln731_14_fu_478_p3;
wire   [2:0] p_Result_2_fu_534_p4;
wire   [0:0] icmp_ln879_18_fu_544_p2;
wire   [8:0] shl_ln731_15_fu_550_p3;
wire   [0:0] icmp_ln879_19_fu_562_p2;
wire   [8:0] shl_ln731_16_fu_568_p3;
wire   [0:0] icmp_ln879_20_fu_580_p2;
wire   [8:0] shl_ln731_17_fu_586_p3;
wire   [0:0] icmp_ln879_21_fu_598_p2;
wire   [8:0] shl_ln731_18_fu_604_p3;
wire   [0:0] icmp_ln879_22_fu_616_p2;
wire   [8:0] shl_ln731_19_fu_622_p3;
wire   [0:0] icmp_ln879_23_fu_634_p2;
wire   [8:0] shl_ln731_20_fu_640_p3;
wire   [0:0] icmp_ln879_24_fu_652_p2;
wire   [8:0] shl_ln731_21_fu_658_p3;
wire   [0:0] icmp_ln879_25_fu_670_p2;
wire   [8:0] shl_ln731_22_fu_676_p3;
wire   [2:0] p_Result_s_28_fu_732_p4;
wire   [0:0] icmp_ln879_26_fu_742_p2;
wire   [8:0] shl_ln731_23_fu_748_p3;
wire   [0:0] icmp_ln879_27_fu_760_p2;
wire   [8:0] shl_ln731_24_fu_766_p3;
wire   [0:0] icmp_ln879_28_fu_778_p2;
wire   [8:0] shl_ln731_25_fu_784_p3;
wire   [0:0] icmp_ln879_29_fu_796_p2;
wire   [8:0] shl_ln731_26_fu_802_p3;
wire   [0:0] icmp_ln879_30_fu_814_p2;
wire   [8:0] shl_ln731_27_fu_820_p3;
wire   [0:0] icmp_ln879_31_fu_832_p2;
wire   [8:0] shl_ln731_28_fu_838_p3;
wire   [0:0] icmp_ln879_32_fu_850_p2;
wire   [8:0] shl_ln731_29_fu_856_p3;
wire   [0:0] icmp_ln879_33_fu_868_p2;
wire   [8:0] shl_ln731_30_fu_874_p3;
wire   [2:0] p_Result_3_fu_930_p4;
wire   [0:0] icmp_ln879_34_fu_940_p2;
wire   [8:0] shl_ln731_31_fu_946_p3;
wire   [0:0] icmp_ln879_35_fu_958_p2;
wire   [8:0] shl_ln731_32_fu_964_p3;
wire   [0:0] icmp_ln879_36_fu_976_p2;
wire   [8:0] shl_ln731_33_fu_982_p3;
wire   [0:0] icmp_ln879_37_fu_994_p2;
wire   [8:0] shl_ln731_34_fu_1000_p3;
wire   [0:0] icmp_ln879_38_fu_1012_p2;
wire   [8:0] shl_ln731_35_fu_1018_p3;
wire   [0:0] icmp_ln879_39_fu_1030_p2;
wire   [8:0] shl_ln731_36_fu_1036_p3;
wire   [0:0] icmp_ln879_40_fu_1048_p2;
wire   [8:0] shl_ln731_37_fu_1054_p3;
wire   [0:0] icmp_ln879_41_fu_1066_p2;
wire   [8:0] shl_ln731_38_fu_1072_p3;
wire   [2:0] p_Result_4_fu_1128_p4;
wire   [0:0] icmp_ln879_42_fu_1138_p2;
wire   [8:0] shl_ln731_39_fu_1144_p3;
wire   [0:0] icmp_ln879_43_fu_1156_p2;
wire   [8:0] shl_ln731_40_fu_1162_p3;
wire   [0:0] icmp_ln879_44_fu_1174_p2;
wire   [8:0] shl_ln731_41_fu_1180_p3;
wire   [0:0] icmp_ln879_45_fu_1192_p2;
wire   [8:0] shl_ln731_42_fu_1198_p3;
wire   [0:0] icmp_ln879_46_fu_1210_p2;
wire   [8:0] shl_ln731_43_fu_1216_p3;
wire   [0:0] icmp_ln879_47_fu_1228_p2;
wire   [8:0] shl_ln731_44_fu_1234_p3;
wire   [0:0] icmp_ln879_48_fu_1246_p2;
wire   [8:0] shl_ln731_45_fu_1252_p3;
wire   [0:0] icmp_ln879_49_fu_1264_p2;
wire   [8:0] shl_ln731_46_fu_1270_p3;
wire   [2:0] p_Result_5_fu_1326_p4;
wire   [0:0] icmp_ln879_50_fu_1336_p2;
wire   [8:0] shl_ln731_47_fu_1342_p3;
wire   [0:0] icmp_ln879_51_fu_1354_p2;
wire   [8:0] shl_ln731_48_fu_1360_p3;
wire   [0:0] icmp_ln879_52_fu_1372_p2;
wire   [8:0] shl_ln731_49_fu_1378_p3;
wire   [0:0] icmp_ln879_53_fu_1390_p2;
wire   [8:0] shl_ln731_50_fu_1396_p3;
wire   [0:0] icmp_ln879_54_fu_1408_p2;
wire   [8:0] shl_ln731_51_fu_1414_p3;
wire   [0:0] icmp_ln879_55_fu_1426_p2;
wire   [8:0] shl_ln731_52_fu_1432_p3;
wire   [0:0] icmp_ln879_56_fu_1444_p2;
wire   [8:0] shl_ln731_53_fu_1450_p3;
wire   [0:0] icmp_ln879_57_fu_1462_p2;
wire   [8:0] shl_ln731_54_fu_1468_p3;
wire   [2:0] p_Result_6_fu_1524_p4;
wire   [0:0] icmp_ln879_58_fu_1534_p2;
wire   [8:0] shl_ln731_55_fu_1540_p3;
wire   [0:0] icmp_ln879_59_fu_1552_p2;
wire   [8:0] shl_ln731_56_fu_1558_p3;
wire   [0:0] icmp_ln879_60_fu_1570_p2;
wire   [8:0] shl_ln731_57_fu_1576_p3;
wire   [0:0] icmp_ln879_61_fu_1588_p2;
wire   [8:0] shl_ln731_58_fu_1594_p3;
wire   [0:0] icmp_ln879_62_fu_1606_p2;
wire   [8:0] shl_ln731_59_fu_1612_p3;
wire   [0:0] icmp_ln879_63_fu_1624_p2;
wire   [8:0] shl_ln731_60_fu_1630_p3;
wire   [0:0] icmp_ln879_64_fu_1642_p2;
wire   [8:0] shl_ln731_61_fu_1648_p3;
wire   [0:0] icmp_ln879_65_fu_1660_p2;
wire   [8:0] shl_ln731_62_fu_1666_p3;
wire   [2:0] p_Result_8_fu_1722_p4;
wire   [0:0] icmp_ln879_8_fu_1732_p2;
wire   [8:0] shl_ln731_63_fu_1738_p3;
wire   [0:0] icmp_ln879_66_fu_1750_p2;
wire   [8:0] shl_ln731_64_fu_1756_p3;
wire   [0:0] icmp_ln879_67_fu_1768_p2;
wire   [8:0] shl_ln731_65_fu_1774_p3;
wire   [0:0] icmp_ln879_68_fu_1786_p2;
wire   [8:0] shl_ln731_66_fu_1792_p3;
wire   [0:0] icmp_ln879_69_fu_1804_p2;
wire   [8:0] shl_ln731_67_fu_1810_p3;
wire   [0:0] icmp_ln879_70_fu_1822_p2;
wire   [8:0] shl_ln731_68_fu_1828_p3;
wire   [0:0] icmp_ln879_71_fu_1840_p2;
wire   [8:0] shl_ln731_69_fu_1846_p3;
wire   [0:0] icmp_ln879_72_fu_1858_p2;
wire   [8:0] shl_ln731_70_fu_1864_p3;
wire   [2:0] p_Result_9_fu_1920_p4;
wire   [0:0] icmp_ln879_9_fu_1930_p2;
wire   [8:0] shl_ln731_71_fu_1936_p3;
wire   [0:0] icmp_ln879_73_fu_1948_p2;
wire   [8:0] shl_ln731_72_fu_1954_p3;
wire   [0:0] icmp_ln879_74_fu_1966_p2;
wire   [8:0] shl_ln731_73_fu_1972_p3;
wire   [0:0] icmp_ln879_75_fu_1984_p2;
wire   [8:0] shl_ln731_74_fu_1990_p3;
wire   [0:0] icmp_ln879_76_fu_2002_p2;
wire   [8:0] shl_ln731_75_fu_2008_p3;
wire   [0:0] icmp_ln879_77_fu_2020_p2;
wire   [8:0] shl_ln731_76_fu_2026_p3;
wire   [0:0] icmp_ln879_78_fu_2038_p2;
wire   [8:0] shl_ln731_77_fu_2044_p3;
wire   [0:0] icmp_ln879_79_fu_2056_p2;
wire   [8:0] shl_ln731_78_fu_2062_p3;
wire   [7:0] tmp_38_fu_2108_p4;
wire   [7:0] tmp_37_fu_2098_p4;
wire   [7:0] trunc_ln731_9_fu_2094_p1;
wire   [7:0] tmp_36_fu_2084_p4;
wire   [7:0] tmp_35_fu_2074_p4;
wire   [15:0] zext_ln731_79_fu_2070_p1;
wire   [15:0] zext_ln731_78_fu_2052_p1;
wire   [15:0] zext_ln731_77_fu_2034_p1;
wire   [15:0] zext_ln731_76_fu_2016_p1;
wire   [15:0] zext_ln731_75_fu_1998_p1;
wire   [15:0] zext_ln731_74_fu_1980_p1;
wire   [15:0] zext_ln731_73_fu_1962_p1;
wire   [15:0] zext_ln731_72_fu_1944_p1;
wire   [7:0] tmp_34_fu_1910_p4;
wire   [7:0] tmp_33_fu_1900_p4;
wire   [7:0] trunc_ln731_8_fu_1896_p1;
wire   [7:0] tmp_32_fu_1886_p4;
wire   [7:0] tmp_31_fu_1876_p4;
wire   [15:0] zext_ln731_71_fu_1872_p1;
wire   [15:0] zext_ln731_70_fu_1854_p1;
wire   [15:0] zext_ln731_69_fu_1836_p1;
wire   [15:0] zext_ln731_68_fu_1818_p1;
wire   [15:0] zext_ln731_67_fu_1800_p1;
wire   [15:0] zext_ln731_66_fu_1782_p1;
wire   [15:0] zext_ln731_65_fu_1764_p1;
wire   [15:0] zext_ln731_64_fu_1746_p1;
wire   [7:0] tmp_30_fu_1712_p4;
wire   [7:0] tmp_29_fu_1702_p4;
wire   [7:0] trunc_ln731_7_fu_1698_p1;
wire   [7:0] tmp_28_fu_1688_p4;
wire   [7:0] tmp_27_fu_1678_p4;
wire   [15:0] zext_ln731_63_fu_1674_p1;
wire   [15:0] zext_ln731_62_fu_1656_p1;
wire   [15:0] zext_ln731_61_fu_1638_p1;
wire   [15:0] zext_ln731_60_fu_1620_p1;
wire   [15:0] zext_ln731_59_fu_1602_p1;
wire   [15:0] zext_ln731_58_fu_1584_p1;
wire   [15:0] zext_ln731_57_fu_1566_p1;
wire   [15:0] zext_ln731_56_fu_1548_p1;
wire   [7:0] tmp_26_fu_1514_p4;
wire   [7:0] tmp_25_fu_1504_p4;
wire   [7:0] trunc_ln731_6_fu_1500_p1;
wire   [7:0] tmp_24_fu_1490_p4;
wire   [7:0] tmp_23_fu_1480_p4;
wire   [15:0] zext_ln731_55_fu_1476_p1;
wire   [15:0] zext_ln731_54_fu_1458_p1;
wire   [15:0] zext_ln731_53_fu_1440_p1;
wire   [15:0] zext_ln731_52_fu_1422_p1;
wire   [15:0] zext_ln731_51_fu_1404_p1;
wire   [15:0] zext_ln731_50_fu_1386_p1;
wire   [15:0] zext_ln731_49_fu_1368_p1;
wire   [15:0] zext_ln731_48_fu_1350_p1;
wire   [7:0] tmp_22_fu_1316_p4;
wire   [7:0] tmp_21_fu_1306_p4;
wire   [7:0] trunc_ln731_5_fu_1302_p1;
wire   [7:0] tmp_20_fu_1292_p4;
wire   [7:0] tmp_19_fu_1282_p4;
wire   [15:0] zext_ln731_47_fu_1278_p1;
wire   [15:0] zext_ln731_46_fu_1260_p1;
wire   [15:0] zext_ln731_45_fu_1242_p1;
wire   [15:0] zext_ln731_44_fu_1224_p1;
wire   [15:0] zext_ln731_43_fu_1206_p1;
wire   [15:0] zext_ln731_42_fu_1188_p1;
wire   [15:0] zext_ln731_41_fu_1170_p1;
wire   [15:0] zext_ln731_40_fu_1152_p1;
wire   [7:0] tmp_18_fu_1118_p4;
wire   [7:0] tmp_17_fu_1108_p4;
wire   [7:0] trunc_ln731_4_fu_1104_p1;
wire   [7:0] tmp_16_fu_1094_p4;
wire   [7:0] tmp_15_fu_1084_p4;
wire   [15:0] zext_ln731_39_fu_1080_p1;
wire   [15:0] zext_ln731_38_fu_1062_p1;
wire   [15:0] zext_ln731_37_fu_1044_p1;
wire   [15:0] zext_ln731_36_fu_1026_p1;
wire   [15:0] zext_ln731_35_fu_1008_p1;
wire   [15:0] zext_ln731_34_fu_990_p1;
wire   [15:0] zext_ln731_33_fu_972_p1;
wire   [15:0] zext_ln731_32_fu_954_p1;
wire   [7:0] tmp_14_fu_920_p4;
wire   [7:0] tmp_13_fu_910_p4;
wire   [7:0] trunc_ln731_3_fu_906_p1;
wire   [7:0] tmp_12_fu_896_p4;
wire   [7:0] tmp_11_fu_886_p4;
wire   [15:0] zext_ln731_31_fu_882_p1;
wire   [15:0] zext_ln731_30_fu_864_p1;
wire   [15:0] zext_ln731_29_fu_846_p1;
wire   [15:0] zext_ln731_28_fu_828_p1;
wire   [15:0] zext_ln731_27_fu_810_p1;
wire   [15:0] zext_ln731_26_fu_792_p1;
wire   [15:0] zext_ln731_25_fu_774_p1;
wire   [15:0] zext_ln731_24_fu_756_p1;
wire   [7:0] tmp_10_fu_722_p4;
wire   [7:0] tmp_7_fu_712_p4;
wire   [7:0] trunc_ln731_2_fu_708_p1;
wire   [7:0] tmp_2_fu_698_p4;
wire   [7:0] tmp_s_fu_688_p4;
wire   [15:0] zext_ln731_23_fu_684_p1;
wire   [15:0] zext_ln731_22_fu_666_p1;
wire   [15:0] zext_ln731_21_fu_648_p1;
wire   [15:0] zext_ln731_20_fu_630_p1;
wire   [15:0] zext_ln731_19_fu_612_p1;
wire   [15:0] zext_ln731_18_fu_594_p1;
wire   [15:0] zext_ln731_17_fu_576_p1;
wire   [15:0] zext_ln731_16_fu_558_p1;
wire   [7:0] tmp_9_fu_524_p4;
wire   [7:0] tmp_8_fu_514_p4;
wire   [7:0] trunc_ln731_1_fu_510_p1;
wire   [7:0] tmp_6_fu_500_p4;
wire   [7:0] tmp_5_fu_490_p4;
wire   [15:0] zext_ln731_15_fu_486_p1;
wire   [15:0] zext_ln731_14_fu_468_p1;
wire   [15:0] zext_ln731_13_fu_450_p1;
wire   [15:0] zext_ln731_12_fu_432_p1;
wire   [15:0] zext_ln731_11_fu_414_p1;
wire   [15:0] zext_ln731_10_fu_396_p1;
wire   [15:0] zext_ln731_9_fu_378_p1;
wire   [15:0] zext_ln731_8_fu_360_p1;
wire   [7:0] tmp_4_fu_326_p4;
wire   [7:0] tmp_3_fu_316_p4;
wire   [7:0] trunc_ln731_fu_312_p1;
wire   [7:0] tmp_1_fu_302_p4;
wire   [7:0] tmp_fu_292_p4;
wire   [15:0] zext_ln731_7_fu_288_p1;
wire   [15:0] zext_ln731_6_fu_270_p1;
wire   [15:0] zext_ln731_5_fu_252_p1;
wire   [15:0] zext_ln731_4_fu_234_p1;
wire   [15:0] zext_ln731_3_fu_216_p1;
wire   [15:0] zext_ln731_2_fu_198_p1;
wire   [15:0] zext_ln731_1_fu_180_p1;
wire   [15:0] zext_ln731_fu_162_p1;

assign ap_ready = 1'b1;

assign ap_return = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_38_fu_2108_p4}, {8'd0}}, {tmp_37_fu_2098_p4}}, {8'd0}}, {trunc_ln731_9_fu_2094_p1}}, {8'd0}}, {tmp_36_fu_2084_p4}}, {8'd0}}, {tmp_35_fu_2074_p4}}, {8'd0}}, {zext_ln731_79_fu_2070_p1}}, {zext_ln731_78_fu_2052_p1}}, {zext_ln731_77_fu_2034_p1}}, {zext_ln731_76_fu_2016_p1}}, {zext_ln731_75_fu_1998_p1}}, {zext_ln731_74_fu_1980_p1}}, {zext_ln731_73_fu_1962_p1}}, {zext_ln731_72_fu_1944_p1}}, {tmp_34_fu_1910_p4}}, {8'd0}}, {tmp_33_fu_1900_p4}}, {8'd0}}, {trunc_ln731_8_fu_1896_p1}}, {8'd0}}, {tmp_32_fu_1886_p4}}, {8'd0}}, {tmp_31_fu_1876_p4}}, {8'd0}}, {zext_ln731_71_fu_1872_p1}}, {zext_ln731_70_fu_1854_p1}}, {zext_ln731_69_fu_1836_p1}}, {zext_ln731_68_fu_1818_p1}}, {zext_ln731_67_fu_1800_p1}}, {zext_ln731_66_fu_1782_p1}}, {zext_ln731_65_fu_1764_p1}}, {zext_ln731_64_fu_1746_p1}}, {tmp_30_fu_1712_p4}}, {8'd0}}, {tmp_29_fu_1702_p4}}, {8'd0}}, {trunc_ln731_7_fu_1698_p1}}, {8'd0}}, {tmp_28_fu_1688_p4}}, {8'd0}}, {tmp_27_fu_1678_p4}}, {8'd0}}, {zext_ln731_63_fu_1674_p1}}, {zext_ln731_62_fu_1656_p1}}, {zext_ln731_61_fu_1638_p1}}, {zext_ln731_60_fu_1620_p1}}, {zext_ln731_59_fu_1602_p1}}, {zext_ln731_58_fu_1584_p1}}, {zext_ln731_57_fu_1566_p1}}, {zext_ln731_56_fu_1548_p1}}, {tmp_26_fu_1514_p4}}, {8'd0}}, {tmp_25_fu_1504_p4}}, {8'd0}}, {trunc_ln731_6_fu_1500_p1}}, {8'd0}}, {tmp_24_fu_1490_p4}}, {8'd0}}, {tmp_23_fu_1480_p4}}, {8'd0}}, {zext_ln731_55_fu_1476_p1}}, {zext_ln731_54_fu_1458_p1}}, {zext_ln731_53_fu_1440_p1}}, {zext_ln731_52_fu_1422_p1}}, {zext_ln731_51_fu_1404_p1}}, {zext_ln731_50_fu_1386_p1}}, {zext_ln731_49_fu_1368_p1}}, {zext_ln731_48_fu_1350_p1}}, {tmp_22_fu_1316_p4}}, {8'd0}}, {tmp_21_fu_1306_p4}}, {8'd0}}, {trunc_ln731_5_fu_1302_p1}}, {8'd0}}, {tmp_20_fu_1292_p4}}, {8'd0}}, {tmp_19_fu_1282_p4}}, {8'd0}}, {zext_ln731_47_fu_1278_p1}}, {zext_ln731_46_fu_1260_p1}}, {zext_ln731_45_fu_1242_p1}}, {zext_ln731_44_fu_1224_p1}}, {zext_ln731_43_fu_1206_p1}}, {zext_ln731_42_fu_1188_p1}}, {zext_ln731_41_fu_1170_p1}}, {zext_ln731_40_fu_1152_p1}}, {tmp_18_fu_1118_p4}}, {8'd0}}, {tmp_17_fu_1108_p4}}, {8'd0}}, {trunc_ln731_4_fu_1104_p1}}, {8'd0}}, {tmp_16_fu_1094_p4}}, {8'd0}}, {tmp_15_fu_1084_p4}}, {8'd0}}, {zext_ln731_39_fu_1080_p1}}, {zext_ln731_38_fu_1062_p1}}, {zext_ln731_37_fu_1044_p1}}, {zext_ln731_36_fu_1026_p1}}, {zext_ln731_35_fu_1008_p1}}, {zext_ln731_34_fu_990_p1}}, {zext_ln731_33_fu_972_p1}}, {zext_ln731_32_fu_954_p1}}, {tmp_14_fu_920_p4}}, {8'd0}}, {tmp_13_fu_910_p4}}, {8'd0}}, {trunc_ln731_3_fu_906_p1}}, {8'd0}}, {tmp_12_fu_896_p4}}, {8'd0}}, {tmp_11_fu_886_p4}}, {8'd0}}, {zext_ln731_31_fu_882_p1}}, {zext_ln731_30_fu_864_p1}}, {zext_ln731_29_fu_846_p1}}, {zext_ln731_28_fu_828_p1}}, {zext_ln731_27_fu_810_p1}}, {zext_ln731_26_fu_792_p1}}, {zext_ln731_25_fu_774_p1}}, {zext_ln731_24_fu_756_p1}}, {tmp_10_fu_722_p4}}, {8'd0}}, {tmp_7_fu_712_p4}}, {8'd0}}, {trunc_ln731_2_fu_708_p1}}, {8'd0}}, {tmp_2_fu_698_p4}}, {8'd0}}, {tmp_s_fu_688_p4}}, {8'd0}}, {zext_ln731_23_fu_684_p1}}, {zext_ln731_22_fu_666_p1}}, {zext_ln731_21_fu_648_p1}}, {zext_ln731_20_fu_630_p1}}, {zext_ln731_19_fu_612_p1}}, {zext_ln731_18_fu_594_p1}}, {zext_ln731_17_fu_576_p1}}, {zext_ln731_16_fu_558_p1}}, {tmp_9_fu_524_p4}}, {8'd0}}, {tmp_8_fu_514_p4}}, {8'd0}}, {trunc_ln731_1_fu_510_p1}}, {8'd0}}, {tmp_6_fu_500_p4}}, {8'd0}}, {tmp_5_fu_490_p4}}, {8'd0}}, {zext_ln731_15_fu_486_p1}}, {zext_ln731_14_fu_468_p1}}, {zext_ln731_13_fu_450_p1}}, {zext_ln731_12_fu_432_p1}}, {zext_ln731_11_fu_414_p1}}, {zext_ln731_10_fu_396_p1}}, {zext_ln731_9_fu_378_p1}}, {zext_ln731_8_fu_360_p1}}, {tmp_4_fu_326_p4}}, {8'd0}}, {tmp_3_fu_316_p4}}, {8'd0}}, {trunc_ln731_fu_312_p1}}, {8'd0}}, {tmp_1_fu_302_p4}}, {8'd0}}, {tmp_fu_292_p4}}, {8'd0}}, {zext_ln731_7_fu_288_p1}}, {zext_ln731_6_fu_270_p1}}, {zext_ln731_5_fu_252_p1}}, {zext_ln731_4_fu_234_p1}}, {zext_ln731_3_fu_216_p1}}, {zext_ln731_2_fu_198_p1}}, {zext_ln731_1_fu_180_p1}}, {zext_ln731_fu_162_p1}};

assign icmp_ln879_10_fu_346_p2 = ((p_Result_1_fu_336_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_364_p2 = ((p_Result_1_fu_336_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_382_p2 = ((p_Result_1_fu_336_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_400_p2 = ((p_Result_1_fu_336_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_418_p2 = ((p_Result_1_fu_336_p4 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_436_p2 = ((p_Result_1_fu_336_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_454_p2 = ((p_Result_1_fu_336_p4 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_472_p2 = ((p_Result_1_fu_336_p4 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_18_fu_544_p2 = ((p_Result_2_fu_534_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_19_fu_562_p2 = ((p_Result_2_fu_534_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_166_p2 = ((p_Result_s_fu_138_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln879_20_fu_580_p2 = ((p_Result_2_fu_534_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_21_fu_598_p2 = ((p_Result_2_fu_534_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_22_fu_616_p2 = ((p_Result_2_fu_534_p4 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_23_fu_634_p2 = ((p_Result_2_fu_534_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_24_fu_652_p2 = ((p_Result_2_fu_534_p4 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_25_fu_670_p2 = ((p_Result_2_fu_534_p4 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_26_fu_742_p2 = ((p_Result_s_28_fu_732_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_27_fu_760_p2 = ((p_Result_s_28_fu_732_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln879_28_fu_778_p2 = ((p_Result_s_28_fu_732_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_29_fu_796_p2 = ((p_Result_s_28_fu_732_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_184_p2 = ((p_Result_s_fu_138_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_30_fu_814_p2 = ((p_Result_s_28_fu_732_p4 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_31_fu_832_p2 = ((p_Result_s_28_fu_732_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_32_fu_850_p2 = ((p_Result_s_28_fu_732_p4 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_33_fu_868_p2 = ((p_Result_s_28_fu_732_p4 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_34_fu_940_p2 = ((p_Result_3_fu_930_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_35_fu_958_p2 = ((p_Result_3_fu_930_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln879_36_fu_976_p2 = ((p_Result_3_fu_930_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_37_fu_994_p2 = ((p_Result_3_fu_930_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_38_fu_1012_p2 = ((p_Result_3_fu_930_p4 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_39_fu_1030_p2 = ((p_Result_3_fu_930_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_202_p2 = ((p_Result_s_fu_138_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_40_fu_1048_p2 = ((p_Result_3_fu_930_p4 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_41_fu_1066_p2 = ((p_Result_3_fu_930_p4 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_42_fu_1138_p2 = ((p_Result_4_fu_1128_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_43_fu_1156_p2 = ((p_Result_4_fu_1128_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln879_44_fu_1174_p2 = ((p_Result_4_fu_1128_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_45_fu_1192_p2 = ((p_Result_4_fu_1128_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_46_fu_1210_p2 = ((p_Result_4_fu_1128_p4 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_47_fu_1228_p2 = ((p_Result_4_fu_1128_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_48_fu_1246_p2 = ((p_Result_4_fu_1128_p4 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_49_fu_1264_p2 = ((p_Result_4_fu_1128_p4 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_220_p2 = ((p_Result_s_fu_138_p4 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_50_fu_1336_p2 = ((p_Result_5_fu_1326_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_51_fu_1354_p2 = ((p_Result_5_fu_1326_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln879_52_fu_1372_p2 = ((p_Result_5_fu_1326_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_53_fu_1390_p2 = ((p_Result_5_fu_1326_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_54_fu_1408_p2 = ((p_Result_5_fu_1326_p4 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_55_fu_1426_p2 = ((p_Result_5_fu_1326_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_56_fu_1444_p2 = ((p_Result_5_fu_1326_p4 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_57_fu_1462_p2 = ((p_Result_5_fu_1326_p4 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_58_fu_1534_p2 = ((p_Result_6_fu_1524_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_59_fu_1552_p2 = ((p_Result_6_fu_1524_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_238_p2 = ((p_Result_s_fu_138_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_60_fu_1570_p2 = ((p_Result_6_fu_1524_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_61_fu_1588_p2 = ((p_Result_6_fu_1524_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_62_fu_1606_p2 = ((p_Result_6_fu_1524_p4 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_63_fu_1624_p2 = ((p_Result_6_fu_1524_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_64_fu_1642_p2 = ((p_Result_6_fu_1524_p4 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_65_fu_1660_p2 = ((p_Result_6_fu_1524_p4 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_66_fu_1750_p2 = ((p_Result_8_fu_1722_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln879_67_fu_1768_p2 = ((p_Result_8_fu_1722_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_68_fu_1786_p2 = ((p_Result_8_fu_1722_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_69_fu_1804_p2 = ((p_Result_8_fu_1722_p4 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_256_p2 = ((p_Result_s_fu_138_p4 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_70_fu_1822_p2 = ((p_Result_8_fu_1722_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_71_fu_1840_p2 = ((p_Result_8_fu_1722_p4 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_72_fu_1858_p2 = ((p_Result_8_fu_1722_p4 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_73_fu_1948_p2 = ((p_Result_9_fu_1920_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln879_74_fu_1966_p2 = ((p_Result_9_fu_1920_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln879_75_fu_1984_p2 = ((p_Result_9_fu_1920_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln879_76_fu_2002_p2 = ((p_Result_9_fu_1920_p4 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_77_fu_2020_p2 = ((p_Result_9_fu_1920_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_78_fu_2038_p2 = ((p_Result_9_fu_1920_p4 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_79_fu_2056_p2 = ((p_Result_9_fu_1920_p4 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_274_p2 = ((p_Result_s_fu_138_p4 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_1732_p2 = ((p_Result_8_fu_1722_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_1930_p2 = ((p_Result_9_fu_1920_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_148_p2 = ((p_Result_s_fu_138_p4 == 3'd4) ? 1'b1 : 1'b0);

assign p_Result_1_fu_336_p4 = {{puppi_candidate_1_V_read[39:37]}};

assign p_Result_2_fu_534_p4 = {{puppi_candidate_2_V_read[39:37]}};

assign p_Result_3_fu_930_p4 = {{puppi_candidate_4_V_read[39:37]}};

assign p_Result_4_fu_1128_p4 = {{puppi_candidate_5_V_read[39:37]}};

assign p_Result_5_fu_1326_p4 = {{puppi_candidate_6_V_read[39:37]}};

assign p_Result_6_fu_1524_p4 = {{puppi_candidate_7_V_read[39:37]}};

assign p_Result_8_fu_1722_p4 = {{puppi_candidate_8_V_read[39:37]}};

assign p_Result_9_fu_1920_p4 = {{puppi_candidate_9_V_read[39:37]}};

assign p_Result_s_28_fu_732_p4 = {{puppi_candidate_3_V_read[39:37]}};

assign p_Result_s_fu_138_p4 = {{puppi_candidate_0_V_read[39:37]}};

assign shl_ln731_10_fu_406_p3 = {{icmp_ln879_13_fu_400_p2}, {8'd0}};

assign shl_ln731_11_fu_424_p3 = {{icmp_ln879_14_fu_418_p2}, {8'd0}};

assign shl_ln731_12_fu_442_p3 = {{icmp_ln879_15_fu_436_p2}, {8'd0}};

assign shl_ln731_13_fu_460_p3 = {{icmp_ln879_16_fu_454_p2}, {8'd0}};

assign shl_ln731_14_fu_478_p3 = {{icmp_ln879_17_fu_472_p2}, {8'd0}};

assign shl_ln731_15_fu_550_p3 = {{icmp_ln879_18_fu_544_p2}, {8'd0}};

assign shl_ln731_16_fu_568_p3 = {{icmp_ln879_19_fu_562_p2}, {8'd0}};

assign shl_ln731_17_fu_586_p3 = {{icmp_ln879_20_fu_580_p2}, {8'd0}};

assign shl_ln731_18_fu_604_p3 = {{icmp_ln879_21_fu_598_p2}, {8'd0}};

assign shl_ln731_19_fu_622_p3 = {{icmp_ln879_22_fu_616_p2}, {8'd0}};

assign shl_ln731_1_fu_172_p3 = {{icmp_ln879_1_fu_166_p2}, {8'd0}};

assign shl_ln731_20_fu_640_p3 = {{icmp_ln879_23_fu_634_p2}, {8'd0}};

assign shl_ln731_21_fu_658_p3 = {{icmp_ln879_24_fu_652_p2}, {8'd0}};

assign shl_ln731_22_fu_676_p3 = {{icmp_ln879_25_fu_670_p2}, {8'd0}};

assign shl_ln731_23_fu_748_p3 = {{icmp_ln879_26_fu_742_p2}, {8'd0}};

assign shl_ln731_24_fu_766_p3 = {{icmp_ln879_27_fu_760_p2}, {8'd0}};

assign shl_ln731_25_fu_784_p3 = {{icmp_ln879_28_fu_778_p2}, {8'd0}};

assign shl_ln731_26_fu_802_p3 = {{icmp_ln879_29_fu_796_p2}, {8'd0}};

assign shl_ln731_27_fu_820_p3 = {{icmp_ln879_30_fu_814_p2}, {8'd0}};

assign shl_ln731_28_fu_838_p3 = {{icmp_ln879_31_fu_832_p2}, {8'd0}};

assign shl_ln731_29_fu_856_p3 = {{icmp_ln879_32_fu_850_p2}, {8'd0}};

assign shl_ln731_2_fu_190_p3 = {{icmp_ln879_2_fu_184_p2}, {8'd0}};

assign shl_ln731_30_fu_874_p3 = {{icmp_ln879_33_fu_868_p2}, {8'd0}};

assign shl_ln731_31_fu_946_p3 = {{icmp_ln879_34_fu_940_p2}, {8'd0}};

assign shl_ln731_32_fu_964_p3 = {{icmp_ln879_35_fu_958_p2}, {8'd0}};

assign shl_ln731_33_fu_982_p3 = {{icmp_ln879_36_fu_976_p2}, {8'd0}};

assign shl_ln731_34_fu_1000_p3 = {{icmp_ln879_37_fu_994_p2}, {8'd0}};

assign shl_ln731_35_fu_1018_p3 = {{icmp_ln879_38_fu_1012_p2}, {8'd0}};

assign shl_ln731_36_fu_1036_p3 = {{icmp_ln879_39_fu_1030_p2}, {8'd0}};

assign shl_ln731_37_fu_1054_p3 = {{icmp_ln879_40_fu_1048_p2}, {8'd0}};

assign shl_ln731_38_fu_1072_p3 = {{icmp_ln879_41_fu_1066_p2}, {8'd0}};

assign shl_ln731_39_fu_1144_p3 = {{icmp_ln879_42_fu_1138_p2}, {8'd0}};

assign shl_ln731_3_fu_208_p3 = {{icmp_ln879_3_fu_202_p2}, {8'd0}};

assign shl_ln731_40_fu_1162_p3 = {{icmp_ln879_43_fu_1156_p2}, {8'd0}};

assign shl_ln731_41_fu_1180_p3 = {{icmp_ln879_44_fu_1174_p2}, {8'd0}};

assign shl_ln731_42_fu_1198_p3 = {{icmp_ln879_45_fu_1192_p2}, {8'd0}};

assign shl_ln731_43_fu_1216_p3 = {{icmp_ln879_46_fu_1210_p2}, {8'd0}};

assign shl_ln731_44_fu_1234_p3 = {{icmp_ln879_47_fu_1228_p2}, {8'd0}};

assign shl_ln731_45_fu_1252_p3 = {{icmp_ln879_48_fu_1246_p2}, {8'd0}};

assign shl_ln731_46_fu_1270_p3 = {{icmp_ln879_49_fu_1264_p2}, {8'd0}};

assign shl_ln731_47_fu_1342_p3 = {{icmp_ln879_50_fu_1336_p2}, {8'd0}};

assign shl_ln731_48_fu_1360_p3 = {{icmp_ln879_51_fu_1354_p2}, {8'd0}};

assign shl_ln731_49_fu_1378_p3 = {{icmp_ln879_52_fu_1372_p2}, {8'd0}};

assign shl_ln731_4_fu_226_p3 = {{icmp_ln879_4_fu_220_p2}, {8'd0}};

assign shl_ln731_50_fu_1396_p3 = {{icmp_ln879_53_fu_1390_p2}, {8'd0}};

assign shl_ln731_51_fu_1414_p3 = {{icmp_ln879_54_fu_1408_p2}, {8'd0}};

assign shl_ln731_52_fu_1432_p3 = {{icmp_ln879_55_fu_1426_p2}, {8'd0}};

assign shl_ln731_53_fu_1450_p3 = {{icmp_ln879_56_fu_1444_p2}, {8'd0}};

assign shl_ln731_54_fu_1468_p3 = {{icmp_ln879_57_fu_1462_p2}, {8'd0}};

assign shl_ln731_55_fu_1540_p3 = {{icmp_ln879_58_fu_1534_p2}, {8'd0}};

assign shl_ln731_56_fu_1558_p3 = {{icmp_ln879_59_fu_1552_p2}, {8'd0}};

assign shl_ln731_57_fu_1576_p3 = {{icmp_ln879_60_fu_1570_p2}, {8'd0}};

assign shl_ln731_58_fu_1594_p3 = {{icmp_ln879_61_fu_1588_p2}, {8'd0}};

assign shl_ln731_59_fu_1612_p3 = {{icmp_ln879_62_fu_1606_p2}, {8'd0}};

assign shl_ln731_5_fu_244_p3 = {{icmp_ln879_5_fu_238_p2}, {8'd0}};

assign shl_ln731_60_fu_1630_p3 = {{icmp_ln879_63_fu_1624_p2}, {8'd0}};

assign shl_ln731_61_fu_1648_p3 = {{icmp_ln879_64_fu_1642_p2}, {8'd0}};

assign shl_ln731_62_fu_1666_p3 = {{icmp_ln879_65_fu_1660_p2}, {8'd0}};

assign shl_ln731_63_fu_1738_p3 = {{icmp_ln879_8_fu_1732_p2}, {8'd0}};

assign shl_ln731_64_fu_1756_p3 = {{icmp_ln879_66_fu_1750_p2}, {8'd0}};

assign shl_ln731_65_fu_1774_p3 = {{icmp_ln879_67_fu_1768_p2}, {8'd0}};

assign shl_ln731_66_fu_1792_p3 = {{icmp_ln879_68_fu_1786_p2}, {8'd0}};

assign shl_ln731_67_fu_1810_p3 = {{icmp_ln879_69_fu_1804_p2}, {8'd0}};

assign shl_ln731_68_fu_1828_p3 = {{icmp_ln879_70_fu_1822_p2}, {8'd0}};

assign shl_ln731_69_fu_1846_p3 = {{icmp_ln879_71_fu_1840_p2}, {8'd0}};

assign shl_ln731_6_fu_262_p3 = {{icmp_ln879_6_fu_256_p2}, {8'd0}};

assign shl_ln731_70_fu_1864_p3 = {{icmp_ln879_72_fu_1858_p2}, {8'd0}};

assign shl_ln731_71_fu_1936_p3 = {{icmp_ln879_9_fu_1930_p2}, {8'd0}};

assign shl_ln731_72_fu_1954_p3 = {{icmp_ln879_73_fu_1948_p2}, {8'd0}};

assign shl_ln731_73_fu_1972_p3 = {{icmp_ln879_74_fu_1966_p2}, {8'd0}};

assign shl_ln731_74_fu_1990_p3 = {{icmp_ln879_75_fu_1984_p2}, {8'd0}};

assign shl_ln731_75_fu_2008_p3 = {{icmp_ln879_76_fu_2002_p2}, {8'd0}};

assign shl_ln731_76_fu_2026_p3 = {{icmp_ln879_77_fu_2020_p2}, {8'd0}};

assign shl_ln731_77_fu_2044_p3 = {{icmp_ln879_78_fu_2038_p2}, {8'd0}};

assign shl_ln731_78_fu_2062_p3 = {{icmp_ln879_79_fu_2056_p2}, {8'd0}};

assign shl_ln731_7_fu_280_p3 = {{icmp_ln879_7_fu_274_p2}, {8'd0}};

assign shl_ln731_8_fu_370_p3 = {{icmp_ln879_11_fu_364_p2}, {8'd0}};

assign shl_ln731_9_fu_388_p3 = {{icmp_ln879_12_fu_382_p2}, {8'd0}};

assign shl_ln731_s_fu_352_p3 = {{icmp_ln879_10_fu_346_p2}, {8'd0}};

assign shl_ln_fu_154_p3 = {{icmp_ln879_fu_148_p2}, {8'd0}};

assign tmp_10_fu_722_p4 = {{puppi_candidate_2_V_read[33:26]}};

assign tmp_11_fu_886_p4 = {{puppi_candidate_3_V_read[57:50]}};

assign tmp_12_fu_896_p4 = {{puppi_candidate_3_V_read[47:40]}};

assign tmp_13_fu_910_p4 = {{puppi_candidate_3_V_read[21:14]}};

assign tmp_14_fu_920_p4 = {{puppi_candidate_3_V_read[33:26]}};

assign tmp_15_fu_1084_p4 = {{puppi_candidate_4_V_read[57:50]}};

assign tmp_16_fu_1094_p4 = {{puppi_candidate_4_V_read[47:40]}};

assign tmp_17_fu_1108_p4 = {{puppi_candidate_4_V_read[21:14]}};

assign tmp_18_fu_1118_p4 = {{puppi_candidate_4_V_read[33:26]}};

assign tmp_19_fu_1282_p4 = {{puppi_candidate_5_V_read[57:50]}};

assign tmp_1_fu_302_p4 = {{puppi_candidate_0_V_read[47:40]}};

assign tmp_20_fu_1292_p4 = {{puppi_candidate_5_V_read[47:40]}};

assign tmp_21_fu_1306_p4 = {{puppi_candidate_5_V_read[21:14]}};

assign tmp_22_fu_1316_p4 = {{puppi_candidate_5_V_read[33:26]}};

assign tmp_23_fu_1480_p4 = {{puppi_candidate_6_V_read[57:50]}};

assign tmp_24_fu_1490_p4 = {{puppi_candidate_6_V_read[47:40]}};

assign tmp_25_fu_1504_p4 = {{puppi_candidate_6_V_read[21:14]}};

assign tmp_26_fu_1514_p4 = {{puppi_candidate_6_V_read[33:26]}};

assign tmp_27_fu_1678_p4 = {{puppi_candidate_7_V_read[57:50]}};

assign tmp_28_fu_1688_p4 = {{puppi_candidate_7_V_read[47:40]}};

assign tmp_29_fu_1702_p4 = {{puppi_candidate_7_V_read[21:14]}};

assign tmp_2_fu_698_p4 = {{puppi_candidate_2_V_read[47:40]}};

assign tmp_30_fu_1712_p4 = {{puppi_candidate_7_V_read[33:26]}};

assign tmp_31_fu_1876_p4 = {{puppi_candidate_8_V_read[57:50]}};

assign tmp_32_fu_1886_p4 = {{puppi_candidate_8_V_read[47:40]}};

assign tmp_33_fu_1900_p4 = {{puppi_candidate_8_V_read[21:14]}};

assign tmp_34_fu_1910_p4 = {{puppi_candidate_8_V_read[33:26]}};

assign tmp_35_fu_2074_p4 = {{puppi_candidate_9_V_read[57:50]}};

assign tmp_36_fu_2084_p4 = {{puppi_candidate_9_V_read[47:40]}};

assign tmp_37_fu_2098_p4 = {{puppi_candidate_9_V_read[21:14]}};

assign tmp_38_fu_2108_p4 = {{puppi_candidate_9_V_read[33:26]}};

assign tmp_3_fu_316_p4 = {{puppi_candidate_0_V_read[21:14]}};

assign tmp_4_fu_326_p4 = {{puppi_candidate_0_V_read[33:26]}};

assign tmp_5_fu_490_p4 = {{puppi_candidate_1_V_read[57:50]}};

assign tmp_6_fu_500_p4 = {{puppi_candidate_1_V_read[47:40]}};

assign tmp_7_fu_712_p4 = {{puppi_candidate_2_V_read[21:14]}};

assign tmp_8_fu_514_p4 = {{puppi_candidate_1_V_read[21:14]}};

assign tmp_9_fu_524_p4 = {{puppi_candidate_1_V_read[33:26]}};

assign tmp_fu_292_p4 = {{puppi_candidate_0_V_read[57:50]}};

assign tmp_s_fu_688_p4 = {{puppi_candidate_2_V_read[57:50]}};

assign trunc_ln731_1_fu_510_p1 = puppi_candidate_1_V_read[7:0];

assign trunc_ln731_2_fu_708_p1 = puppi_candidate_2_V_read[7:0];

assign trunc_ln731_3_fu_906_p1 = puppi_candidate_3_V_read[7:0];

assign trunc_ln731_4_fu_1104_p1 = puppi_candidate_4_V_read[7:0];

assign trunc_ln731_5_fu_1302_p1 = puppi_candidate_5_V_read[7:0];

assign trunc_ln731_6_fu_1500_p1 = puppi_candidate_6_V_read[7:0];

assign trunc_ln731_7_fu_1698_p1 = puppi_candidate_7_V_read[7:0];

assign trunc_ln731_8_fu_1896_p1 = puppi_candidate_8_V_read[7:0];

assign trunc_ln731_9_fu_2094_p1 = puppi_candidate_9_V_read[7:0];

assign trunc_ln731_fu_312_p1 = puppi_candidate_0_V_read[7:0];

assign zext_ln731_10_fu_396_p1 = shl_ln731_9_fu_388_p3;

assign zext_ln731_11_fu_414_p1 = shl_ln731_10_fu_406_p3;

assign zext_ln731_12_fu_432_p1 = shl_ln731_11_fu_424_p3;

assign zext_ln731_13_fu_450_p1 = shl_ln731_12_fu_442_p3;

assign zext_ln731_14_fu_468_p1 = shl_ln731_13_fu_460_p3;

assign zext_ln731_15_fu_486_p1 = shl_ln731_14_fu_478_p3;

assign zext_ln731_16_fu_558_p1 = shl_ln731_15_fu_550_p3;

assign zext_ln731_17_fu_576_p1 = shl_ln731_16_fu_568_p3;

assign zext_ln731_18_fu_594_p1 = shl_ln731_17_fu_586_p3;

assign zext_ln731_19_fu_612_p1 = shl_ln731_18_fu_604_p3;

assign zext_ln731_1_fu_180_p1 = shl_ln731_1_fu_172_p3;

assign zext_ln731_20_fu_630_p1 = shl_ln731_19_fu_622_p3;

assign zext_ln731_21_fu_648_p1 = shl_ln731_20_fu_640_p3;

assign zext_ln731_22_fu_666_p1 = shl_ln731_21_fu_658_p3;

assign zext_ln731_23_fu_684_p1 = shl_ln731_22_fu_676_p3;

assign zext_ln731_24_fu_756_p1 = shl_ln731_23_fu_748_p3;

assign zext_ln731_25_fu_774_p1 = shl_ln731_24_fu_766_p3;

assign zext_ln731_26_fu_792_p1 = shl_ln731_25_fu_784_p3;

assign zext_ln731_27_fu_810_p1 = shl_ln731_26_fu_802_p3;

assign zext_ln731_28_fu_828_p1 = shl_ln731_27_fu_820_p3;

assign zext_ln731_29_fu_846_p1 = shl_ln731_28_fu_838_p3;

assign zext_ln731_2_fu_198_p1 = shl_ln731_2_fu_190_p3;

assign zext_ln731_30_fu_864_p1 = shl_ln731_29_fu_856_p3;

assign zext_ln731_31_fu_882_p1 = shl_ln731_30_fu_874_p3;

assign zext_ln731_32_fu_954_p1 = shl_ln731_31_fu_946_p3;

assign zext_ln731_33_fu_972_p1 = shl_ln731_32_fu_964_p3;

assign zext_ln731_34_fu_990_p1 = shl_ln731_33_fu_982_p3;

assign zext_ln731_35_fu_1008_p1 = shl_ln731_34_fu_1000_p3;

assign zext_ln731_36_fu_1026_p1 = shl_ln731_35_fu_1018_p3;

assign zext_ln731_37_fu_1044_p1 = shl_ln731_36_fu_1036_p3;

assign zext_ln731_38_fu_1062_p1 = shl_ln731_37_fu_1054_p3;

assign zext_ln731_39_fu_1080_p1 = shl_ln731_38_fu_1072_p3;

assign zext_ln731_3_fu_216_p1 = shl_ln731_3_fu_208_p3;

assign zext_ln731_40_fu_1152_p1 = shl_ln731_39_fu_1144_p3;

assign zext_ln731_41_fu_1170_p1 = shl_ln731_40_fu_1162_p3;

assign zext_ln731_42_fu_1188_p1 = shl_ln731_41_fu_1180_p3;

assign zext_ln731_43_fu_1206_p1 = shl_ln731_42_fu_1198_p3;

assign zext_ln731_44_fu_1224_p1 = shl_ln731_43_fu_1216_p3;

assign zext_ln731_45_fu_1242_p1 = shl_ln731_44_fu_1234_p3;

assign zext_ln731_46_fu_1260_p1 = shl_ln731_45_fu_1252_p3;

assign zext_ln731_47_fu_1278_p1 = shl_ln731_46_fu_1270_p3;

assign zext_ln731_48_fu_1350_p1 = shl_ln731_47_fu_1342_p3;

assign zext_ln731_49_fu_1368_p1 = shl_ln731_48_fu_1360_p3;

assign zext_ln731_4_fu_234_p1 = shl_ln731_4_fu_226_p3;

assign zext_ln731_50_fu_1386_p1 = shl_ln731_49_fu_1378_p3;

assign zext_ln731_51_fu_1404_p1 = shl_ln731_50_fu_1396_p3;

assign zext_ln731_52_fu_1422_p1 = shl_ln731_51_fu_1414_p3;

assign zext_ln731_53_fu_1440_p1 = shl_ln731_52_fu_1432_p3;

assign zext_ln731_54_fu_1458_p1 = shl_ln731_53_fu_1450_p3;

assign zext_ln731_55_fu_1476_p1 = shl_ln731_54_fu_1468_p3;

assign zext_ln731_56_fu_1548_p1 = shl_ln731_55_fu_1540_p3;

assign zext_ln731_57_fu_1566_p1 = shl_ln731_56_fu_1558_p3;

assign zext_ln731_58_fu_1584_p1 = shl_ln731_57_fu_1576_p3;

assign zext_ln731_59_fu_1602_p1 = shl_ln731_58_fu_1594_p3;

assign zext_ln731_5_fu_252_p1 = shl_ln731_5_fu_244_p3;

assign zext_ln731_60_fu_1620_p1 = shl_ln731_59_fu_1612_p3;

assign zext_ln731_61_fu_1638_p1 = shl_ln731_60_fu_1630_p3;

assign zext_ln731_62_fu_1656_p1 = shl_ln731_61_fu_1648_p3;

assign zext_ln731_63_fu_1674_p1 = shl_ln731_62_fu_1666_p3;

assign zext_ln731_64_fu_1746_p1 = shl_ln731_63_fu_1738_p3;

assign zext_ln731_65_fu_1764_p1 = shl_ln731_64_fu_1756_p3;

assign zext_ln731_66_fu_1782_p1 = shl_ln731_65_fu_1774_p3;

assign zext_ln731_67_fu_1800_p1 = shl_ln731_66_fu_1792_p3;

assign zext_ln731_68_fu_1818_p1 = shl_ln731_67_fu_1810_p3;

assign zext_ln731_69_fu_1836_p1 = shl_ln731_68_fu_1828_p3;

assign zext_ln731_6_fu_270_p1 = shl_ln731_6_fu_262_p3;

assign zext_ln731_70_fu_1854_p1 = shl_ln731_69_fu_1846_p3;

assign zext_ln731_71_fu_1872_p1 = shl_ln731_70_fu_1864_p3;

assign zext_ln731_72_fu_1944_p1 = shl_ln731_71_fu_1936_p3;

assign zext_ln731_73_fu_1962_p1 = shl_ln731_72_fu_1954_p3;

assign zext_ln731_74_fu_1980_p1 = shl_ln731_73_fu_1972_p3;

assign zext_ln731_75_fu_1998_p1 = shl_ln731_74_fu_1990_p3;

assign zext_ln731_76_fu_2016_p1 = shl_ln731_75_fu_2008_p3;

assign zext_ln731_77_fu_2034_p1 = shl_ln731_76_fu_2026_p3;

assign zext_ln731_78_fu_2052_p1 = shl_ln731_77_fu_2044_p3;

assign zext_ln731_79_fu_2070_p1 = shl_ln731_78_fu_2062_p3;

assign zext_ln731_7_fu_288_p1 = shl_ln731_7_fu_280_p3;

assign zext_ln731_8_fu_360_p1 = shl_ln731_s_fu_352_p3;

assign zext_ln731_9_fu_378_p1 = shl_ln731_8_fu_370_p3;

assign zext_ln731_fu_162_p1 = shl_ln_fu_154_p3;

endmodule //make_inputs_10u_s
