# Day 25 â€“ Serial-In Serial-Out (SISO) Register

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-25_SISO_Register  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral

---

## âœ… Description

This module implements a **Serial-In Serial-Out (SISO) shift register**, which allows single-bit serial input to propagate through a 4-bit register and appear as output bit-by-bit.

ğŸŸ¢ Used in:
- Serial bitstream processing
- UART/SPI communication
- Data delay/pipelining

---

## ğŸ§ª Simulation

Testbench verifies the register correctly shifts bits on every clock cycle.  
Final output is the **most significant bit (MSB)** of the shift register.

---

## ğŸ“‚ Files Included
> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
