Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/ISE Workspace/CA_Lab_3/tb_Sequence_1101_Moore_isim_beh.exe -prj E:/ISE Workspace/CA_Lab_3/tb_Sequence_1101_Moore_beh.prj work.tb_Sequence_1101_Moore 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/ISE Workspace/CA_Lab_3/Sequence_1101_Moore.vhd" into library work
Parsing VHDL file "E:/ISE Workspace/CA_Lab_3/tb_Sequence_1101_Moore.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Sequence_1101_Moore [sequence_1101_moore_default]
Compiling architecture behavior of entity tb_sequence_1101_moore
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable E:/ISE Workspace/CA_Lab_3/tb_Sequence_1101_Moore_isim_beh.exe
Fuse Memory Usage: 29788 KB
Fuse CPU Usage: 327 ms
