
script.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c18  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000067b0  08003da0  08003da0  00013da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000008  0800a550  0800a550  0001a550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800a558  0800a558  0001a558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000234  20000000  0800a55c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020234  2**0
                  CONTENTS
  7 .bss          00017b08  20000234  20000234  00020234  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20017d3c  20017d3c  00020234  2**0
                  ALLOC
  9 .ARM.attributes 0000002a  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY
 10 .debug_line   0000533e  00000000  00000000  0002025e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0000ddd7  00000000  00000000  0002559c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000258e  00000000  00000000  00033373  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000cf8  00000000  00000000  00035908  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000bd0  00000000  00000000  00036600  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000042cd  00000000  00000000  000371d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003b49d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000039cc  00000000  00000000  0003b51c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000234 	.word	0x20000234
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003d88 	.word	0x08003d88

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000238 	.word	0x20000238
 80001c4:	08003d88 	.word	0x08003d88

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <__aeabi_frsub>:
 80001dc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80001e0:	e002      	b.n	80001e8 <__addsf3>
 80001e2:	bf00      	nop

080001e4 <__aeabi_fsub>:
 80001e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080001e8 <__addsf3>:
 80001e8:	0042      	lsls	r2, r0, #1
 80001ea:	bf1f      	itttt	ne
 80001ec:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80001f0:	ea92 0f03 	teqne	r2, r3
 80001f4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80001f8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001fc:	d06a      	beq.n	80002d4 <__addsf3+0xec>
 80001fe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000202:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000206:	bfc1      	itttt	gt
 8000208:	18d2      	addgt	r2, r2, r3
 800020a:	4041      	eorgt	r1, r0
 800020c:	4048      	eorgt	r0, r1
 800020e:	4041      	eorgt	r1, r0
 8000210:	bfb8      	it	lt
 8000212:	425b      	neglt	r3, r3
 8000214:	2b19      	cmp	r3, #25
 8000216:	bf88      	it	hi
 8000218:	4770      	bxhi	lr
 800021a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800021e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000222:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000226:	bf18      	it	ne
 8000228:	4240      	negne	r0, r0
 800022a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800022e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000232:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000236:	bf18      	it	ne
 8000238:	4249      	negne	r1, r1
 800023a:	ea92 0f03 	teq	r2, r3
 800023e:	d03f      	beq.n	80002c0 <__addsf3+0xd8>
 8000240:	f1a2 0201 	sub.w	r2, r2, #1
 8000244:	fa41 fc03 	asr.w	ip, r1, r3
 8000248:	eb10 000c 	adds.w	r0, r0, ip
 800024c:	f1c3 0320 	rsb	r3, r3, #32
 8000250:	fa01 f103 	lsl.w	r1, r1, r3
 8000254:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000258:	d502      	bpl.n	8000260 <__addsf3+0x78>
 800025a:	4249      	negs	r1, r1
 800025c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000260:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000264:	d313      	bcc.n	800028e <__addsf3+0xa6>
 8000266:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800026a:	d306      	bcc.n	800027a <__addsf3+0x92>
 800026c:	0840      	lsrs	r0, r0, #1
 800026e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000272:	f102 0201 	add.w	r2, r2, #1
 8000276:	2afe      	cmp	r2, #254	; 0xfe
 8000278:	d251      	bcs.n	800031e <__addsf3+0x136>
 800027a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800027e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000282:	bf08      	it	eq
 8000284:	f020 0001 	biceq.w	r0, r0, #1
 8000288:	ea40 0003 	orr.w	r0, r0, r3
 800028c:	4770      	bx	lr
 800028e:	0049      	lsls	r1, r1, #1
 8000290:	eb40 0000 	adc.w	r0, r0, r0
 8000294:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000298:	f1a2 0201 	sub.w	r2, r2, #1
 800029c:	d1ed      	bne.n	800027a <__addsf3+0x92>
 800029e:	fab0 fc80 	clz	ip, r0
 80002a2:	f1ac 0c08 	sub.w	ip, ip, #8
 80002a6:	ebb2 020c 	subs.w	r2, r2, ip
 80002aa:	fa00 f00c 	lsl.w	r0, r0, ip
 80002ae:	bfaa      	itet	ge
 80002b0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002b4:	4252      	neglt	r2, r2
 80002b6:	4318      	orrge	r0, r3
 80002b8:	bfbc      	itt	lt
 80002ba:	40d0      	lsrlt	r0, r2
 80002bc:	4318      	orrlt	r0, r3
 80002be:	4770      	bx	lr
 80002c0:	f092 0f00 	teq	r2, #0
 80002c4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80002c8:	bf06      	itte	eq
 80002ca:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80002ce:	3201      	addeq	r2, #1
 80002d0:	3b01      	subne	r3, #1
 80002d2:	e7b5      	b.n	8000240 <__addsf3+0x58>
 80002d4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80002d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80002dc:	bf18      	it	ne
 80002de:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002e2:	d021      	beq.n	8000328 <__addsf3+0x140>
 80002e4:	ea92 0f03 	teq	r2, r3
 80002e8:	d004      	beq.n	80002f4 <__addsf3+0x10c>
 80002ea:	f092 0f00 	teq	r2, #0
 80002ee:	bf08      	it	eq
 80002f0:	4608      	moveq	r0, r1
 80002f2:	4770      	bx	lr
 80002f4:	ea90 0f01 	teq	r0, r1
 80002f8:	bf1c      	itt	ne
 80002fa:	2000      	movne	r0, #0
 80002fc:	4770      	bxne	lr
 80002fe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000302:	d104      	bne.n	800030e <__addsf3+0x126>
 8000304:	0040      	lsls	r0, r0, #1
 8000306:	bf28      	it	cs
 8000308:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800030c:	4770      	bx	lr
 800030e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000312:	bf3c      	itt	cc
 8000314:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000318:	4770      	bxcc	lr
 800031a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800031e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000322:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000326:	4770      	bx	lr
 8000328:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800032c:	bf16      	itet	ne
 800032e:	4608      	movne	r0, r1
 8000330:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000334:	4601      	movne	r1, r0
 8000336:	0242      	lsls	r2, r0, #9
 8000338:	bf06      	itte	eq
 800033a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800033e:	ea90 0f01 	teqeq	r0, r1
 8000342:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000346:	4770      	bx	lr

08000348 <__aeabi_ui2f>:
 8000348:	f04f 0300 	mov.w	r3, #0
 800034c:	e004      	b.n	8000358 <__aeabi_i2f+0x8>
 800034e:	bf00      	nop

08000350 <__aeabi_i2f>:
 8000350:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000354:	bf48      	it	mi
 8000356:	4240      	negmi	r0, r0
 8000358:	ea5f 0c00 	movs.w	ip, r0
 800035c:	bf08      	it	eq
 800035e:	4770      	bxeq	lr
 8000360:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000364:	4601      	mov	r1, r0
 8000366:	f04f 0000 	mov.w	r0, #0
 800036a:	e01c      	b.n	80003a6 <__aeabi_l2f+0x2a>

0800036c <__aeabi_ul2f>:
 800036c:	ea50 0201 	orrs.w	r2, r0, r1
 8000370:	bf08      	it	eq
 8000372:	4770      	bxeq	lr
 8000374:	f04f 0300 	mov.w	r3, #0
 8000378:	e00a      	b.n	8000390 <__aeabi_l2f+0x14>
 800037a:	bf00      	nop

0800037c <__aeabi_l2f>:
 800037c:	ea50 0201 	orrs.w	r2, r0, r1
 8000380:	bf08      	it	eq
 8000382:	4770      	bxeq	lr
 8000384:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000388:	d502      	bpl.n	8000390 <__aeabi_l2f+0x14>
 800038a:	4240      	negs	r0, r0
 800038c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000390:	ea5f 0c01 	movs.w	ip, r1
 8000394:	bf02      	ittt	eq
 8000396:	4684      	moveq	ip, r0
 8000398:	4601      	moveq	r1, r0
 800039a:	2000      	moveq	r0, #0
 800039c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80003a0:	bf08      	it	eq
 80003a2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003a6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80003aa:	fabc f28c 	clz	r2, ip
 80003ae:	3a08      	subs	r2, #8
 80003b0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003b4:	db10      	blt.n	80003d8 <__aeabi_l2f+0x5c>
 80003b6:	fa01 fc02 	lsl.w	ip, r1, r2
 80003ba:	4463      	add	r3, ip
 80003bc:	fa00 fc02 	lsl.w	ip, r0, r2
 80003c0:	f1c2 0220 	rsb	r2, r2, #32
 80003c4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003c8:	fa20 f202 	lsr.w	r2, r0, r2
 80003cc:	eb43 0002 	adc.w	r0, r3, r2
 80003d0:	bf08      	it	eq
 80003d2:	f020 0001 	biceq.w	r0, r0, #1
 80003d6:	4770      	bx	lr
 80003d8:	f102 0220 	add.w	r2, r2, #32
 80003dc:	fa01 fc02 	lsl.w	ip, r1, r2
 80003e0:	f1c2 0220 	rsb	r2, r2, #32
 80003e4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80003e8:	fa21 f202 	lsr.w	r2, r1, r2
 80003ec:	eb43 0002 	adc.w	r0, r3, r2
 80003f0:	bf08      	it	eq
 80003f2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003f6:	4770      	bx	lr

080003f8 <__aeabi_fmul>:
 80003f8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80003fc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000400:	bf1e      	ittt	ne
 8000402:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000406:	ea92 0f0c 	teqne	r2, ip
 800040a:	ea93 0f0c 	teqne	r3, ip
 800040e:	d06f      	beq.n	80004f0 <__aeabi_fmul+0xf8>
 8000410:	441a      	add	r2, r3
 8000412:	ea80 0c01 	eor.w	ip, r0, r1
 8000416:	0240      	lsls	r0, r0, #9
 8000418:	bf18      	it	ne
 800041a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800041e:	d01e      	beq.n	800045e <__aeabi_fmul+0x66>
 8000420:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000424:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000428:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800042c:	fba0 3101 	umull	r3, r1, r0, r1
 8000430:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000434:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000438:	bf3e      	ittt	cc
 800043a:	0049      	lslcc	r1, r1, #1
 800043c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000440:	005b      	lslcc	r3, r3, #1
 8000442:	ea40 0001 	orr.w	r0, r0, r1
 8000446:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800044a:	2afd      	cmp	r2, #253	; 0xfd
 800044c:	d81d      	bhi.n	800048a <__aeabi_fmul+0x92>
 800044e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000452:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000456:	bf08      	it	eq
 8000458:	f020 0001 	biceq.w	r0, r0, #1
 800045c:	4770      	bx	lr
 800045e:	f090 0f00 	teq	r0, #0
 8000462:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000466:	bf08      	it	eq
 8000468:	0249      	lsleq	r1, r1, #9
 800046a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800046e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000472:	3a7f      	subs	r2, #127	; 0x7f
 8000474:	bfc2      	ittt	gt
 8000476:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800047a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800047e:	4770      	bxgt	lr
 8000480:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000484:	f04f 0300 	mov.w	r3, #0
 8000488:	3a01      	subs	r2, #1
 800048a:	dc5d      	bgt.n	8000548 <__aeabi_fmul+0x150>
 800048c:	f112 0f19 	cmn.w	r2, #25
 8000490:	bfdc      	itt	le
 8000492:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000496:	4770      	bxle	lr
 8000498:	f1c2 0200 	rsb	r2, r2, #0
 800049c:	0041      	lsls	r1, r0, #1
 800049e:	fa21 f102 	lsr.w	r1, r1, r2
 80004a2:	f1c2 0220 	rsb	r2, r2, #32
 80004a6:	fa00 fc02 	lsl.w	ip, r0, r2
 80004aa:	ea5f 0031 	movs.w	r0, r1, rrx
 80004ae:	f140 0000 	adc.w	r0, r0, #0
 80004b2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004b6:	bf08      	it	eq
 80004b8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004bc:	4770      	bx	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80004c6:	bf02      	ittt	eq
 80004c8:	0040      	lsleq	r0, r0, #1
 80004ca:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80004ce:	3a01      	subeq	r2, #1
 80004d0:	d0f9      	beq.n	80004c6 <__aeabi_fmul+0xce>
 80004d2:	ea40 000c 	orr.w	r0, r0, ip
 80004d6:	f093 0f00 	teq	r3, #0
 80004da:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80004de:	bf02      	ittt	eq
 80004e0:	0049      	lsleq	r1, r1, #1
 80004e2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80004e6:	3b01      	subeq	r3, #1
 80004e8:	d0f9      	beq.n	80004de <__aeabi_fmul+0xe6>
 80004ea:	ea41 010c 	orr.w	r1, r1, ip
 80004ee:	e78f      	b.n	8000410 <__aeabi_fmul+0x18>
 80004f0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004f4:	ea92 0f0c 	teq	r2, ip
 80004f8:	bf18      	it	ne
 80004fa:	ea93 0f0c 	teqne	r3, ip
 80004fe:	d00a      	beq.n	8000516 <__aeabi_fmul+0x11e>
 8000500:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000504:	bf18      	it	ne
 8000506:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800050a:	d1d8      	bne.n	80004be <__aeabi_fmul+0xc6>
 800050c:	ea80 0001 	eor.w	r0, r0, r1
 8000510:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000514:	4770      	bx	lr
 8000516:	f090 0f00 	teq	r0, #0
 800051a:	bf17      	itett	ne
 800051c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000520:	4608      	moveq	r0, r1
 8000522:	f091 0f00 	teqne	r1, #0
 8000526:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800052a:	d014      	beq.n	8000556 <__aeabi_fmul+0x15e>
 800052c:	ea92 0f0c 	teq	r2, ip
 8000530:	d101      	bne.n	8000536 <__aeabi_fmul+0x13e>
 8000532:	0242      	lsls	r2, r0, #9
 8000534:	d10f      	bne.n	8000556 <__aeabi_fmul+0x15e>
 8000536:	ea93 0f0c 	teq	r3, ip
 800053a:	d103      	bne.n	8000544 <__aeabi_fmul+0x14c>
 800053c:	024b      	lsls	r3, r1, #9
 800053e:	bf18      	it	ne
 8000540:	4608      	movne	r0, r1
 8000542:	d108      	bne.n	8000556 <__aeabi_fmul+0x15e>
 8000544:	ea80 0001 	eor.w	r0, r0, r1
 8000548:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800054c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000550:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000554:	4770      	bx	lr
 8000556:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800055a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800055e:	4770      	bx	lr

08000560 <__aeabi_fdiv>:
 8000560:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000564:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000568:	bf1e      	ittt	ne
 800056a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800056e:	ea92 0f0c 	teqne	r2, ip
 8000572:	ea93 0f0c 	teqne	r3, ip
 8000576:	d069      	beq.n	800064c <__aeabi_fdiv+0xec>
 8000578:	eba2 0203 	sub.w	r2, r2, r3
 800057c:	ea80 0c01 	eor.w	ip, r0, r1
 8000580:	0249      	lsls	r1, r1, #9
 8000582:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000586:	d037      	beq.n	80005f8 <__aeabi_fdiv+0x98>
 8000588:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800058c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000590:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000594:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000598:	428b      	cmp	r3, r1
 800059a:	bf38      	it	cc
 800059c:	005b      	lslcc	r3, r3, #1
 800059e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80005a2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80005a6:	428b      	cmp	r3, r1
 80005a8:	bf24      	itt	cs
 80005aa:	1a5b      	subcs	r3, r3, r1
 80005ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80005b0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005b4:	bf24      	itt	cs
 80005b6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80005ba:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80005be:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80005c2:	bf24      	itt	cs
 80005c4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80005c8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80005cc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80005d0:	bf24      	itt	cs
 80005d2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80005d6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80005da:	011b      	lsls	r3, r3, #4
 80005dc:	bf18      	it	ne
 80005de:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80005e2:	d1e0      	bne.n	80005a6 <__aeabi_fdiv+0x46>
 80005e4:	2afd      	cmp	r2, #253	; 0xfd
 80005e6:	f63f af50 	bhi.w	800048a <__aeabi_fmul+0x92>
 80005ea:	428b      	cmp	r3, r1
 80005ec:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80005f0:	bf08      	it	eq
 80005f2:	f020 0001 	biceq.w	r0, r0, #1
 80005f6:	4770      	bx	lr
 80005f8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80005fc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000600:	327f      	adds	r2, #127	; 0x7f
 8000602:	bfc2      	ittt	gt
 8000604:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000608:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800060c:	4770      	bxgt	lr
 800060e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000612:	f04f 0300 	mov.w	r3, #0
 8000616:	3a01      	subs	r2, #1
 8000618:	e737      	b.n	800048a <__aeabi_fmul+0x92>
 800061a:	f092 0f00 	teq	r2, #0
 800061e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000622:	bf02      	ittt	eq
 8000624:	0040      	lsleq	r0, r0, #1
 8000626:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800062a:	3a01      	subeq	r2, #1
 800062c:	d0f9      	beq.n	8000622 <__aeabi_fdiv+0xc2>
 800062e:	ea40 000c 	orr.w	r0, r0, ip
 8000632:	f093 0f00 	teq	r3, #0
 8000636:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800063a:	bf02      	ittt	eq
 800063c:	0049      	lsleq	r1, r1, #1
 800063e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000642:	3b01      	subeq	r3, #1
 8000644:	d0f9      	beq.n	800063a <__aeabi_fdiv+0xda>
 8000646:	ea41 010c 	orr.w	r1, r1, ip
 800064a:	e795      	b.n	8000578 <__aeabi_fdiv+0x18>
 800064c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000650:	ea92 0f0c 	teq	r2, ip
 8000654:	d108      	bne.n	8000668 <__aeabi_fdiv+0x108>
 8000656:	0242      	lsls	r2, r0, #9
 8000658:	f47f af7d 	bne.w	8000556 <__aeabi_fmul+0x15e>
 800065c:	ea93 0f0c 	teq	r3, ip
 8000660:	f47f af70 	bne.w	8000544 <__aeabi_fmul+0x14c>
 8000664:	4608      	mov	r0, r1
 8000666:	e776      	b.n	8000556 <__aeabi_fmul+0x15e>
 8000668:	ea93 0f0c 	teq	r3, ip
 800066c:	d104      	bne.n	8000678 <__aeabi_fdiv+0x118>
 800066e:	024b      	lsls	r3, r1, #9
 8000670:	f43f af4c 	beq.w	800050c <__aeabi_fmul+0x114>
 8000674:	4608      	mov	r0, r1
 8000676:	e76e      	b.n	8000556 <__aeabi_fmul+0x15e>
 8000678:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800067c:	bf18      	it	ne
 800067e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000682:	d1ca      	bne.n	800061a <__aeabi_fdiv+0xba>
 8000684:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000688:	f47f af5c 	bne.w	8000544 <__aeabi_fmul+0x14c>
 800068c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000690:	f47f af3c 	bne.w	800050c <__aeabi_fmul+0x114>
 8000694:	e75f      	b.n	8000556 <__aeabi_fmul+0x15e>
 8000696:	bf00      	nop

08000698 <__aeabi_f2iz>:
 8000698:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800069c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80006a0:	d30f      	bcc.n	80006c2 <__aeabi_f2iz+0x2a>
 80006a2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80006a6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80006aa:	d90d      	bls.n	80006c8 <__aeabi_f2iz+0x30>
 80006ac:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80006b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006b4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006b8:	fa23 f002 	lsr.w	r0, r3, r2
 80006bc:	bf18      	it	ne
 80006be:	4240      	negne	r0, r0
 80006c0:	4770      	bx	lr
 80006c2:	f04f 0000 	mov.w	r0, #0
 80006c6:	4770      	bx	lr
 80006c8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80006cc:	d101      	bne.n	80006d2 <__aeabi_f2iz+0x3a>
 80006ce:	0242      	lsls	r2, r0, #9
 80006d0:	d105      	bne.n	80006de <__aeabi_f2iz+0x46>
 80006d2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80006d6:	bf08      	it	eq
 80006d8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80006dc:	4770      	bx	lr
 80006de:	f04f 0000 	mov.w	r0, #0
 80006e2:	4770      	bx	lr

080006e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800071c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80006e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80006ea:	e003      	b.n	80006f4 <LoopCopyDataInit>

080006ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80006ec:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80006ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80006f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80006f2:	3104      	adds	r1, #4

080006f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80006f4:	480b      	ldr	r0, [pc, #44]	; (8000724 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80006f6:	4b0c      	ldr	r3, [pc, #48]	; (8000728 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80006f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80006fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80006fc:	d3f6      	bcc.n	80006ec <CopyDataInit>
  ldr  r2, =_sbss
 80006fe:	4a0b      	ldr	r2, [pc, #44]	; (800072c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000700:	e002      	b.n	8000708 <LoopFillZerobss>

08000702 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000702:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000704:	f842 3b04 	str.w	r3, [r2], #4

08000708 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000708:	4b09      	ldr	r3, [pc, #36]	; (8000730 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800070a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800070c:	d3f9      	bcc.n	8000702 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800070e:	f000 f83d 	bl	800078c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000712:	f003 f9d1 	bl	8003ab8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000716:	f003 f99f 	bl	8003a58 <main>
  bx  lr    
 800071a:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800071c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000720:	0800a55c 	.word	0x0800a55c
  ldr  r0, =_sdata
 8000724:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000728:	20000234 	.word	0x20000234
  ldr  r2, =_sbss
 800072c:	20000234 	.word	0x20000234
  ldr  r3, = _ebss
 8000730:	20017d3c 	.word	0x20017d3c

08000734 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000734:	e7fe      	b.n	8000734 <ADC_IRQHandler>

08000736 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000736:	b480      	push	{r7}
 8000738:	af00      	add	r7, sp, #0
}
 800073a:	bf00      	nop
 800073c:	46bd      	mov	sp, r7
 800073e:	bc80      	pop	{r7}
 8000740:	4770      	bx	lr

08000742 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000742:	b480      	push	{r7}
 8000744:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000746:	e7fe      	b.n	8000746 <HardFault_Handler+0x4>

08000748 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800074c:	e7fe      	b.n	800074c <MemManage_Handler+0x4>

0800074e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800074e:	b480      	push	{r7}
 8000750:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000752:	e7fe      	b.n	8000752 <BusFault_Handler+0x4>

08000754 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000758:	e7fe      	b.n	8000758 <UsageFault_Handler+0x4>

0800075a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800075a:	b480      	push	{r7}
 800075c:	af00      	add	r7, sp, #0
}
 800075e:	bf00      	nop
 8000760:	46bd      	mov	sp, r7
 8000762:	bc80      	pop	{r7}
 8000764:	4770      	bx	lr

08000766 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000766:	b480      	push	{r7}
 8000768:	af00      	add	r7, sp, #0
}
 800076a:	bf00      	nop
 800076c:	46bd      	mov	sp, r7
 800076e:	bc80      	pop	{r7}
 8000770:	4770      	bx	lr

08000772 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000772:	b480      	push	{r7}
 8000774:	af00      	add	r7, sp, #0
}
 8000776:	bf00      	nop
 8000778:	46bd      	mov	sp, r7
 800077a:	bc80      	pop	{r7}
 800077c:	4770      	bx	lr

0800077e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800077e:	b480      	push	{r7}
 8000780:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000782:	bf00      	nop
 8000784:	46bd      	mov	sp, r7
 8000786:	bc80      	pop	{r7}
 8000788:	4770      	bx	lr
	...

0800078c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000790:	4a12      	ldr	r2, [pc, #72]	; (80007dc <SystemInit+0x50>)
 8000792:	4b12      	ldr	r3, [pc, #72]	; (80007dc <SystemInit+0x50>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	f043 0301 	orr.w	r3, r3, #1
 800079a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800079c:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <SystemInit+0x50>)
 800079e:	2200      	movs	r2, #0
 80007a0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80007a2:	4a0e      	ldr	r2, [pc, #56]	; (80007dc <SystemInit+0x50>)
 80007a4:	4b0d      	ldr	r3, [pc, #52]	; (80007dc <SystemInit+0x50>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80007ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007b0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80007b2:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <SystemInit+0x50>)
 80007b4:	4a0a      	ldr	r2, [pc, #40]	; (80007e0 <SystemInit+0x54>)
 80007b6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80007b8:	4a08      	ldr	r2, [pc, #32]	; (80007dc <SystemInit+0x50>)
 80007ba:	4b08      	ldr	r3, [pc, #32]	; (80007dc <SystemInit+0x50>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007c2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <SystemInit+0x50>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80007ca:	f000 f80d 	bl	80007e8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007ce:	4b05      	ldr	r3, [pc, #20]	; (80007e4 <SystemInit+0x58>)
 80007d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007d4:	609a      	str	r2, [r3, #8]
#endif
}
 80007d6:	bf00      	nop
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40023800 	.word	0x40023800
 80007e0:	24003010 	.word	0x24003010
 80007e4:	e000ed00 	.word	0xe000ed00

080007e8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80007ee:	2300      	movs	r3, #0
 80007f0:	607b      	str	r3, [r7, #4]
 80007f2:	2300      	movs	r3, #0
 80007f4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80007f6:	4a35      	ldr	r2, [pc, #212]	; (80008cc <SetSysClock+0xe4>)
 80007f8:	4b34      	ldr	r3, [pc, #208]	; (80008cc <SetSysClock+0xe4>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000800:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000802:	4b32      	ldr	r3, [pc, #200]	; (80008cc <SetSysClock+0xe4>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800080a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	3301      	adds	r3, #1
 8000810:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d103      	bne.n	8000820 <SetSysClock+0x38>
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800081e:	d1f0      	bne.n	8000802 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000820:	4b2a      	ldr	r3, [pc, #168]	; (80008cc <SetSysClock+0xe4>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000828:	2b00      	cmp	r3, #0
 800082a:	d002      	beq.n	8000832 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800082c:	2301      	movs	r3, #1
 800082e:	603b      	str	r3, [r7, #0]
 8000830:	e001      	b.n	8000836 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000832:	2300      	movs	r3, #0
 8000834:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	2b01      	cmp	r3, #1
 800083a:	d142      	bne.n	80008c2 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800083c:	4a23      	ldr	r2, [pc, #140]	; (80008cc <SetSysClock+0xe4>)
 800083e:	4b23      	ldr	r3, [pc, #140]	; (80008cc <SetSysClock+0xe4>)
 8000840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000842:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000846:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000848:	4a21      	ldr	r2, [pc, #132]	; (80008d0 <SetSysClock+0xe8>)
 800084a:	4b21      	ldr	r3, [pc, #132]	; (80008d0 <SetSysClock+0xe8>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000852:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000854:	4a1d      	ldr	r2, [pc, #116]	; (80008cc <SetSysClock+0xe4>)
 8000856:	4b1d      	ldr	r3, [pc, #116]	; (80008cc <SetSysClock+0xe4>)
 8000858:	689b      	ldr	r3, [r3, #8]
 800085a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800085c:	4a1b      	ldr	r2, [pc, #108]	; (80008cc <SetSysClock+0xe4>)
 800085e:	4b1b      	ldr	r3, [pc, #108]	; (80008cc <SetSysClock+0xe4>)
 8000860:	689b      	ldr	r3, [r3, #8]
 8000862:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000866:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000868:	4a18      	ldr	r2, [pc, #96]	; (80008cc <SetSysClock+0xe4>)
 800086a:	4b18      	ldr	r3, [pc, #96]	; (80008cc <SetSysClock+0xe4>)
 800086c:	689b      	ldr	r3, [r3, #8]
 800086e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000872:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000874:	4b15      	ldr	r3, [pc, #84]	; (80008cc <SetSysClock+0xe4>)
 8000876:	4a17      	ldr	r2, [pc, #92]	; (80008d4 <SetSysClock+0xec>)
 8000878:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800087a:	4a14      	ldr	r2, [pc, #80]	; (80008cc <SetSysClock+0xe4>)
 800087c:	4b13      	ldr	r3, [pc, #76]	; (80008cc <SetSysClock+0xe4>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000884:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000886:	bf00      	nop
 8000888:	4b10      	ldr	r3, [pc, #64]	; (80008cc <SetSysClock+0xe4>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000890:	2b00      	cmp	r3, #0
 8000892:	d0f9      	beq.n	8000888 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000894:	4b10      	ldr	r3, [pc, #64]	; (80008d8 <SetSysClock+0xf0>)
 8000896:	f240 6205 	movw	r2, #1541	; 0x605
 800089a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800089c:	4a0b      	ldr	r2, [pc, #44]	; (80008cc <SetSysClock+0xe4>)
 800089e:	4b0b      	ldr	r3, [pc, #44]	; (80008cc <SetSysClock+0xe4>)
 80008a0:	689b      	ldr	r3, [r3, #8]
 80008a2:	f023 0303 	bic.w	r3, r3, #3
 80008a6:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80008a8:	4a08      	ldr	r2, [pc, #32]	; (80008cc <SetSysClock+0xe4>)
 80008aa:	4b08      	ldr	r3, [pc, #32]	; (80008cc <SetSysClock+0xe4>)
 80008ac:	689b      	ldr	r3, [r3, #8]
 80008ae:	f043 0302 	orr.w	r3, r3, #2
 80008b2:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80008b4:	bf00      	nop
 80008b6:	4b05      	ldr	r3, [pc, #20]	; (80008cc <SetSysClock+0xe4>)
 80008b8:	689b      	ldr	r3, [r3, #8]
 80008ba:	f003 030c 	and.w	r3, r3, #12
 80008be:	2b08      	cmp	r3, #8
 80008c0:	d1f9      	bne.n	80008b6 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80008c2:	bf00      	nop
 80008c4:	370c      	adds	r7, #12
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bc80      	pop	{r7}
 80008ca:	4770      	bx	lr
 80008cc:	40023800 	.word	0x40023800
 80008d0:	40007000 	.word	0x40007000
 80008d4:	07405408 	.word	0x07405408
 80008d8:	40023c00 	.word	0x40023c00

080008dc <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80008e4:	2300      	movs	r3, #0
 80008e6:	73fb      	strb	r3, [r7, #15]
 80008e8:	2300      	movs	r3, #0
 80008ea:	73bb      	strb	r3, [r7, #14]
 80008ec:	230f      	movs	r3, #15
 80008ee:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	78db      	ldrb	r3, [r3, #3]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d039      	beq.n	800096c <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80008f8:	4b27      	ldr	r3, [pc, #156]	; (8000998 <NVIC_Init+0xbc>)
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	43db      	mvns	r3, r3
 80008fe:	0a1b      	lsrs	r3, r3, #8
 8000900:	b2db      	uxtb	r3, r3
 8000902:	f003 0307 	and.w	r3, r3, #7
 8000906:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000908:	7bfb      	ldrb	r3, [r7, #15]
 800090a:	f1c3 0304 	rsb	r3, r3, #4
 800090e:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000910:	7b7a      	ldrb	r2, [r7, #13]
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	fa42 f303 	asr.w	r3, r2, r3
 8000918:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	785b      	ldrb	r3, [r3, #1]
 800091e:	461a      	mov	r2, r3
 8000920:	7bbb      	ldrb	r3, [r7, #14]
 8000922:	fa02 f303 	lsl.w	r3, r2, r3
 8000926:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	789a      	ldrb	r2, [r3, #2]
 800092c:	7b7b      	ldrb	r3, [r7, #13]
 800092e:	4013      	ands	r3, r2
 8000930:	b2da      	uxtb	r2, r3
 8000932:	7bfb      	ldrb	r3, [r7, #15]
 8000934:	4313      	orrs	r3, r2
 8000936:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000938:	7bfb      	ldrb	r3, [r7, #15]
 800093a:	011b      	lsls	r3, r3, #4
 800093c:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800093e:	4a17      	ldr	r2, [pc, #92]	; (800099c <NVIC_Init+0xc0>)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	4413      	add	r3, r2
 8000946:	7bfa      	ldrb	r2, [r7, #15]
 8000948:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800094c:	4a13      	ldr	r2, [pc, #76]	; (800099c <NVIC_Init+0xc0>)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	095b      	lsrs	r3, r3, #5
 8000954:	b2db      	uxtb	r3, r3
 8000956:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	f003 031f 	and.w	r3, r3, #31
 8000960:	2101      	movs	r1, #1
 8000962:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000966:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800096a:	e00f      	b.n	800098c <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800096c:	490b      	ldr	r1, [pc, #44]	; (800099c <NVIC_Init+0xc0>)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	095b      	lsrs	r3, r3, #5
 8000974:	b2db      	uxtb	r3, r3
 8000976:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	f003 031f 	and.w	r3, r3, #31
 8000980:	2201      	movs	r2, #1
 8000982:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000984:	f100 0320 	add.w	r3, r0, #32
 8000988:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800098c:	bf00      	nop
 800098e:	3714      	adds	r7, #20
 8000990:	46bd      	mov	sp, r7
 8000992:	bc80      	pop	{r7}
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	e000ed00 	.word	0xe000ed00
 800099c:	e000e100 	.word	0xe000e100

080009a0 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80009a0:	b480      	push	{r7}
 80009a2:	b085      	sub	sp, #20
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
 80009a8:	460b      	mov	r3, r1
 80009aa:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80009ac:	2300      	movs	r3, #0
 80009ae:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80009b0:	4b07      	ldr	r3, [pc, #28]	; (80009d0 <DAC_SetChannel1Data+0x30>)
 80009b2:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80009b4:	68fa      	ldr	r2, [r7, #12]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	3308      	adds	r3, #8
 80009bc:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	461a      	mov	r2, r3
 80009c2:	887b      	ldrh	r3, [r7, #2]
 80009c4:	6013      	str	r3, [r2, #0]
}
 80009c6:	bf00      	nop
 80009c8:	3714      	adds	r7, #20
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr
 80009d0:	40007400 	.word	0x40007400

080009d4 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f023 0201 	bic.w	r2, r3, #1
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	2200      	movs	r2, #0
 80009ec:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	2200      	movs	r2, #0
 80009f2:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2200      	movs	r2, #0
 80009fe:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2200      	movs	r2, #0
 8000a04:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2221      	movs	r2, #33	; 0x21
 8000a0a:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	4a45      	ldr	r2, [pc, #276]	; (8000b24 <DMA_DeInit+0x150>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d103      	bne.n	8000a1c <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8000a14:	4b44      	ldr	r3, [pc, #272]	; (8000b28 <DMA_DeInit+0x154>)
 8000a16:	223d      	movs	r2, #61	; 0x3d
 8000a18:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8000a1a:	e07e      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a43      	ldr	r2, [pc, #268]	; (8000b2c <DMA_DeInit+0x158>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d104      	bne.n	8000a2e <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8000a24:	4b40      	ldr	r3, [pc, #256]	; (8000b28 <DMA_DeInit+0x154>)
 8000a26:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000a2a:	609a      	str	r2, [r3, #8]
}
 8000a2c:	e075      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4a3f      	ldr	r2, [pc, #252]	; (8000b30 <DMA_DeInit+0x15c>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d104      	bne.n	8000a40 <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8000a36:	4b3c      	ldr	r3, [pc, #240]	; (8000b28 <DMA_DeInit+0x154>)
 8000a38:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000a3c:	609a      	str	r2, [r3, #8]
}
 8000a3e:	e06c      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	4a3c      	ldr	r2, [pc, #240]	; (8000b34 <DMA_DeInit+0x160>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d104      	bne.n	8000a52 <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8000a48:	4b37      	ldr	r3, [pc, #220]	; (8000b28 <DMA_DeInit+0x154>)
 8000a4a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000a4e:	609a      	str	r2, [r3, #8]
}
 8000a50:	e063      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4a38      	ldr	r2, [pc, #224]	; (8000b38 <DMA_DeInit+0x164>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d103      	bne.n	8000a62 <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 8000a5a:	4b33      	ldr	r3, [pc, #204]	; (8000b28 <DMA_DeInit+0x154>)
 8000a5c:	4a37      	ldr	r2, [pc, #220]	; (8000b3c <DMA_DeInit+0x168>)
 8000a5e:	60da      	str	r2, [r3, #12]
}
 8000a60:	e05b      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4a36      	ldr	r2, [pc, #216]	; (8000b40 <DMA_DeInit+0x16c>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d103      	bne.n	8000a72 <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 8000a6a:	4b2f      	ldr	r3, [pc, #188]	; (8000b28 <DMA_DeInit+0x154>)
 8000a6c:	4a35      	ldr	r2, [pc, #212]	; (8000b44 <DMA_DeInit+0x170>)
 8000a6e:	60da      	str	r2, [r3, #12]
}
 8000a70:	e053      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4a34      	ldr	r2, [pc, #208]	; (8000b48 <DMA_DeInit+0x174>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d103      	bne.n	8000a82 <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8000a7a:	4b2b      	ldr	r3, [pc, #172]	; (8000b28 <DMA_DeInit+0x154>)
 8000a7c:	4a33      	ldr	r2, [pc, #204]	; (8000b4c <DMA_DeInit+0x178>)
 8000a7e:	60da      	str	r2, [r3, #12]
}
 8000a80:	e04b      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4a32      	ldr	r2, [pc, #200]	; (8000b50 <DMA_DeInit+0x17c>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d104      	bne.n	8000a94 <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8000a8a:	4b27      	ldr	r3, [pc, #156]	; (8000b28 <DMA_DeInit+0x154>)
 8000a8c:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000a90:	60da      	str	r2, [r3, #12]
}
 8000a92:	e042      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	4a2f      	ldr	r2, [pc, #188]	; (8000b54 <DMA_DeInit+0x180>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d103      	bne.n	8000aa4 <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8000a9c:	4b2e      	ldr	r3, [pc, #184]	; (8000b58 <DMA_DeInit+0x184>)
 8000a9e:	223d      	movs	r2, #61	; 0x3d
 8000aa0:	609a      	str	r2, [r3, #8]
}
 8000aa2:	e03a      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	4a2d      	ldr	r2, [pc, #180]	; (8000b5c <DMA_DeInit+0x188>)
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d104      	bne.n	8000ab6 <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8000aac:	4b2a      	ldr	r3, [pc, #168]	; (8000b58 <DMA_DeInit+0x184>)
 8000aae:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8000ab2:	609a      	str	r2, [r3, #8]
}
 8000ab4:	e031      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4a29      	ldr	r2, [pc, #164]	; (8000b60 <DMA_DeInit+0x18c>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d104      	bne.n	8000ac8 <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8000abe:	4b26      	ldr	r3, [pc, #152]	; (8000b58 <DMA_DeInit+0x184>)
 8000ac0:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8000ac4:	609a      	str	r2, [r3, #8]
}
 8000ac6:	e028      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4a26      	ldr	r2, [pc, #152]	; (8000b64 <DMA_DeInit+0x190>)
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d104      	bne.n	8000ada <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8000ad0:	4b21      	ldr	r3, [pc, #132]	; (8000b58 <DMA_DeInit+0x184>)
 8000ad2:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000ad6:	609a      	str	r2, [r3, #8]
}
 8000ad8:	e01f      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4a22      	ldr	r2, [pc, #136]	; (8000b68 <DMA_DeInit+0x194>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d103      	bne.n	8000aea <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8000ae2:	4b1d      	ldr	r3, [pc, #116]	; (8000b58 <DMA_DeInit+0x184>)
 8000ae4:	4a15      	ldr	r2, [pc, #84]	; (8000b3c <DMA_DeInit+0x168>)
 8000ae6:	60da      	str	r2, [r3, #12]
}
 8000ae8:	e017      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4a1f      	ldr	r2, [pc, #124]	; (8000b6c <DMA_DeInit+0x198>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d103      	bne.n	8000afa <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8000af2:	4b19      	ldr	r3, [pc, #100]	; (8000b58 <DMA_DeInit+0x184>)
 8000af4:	4a13      	ldr	r2, [pc, #76]	; (8000b44 <DMA_DeInit+0x170>)
 8000af6:	60da      	str	r2, [r3, #12]
}
 8000af8:	e00f      	b.n	8000b1a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4a1c      	ldr	r2, [pc, #112]	; (8000b70 <DMA_DeInit+0x19c>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d103      	bne.n	8000b0a <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8000b02:	4b15      	ldr	r3, [pc, #84]	; (8000b58 <DMA_DeInit+0x184>)
 8000b04:	4a11      	ldr	r2, [pc, #68]	; (8000b4c <DMA_DeInit+0x178>)
 8000b06:	60da      	str	r2, [r3, #12]
}
 8000b08:	e007      	b.n	8000b1a <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4a19      	ldr	r2, [pc, #100]	; (8000b74 <DMA_DeInit+0x1a0>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d103      	bne.n	8000b1a <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8000b12:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <DMA_DeInit+0x184>)
 8000b14:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000b18:	60da      	str	r2, [r3, #12]
}
 8000b1a:	bf00      	nop
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bc80      	pop	{r7}
 8000b22:	4770      	bx	lr
 8000b24:	40026010 	.word	0x40026010
 8000b28:	40026000 	.word	0x40026000
 8000b2c:	40026028 	.word	0x40026028
 8000b30:	40026040 	.word	0x40026040
 8000b34:	40026058 	.word	0x40026058
 8000b38:	40026070 	.word	0x40026070
 8000b3c:	2000003d 	.word	0x2000003d
 8000b40:	40026088 	.word	0x40026088
 8000b44:	20000f40 	.word	0x20000f40
 8000b48:	400260a0 	.word	0x400260a0
 8000b4c:	203d0000 	.word	0x203d0000
 8000b50:	400260b8 	.word	0x400260b8
 8000b54:	40026410 	.word	0x40026410
 8000b58:	40026400 	.word	0x40026400
 8000b5c:	40026428 	.word	0x40026428
 8000b60:	40026440 	.word	0x40026440
 8000b64:	40026458 	.word	0x40026458
 8000b68:	40026470 	.word	0x40026470
 8000b6c:	40026488 	.word	0x40026488
 8000b70:	400264a0 	.word	0x400264a0
 8000b74:	400264b8 	.word	0x400264b8

08000b78 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b085      	sub	sp, #20
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000b82:	2300      	movs	r3, #0
 8000b84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000b8c:	68fa      	ldr	r2, [r7, #12]
 8000b8e:	4b24      	ldr	r3, [pc, #144]	; (8000c20 <DMA_Init+0xa8>)
 8000b90:	4013      	ands	r3, r2
 8000b92:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	68db      	ldr	r3, [r3, #12]
 8000b9c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000ba2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	699b      	ldr	r3, [r3, #24]
 8000ba8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000bae:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	6a1b      	ldr	r3, [r3, #32]
 8000bb4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000bba:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bc0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000bc6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bcc:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000bce:	68fa      	ldr	r2, [r7, #12]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	68fa      	ldr	r2, [r7, #12]
 8000bd8:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	695b      	ldr	r3, [r3, #20]
 8000bde:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	f023 0307 	bic.w	r3, r3, #7
 8000be6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	68fa      	ldr	r2, [r7, #12]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	68fa      	ldr	r2, [r7, #12]
 8000bfc:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	691a      	ldr	r2, [r3, #16]
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	685a      	ldr	r2, [r3, #4]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	689a      	ldr	r2, [r3, #8]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	60da      	str	r2, [r3, #12]
}
 8000c16:	bf00      	nop
 8000c18:	3714      	adds	r7, #20
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bc80      	pop	{r7}
 8000c1e:	4770      	bx	lr
 8000c20:	f01c803f 	.word	0xf01c803f

08000c24 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c30:	78fb      	ldrb	r3, [r7, #3]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d006      	beq.n	8000c44 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f043 0201 	orr.w	r2, r3, #1
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000c42:	e005      	b.n	8000c50 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f023 0201 	bic.w	r2, r3, #1
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	601a      	str	r2, [r3, #0]
}
 8000c50:	bf00      	nop
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bc80      	pop	{r7}
 8000c58:	4770      	bx	lr

08000c5a <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	b085      	sub	sp, #20
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8000c62:	2300      	movs	r3, #0
 8000c64:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d002      	beq.n	8000c78 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000c72:	2301      	movs	r3, #1
 8000c74:	73fb      	strb	r3, [r7, #15]
 8000c76:	e001      	b.n	8000c7c <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3714      	adds	r7, #20
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bc80      	pop	{r7}
 8000c86:	4770      	bx	lr

08000c88 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	b087      	sub	sp, #28
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
 8000c90:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000c92:	2300      	movs	r3, #0
 8000c94:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	4a14      	ldr	r2, [pc, #80]	; (8000cf0 <DMA_GetFlagStatus+0x68>)
 8000c9e:	4293      	cmp	r3, r2
 8000ca0:	d802      	bhi.n	8000ca8 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000ca2:	4b14      	ldr	r3, [pc, #80]	; (8000cf4 <DMA_GetFlagStatus+0x6c>)
 8000ca4:	613b      	str	r3, [r7, #16]
 8000ca6:	e001      	b.n	8000cac <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000ca8:	4b13      	ldr	r3, [pc, #76]	; (8000cf8 <DMA_GetFlagStatus+0x70>)
 8000caa:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d003      	beq.n	8000cbe <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	e002      	b.n	8000cc4 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000cbe:	693b      	ldr	r3, [r7, #16]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000cca:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000cce:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000cd0:	68fa      	ldr	r2, [r7, #12]
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d002      	beq.n	8000ce0 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	75fb      	strb	r3, [r7, #23]
 8000cde:	e001      	b.n	8000ce4 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000ce4:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	371c      	adds	r7, #28
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bc80      	pop	{r7}
 8000cee:	4770      	bx	lr
 8000cf0:	4002640f 	.word	0x4002640f
 8000cf4:	40026000 	.word	0x40026000
 8000cf8:	40026400 	.word	0x40026400

08000cfc <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4a10      	ldr	r2, [pc, #64]	; (8000d4c <DMA_ClearFlag+0x50>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d802      	bhi.n	8000d14 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000d0e:	4b10      	ldr	r3, [pc, #64]	; (8000d50 <DMA_ClearFlag+0x54>)
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	e001      	b.n	8000d18 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000d14:	4b0f      	ldr	r3, [pc, #60]	; (8000d54 <DMA_ClearFlag+0x58>)
 8000d16:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d007      	beq.n	8000d32 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000d28:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000d2c:	68fa      	ldr	r2, [r7, #12]
 8000d2e:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000d30:	e006      	b.n	8000d40 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000d38:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000d3c:	68fa      	ldr	r2, [r7, #12]
 8000d3e:	6093      	str	r3, [r2, #8]
}
 8000d40:	bf00      	nop
 8000d42:	3714      	adds	r7, #20
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bc80      	pop	{r7}
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	4002640f 	.word	0x4002640f
 8000d50:	40026000 	.word	0x40026000
 8000d54:	40026400 	.word	0x40026400

08000d58 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b085      	sub	sp, #20
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	60f8      	str	r0, [r7, #12]
 8000d60:	60b9      	str	r1, [r7, #8]
 8000d62:	4613      	mov	r3, r2
 8000d64:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d00f      	beq.n	8000d90 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8000d70:	79fb      	ldrb	r3, [r7, #7]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d006      	beq.n	8000d84 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	695b      	ldr	r3, [r3, #20]
 8000d7a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	615a      	str	r2, [r3, #20]
 8000d82:	e005      	b.n	8000d90 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	695b      	ldr	r3, [r3, #20]
 8000d88:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	2b80      	cmp	r3, #128	; 0x80
 8000d94:	d014      	beq.n	8000dc0 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d008      	beq.n	8000dae <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	f003 031e 	and.w	r3, r3, #30
 8000da6:	431a      	orrs	r2, r3
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 8000dac:	e008      	b.n	8000dc0 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	f003 031e 	and.w	r3, r3, #30
 8000db8:	43db      	mvns	r3, r3
 8000dba:	401a      	ands	r2, r3
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	601a      	str	r2, [r3, #0]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bc80      	pop	{r7}
 8000dc8:	4770      	bx	lr
	...

08000dcc <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b087      	sub	sp, #28
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60fb      	str	r3, [r7, #12]
 8000dde:	2300      	movs	r3, #0
 8000de0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4a21      	ldr	r2, [pc, #132]	; (8000e6c <DMA_GetITStatus+0xa0>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d802      	bhi.n	8000df0 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000dea:	4b21      	ldr	r3, [pc, #132]	; (8000e70 <DMA_GetITStatus+0xa4>)
 8000dec:	613b      	str	r3, [r7, #16]
 8000dee:	e001      	b.n	8000df4 <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000df0:	4b20      	ldr	r3, [pc, #128]	; (8000e74 <DMA_GetITStatus+0xa8>)
 8000df2:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000dfa:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d00a      	beq.n	8000e18 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	0adb      	lsrs	r3, r3, #11
 8000e06:	f003 031e 	and.w	r3, r3, #30
 8000e0a:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	4013      	ands	r3, r2
 8000e14:	60bb      	str	r3, [r7, #8]
 8000e16:	e004      	b.n	8000e22 <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	695b      	ldr	r3, [r3, #20]
 8000e1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e20:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d003      	beq.n	8000e34 <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	60fb      	str	r3, [r7, #12]
 8000e32:	e002      	b.n	8000e3a <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8000e34:	693b      	ldr	r3, [r7, #16]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000e40:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000e44:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000e46:	68fa      	ldr	r2, [r7, #12]
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d005      	beq.n	8000e5c <DMA_GetITStatus+0x90>
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d002      	beq.n	8000e5c <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8000e56:	2301      	movs	r3, #1
 8000e58:	75fb      	strb	r3, [r7, #23]
 8000e5a:	e001      	b.n	8000e60 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8000e60:	7dfb      	ldrb	r3, [r7, #23]
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	371c      	adds	r7, #28
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bc80      	pop	{r7}
 8000e6a:	4770      	bx	lr
 8000e6c:	4002640f 	.word	0x4002640f
 8000e70:	40026000 	.word	0x40026000
 8000e74:	40026400 	.word	0x40026400

08000e78 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b085      	sub	sp, #20
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4a10      	ldr	r2, [pc, #64]	; (8000ec8 <DMA_ClearITPendingBit+0x50>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d802      	bhi.n	8000e90 <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000e8a:	4b10      	ldr	r3, [pc, #64]	; (8000ecc <DMA_ClearITPendingBit+0x54>)
 8000e8c:	60fb      	str	r3, [r7, #12]
 8000e8e:	e001      	b.n	8000e94 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000e90:	4b0f      	ldr	r3, [pc, #60]	; (8000ed0 <DMA_ClearITPendingBit+0x58>)
 8000e92:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d007      	beq.n	8000eae <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000ea4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000ea8:	68fa      	ldr	r2, [r7, #12]
 8000eaa:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 8000eac:	e006      	b.n	8000ebc <DMA_ClearITPendingBit+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000eb4:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000eb8:	68fa      	ldr	r2, [r7, #12]
 8000eba:	6093      	str	r3, [r2, #8]
}
 8000ebc:	bf00      	nop
 8000ebe:	3714      	adds	r7, #20
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bc80      	pop	{r7}
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	4002640f 	.word	0x4002640f
 8000ecc:	40026000 	.word	0x40026000
 8000ed0:	40026400 	.word	0x40026400

08000ed4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b087      	sub	sp, #28
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	617b      	str	r3, [r7, #20]
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	613b      	str	r3, [r7, #16]
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000eea:	2300      	movs	r3, #0
 8000eec:	617b      	str	r3, [r7, #20]
 8000eee:	e076      	b.n	8000fde <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	4013      	ands	r3, r2
 8000f02:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000f04:	68fa      	ldr	r2, [r7, #12]
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d165      	bne.n	8000fd8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	2103      	movs	r1, #3
 8000f16:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1a:	43db      	mvns	r3, r3
 8000f1c:	401a      	ands	r2, r3
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	791b      	ldrb	r3, [r3, #4]
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	fa01 f303 	lsl.w	r3, r1, r3
 8000f34:	431a      	orrs	r2, r3
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	791b      	ldrb	r3, [r3, #4]
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d003      	beq.n	8000f4a <GPIO_Init+0x76>
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	791b      	ldrb	r3, [r3, #4]
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d12e      	bne.n	8000fa8 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	689a      	ldr	r2, [r3, #8]
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	2103      	movs	r1, #3
 8000f54:	fa01 f303 	lsl.w	r3, r1, r3
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	401a      	ands	r2, r3
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	689a      	ldr	r2, [r3, #8]
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	795b      	ldrb	r3, [r3, #5]
 8000f68:	4619      	mov	r1, r3
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f72:	431a      	orrs	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	685a      	ldr	r2, [r3, #4]
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	b29b      	uxth	r3, r3
 8000f80:	4619      	mov	r1, r3
 8000f82:	2301      	movs	r3, #1
 8000f84:	408b      	lsls	r3, r1
 8000f86:	43db      	mvns	r3, r3
 8000f88:	401a      	ands	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	683a      	ldr	r2, [r7, #0]
 8000f94:	7992      	ldrb	r2, [r2, #6]
 8000f96:	4611      	mov	r1, r2
 8000f98:	697a      	ldr	r2, [r7, #20]
 8000f9a:	b292      	uxth	r2, r2
 8000f9c:	fa01 f202 	lsl.w	r2, r1, r2
 8000fa0:	b292      	uxth	r2, r2
 8000fa2:	431a      	orrs	r2, r3
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	68da      	ldr	r2, [r3, #12]
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	2103      	movs	r1, #3
 8000fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	401a      	ands	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	68da      	ldr	r2, [r3, #12]
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	79db      	ldrb	r3, [r3, #7]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	697b      	ldr	r3, [r7, #20]
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	617b      	str	r3, [r7, #20]
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	2b0f      	cmp	r3, #15
 8000fe2:	d985      	bls.n	8000ef0 <GPIO_Init+0x1c>
    }
  }
}
 8000fe4:	bf00      	nop
 8000fe6:	371c      	adds	r7, #28
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bc80      	pop	{r7}
 8000fec:	4770      	bx	lr

08000fee <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	b085      	sub	sp, #20
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	6078      	str	r0, [r7, #4]
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	807b      	strh	r3, [r7, #2]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000ffe:	2300      	movs	r3, #0
 8001000:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001002:	2300      	movs	r3, #0
 8001004:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001006:	787a      	ldrb	r2, [r7, #1]
 8001008:	887b      	ldrh	r3, [r7, #2]
 800100a:	f003 0307 	and.w	r3, r3, #7
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001016:	887b      	ldrh	r3, [r7, #2]
 8001018:	08db      	lsrs	r3, r3, #3
 800101a:	b29b      	uxth	r3, r3
 800101c:	4618      	mov	r0, r3
 800101e:	887b      	ldrh	r3, [r7, #2]
 8001020:	08db      	lsrs	r3, r3, #3
 8001022:	b29b      	uxth	r3, r3
 8001024:	461a      	mov	r2, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	3208      	adds	r2, #8
 800102a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800102e:	887b      	ldrh	r3, [r7, #2]
 8001030:	f003 0307 	and.w	r3, r3, #7
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	210f      	movs	r1, #15
 8001038:	fa01 f303 	lsl.w	r3, r1, r3
 800103c:	43db      	mvns	r3, r3
 800103e:	ea02 0103 	and.w	r1, r2, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	f100 0208 	add.w	r2, r0, #8
 8001048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800104c:	887b      	ldrh	r3, [r7, #2]
 800104e:	08db      	lsrs	r3, r3, #3
 8001050:	b29b      	uxth	r3, r3
 8001052:	461a      	mov	r2, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3208      	adds	r2, #8
 8001058:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	4313      	orrs	r3, r2
 8001060:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8001062:	887b      	ldrh	r3, [r7, #2]
 8001064:	08db      	lsrs	r3, r3, #3
 8001066:	b29b      	uxth	r3, r3
 8001068:	461a      	mov	r2, r3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	3208      	adds	r2, #8
 800106e:	68b9      	ldr	r1, [r7, #8]
 8001070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001074:	bf00      	nop
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	bc80      	pop	{r7}
 800107c:	4770      	bx	lr
	...

08001080 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001080:	b480      	push	{r7}
 8001082:	b089      	sub	sp, #36	; 0x24
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001088:	2300      	movs	r3, #0
 800108a:	61bb      	str	r3, [r7, #24]
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
 8001090:	2300      	movs	r3, #0
 8001092:	61fb      	str	r3, [r7, #28]
 8001094:	2302      	movs	r3, #2
 8001096:	613b      	str	r3, [r7, #16]
 8001098:	2300      	movs	r3, #0
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	2302      	movs	r3, #2
 800109e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80010a0:	4b47      	ldr	r3, [pc, #284]	; (80011c0 <RCC_GetClocksFreq+0x140>)
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	f003 030c 	and.w	r3, r3, #12
 80010a8:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	2b04      	cmp	r3, #4
 80010ae:	d007      	beq.n	80010c0 <RCC_GetClocksFreq+0x40>
 80010b0:	2b08      	cmp	r3, #8
 80010b2:	d009      	beq.n	80010c8 <RCC_GetClocksFreq+0x48>
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d13d      	bne.n	8001134 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a42      	ldr	r2, [pc, #264]	; (80011c4 <RCC_GetClocksFreq+0x144>)
 80010bc:	601a      	str	r2, [r3, #0]
      break;
 80010be:	e03d      	b.n	800113c <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	4a41      	ldr	r2, [pc, #260]	; (80011c8 <RCC_GetClocksFreq+0x148>)
 80010c4:	601a      	str	r2, [r3, #0]
      break;
 80010c6:	e039      	b.n	800113c <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80010c8:	4b3d      	ldr	r3, [pc, #244]	; (80011c0 <RCC_GetClocksFreq+0x140>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	0d9b      	lsrs	r3, r3, #22
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80010d4:	4b3a      	ldr	r3, [pc, #232]	; (80011c0 <RCC_GetClocksFreq+0x140>)
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80010dc:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d00c      	beq.n	80010fe <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80010e4:	4a38      	ldr	r2, [pc, #224]	; (80011c8 <RCC_GetClocksFreq+0x148>)
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ec:	4a34      	ldr	r2, [pc, #208]	; (80011c0 <RCC_GetClocksFreq+0x140>)
 80010ee:	6852      	ldr	r2, [r2, #4]
 80010f0:	0992      	lsrs	r2, r2, #6
 80010f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80010f6:	fb02 f303 	mul.w	r3, r2, r3
 80010fa:	61fb      	str	r3, [r7, #28]
 80010fc:	e00b      	b.n	8001116 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80010fe:	4a31      	ldr	r2, [pc, #196]	; (80011c4 <RCC_GetClocksFreq+0x144>)
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	fbb2 f3f3 	udiv	r3, r2, r3
 8001106:	4a2e      	ldr	r2, [pc, #184]	; (80011c0 <RCC_GetClocksFreq+0x140>)
 8001108:	6852      	ldr	r2, [r2, #4]
 800110a:	0992      	lsrs	r2, r2, #6
 800110c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001110:	fb02 f303 	mul.w	r3, r2, r3
 8001114:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001116:	4b2a      	ldr	r3, [pc, #168]	; (80011c0 <RCC_GetClocksFreq+0x140>)
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	0c1b      	lsrs	r3, r3, #16
 800111c:	f003 0303 	and.w	r3, r3, #3
 8001120:	3301      	adds	r3, #1
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001126:	69fa      	ldr	r2, [r7, #28]
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	fbb2 f2f3 	udiv	r2, r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	601a      	str	r2, [r3, #0]
      break;
 8001132:	e003      	b.n	800113c <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4a23      	ldr	r2, [pc, #140]	; (80011c4 <RCC_GetClocksFreq+0x144>)
 8001138:	601a      	str	r2, [r3, #0]
      break;
 800113a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800113c:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <RCC_GetClocksFreq+0x140>)
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001144:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	091b      	lsrs	r3, r3, #4
 800114a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800114c:	4a1f      	ldr	r2, [pc, #124]	; (80011cc <RCC_GetClocksFreq+0x14c>)
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	4413      	add	r3, r2
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b2db      	uxtb	r3, r3
 8001156:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	40da      	lsrs	r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001164:	4b16      	ldr	r3, [pc, #88]	; (80011c0 <RCC_GetClocksFreq+0x140>)
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800116c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	0a9b      	lsrs	r3, r3, #10
 8001172:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001174:	4a15      	ldr	r2, [pc, #84]	; (80011cc <RCC_GetClocksFreq+0x14c>)
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	4413      	add	r3, r2
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	b2db      	uxtb	r3, r3
 800117e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	685a      	ldr	r2, [r3, #4]
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	40da      	lsrs	r2, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800118c:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <RCC_GetClocksFreq+0x140>)
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001194:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	0b5b      	lsrs	r3, r3, #13
 800119a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800119c:	4a0b      	ldr	r2, [pc, #44]	; (80011cc <RCC_GetClocksFreq+0x14c>)
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	4413      	add	r3, r2
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	685a      	ldr	r2, [r3, #4]
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	40da      	lsrs	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	60da      	str	r2, [r3, #12]
}
 80011b4:	bf00      	nop
 80011b6:	3724      	adds	r7, #36	; 0x24
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bc80      	pop	{r7}
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	40023800 	.word	0x40023800
 80011c4:	00f42400 	.word	0x00f42400
 80011c8:	007a1200 	.word	0x007a1200
 80011cc:	20000004 	.word	0x20000004

080011d0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	460b      	mov	r3, r1
 80011da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80011dc:	78fb      	ldrb	r3, [r7, #3]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d006      	beq.n	80011f0 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80011e2:	4909      	ldr	r1, [pc, #36]	; (8001208 <RCC_AHB1PeriphClockCmd+0x38>)
 80011e4:	4b08      	ldr	r3, [pc, #32]	; (8001208 <RCC_AHB1PeriphClockCmd+0x38>)
 80011e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80011ee:	e006      	b.n	80011fe <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80011f0:	4905      	ldr	r1, [pc, #20]	; (8001208 <RCC_AHB1PeriphClockCmd+0x38>)
 80011f2:	4b05      	ldr	r3, [pc, #20]	; (8001208 <RCC_AHB1PeriphClockCmd+0x38>)
 80011f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	43db      	mvns	r3, r3
 80011fa:	4013      	ands	r3, r2
 80011fc:	630b      	str	r3, [r1, #48]	; 0x30
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	bc80      	pop	{r7}
 8001206:	4770      	bx	lr
 8001208:	40023800 	.word	0x40023800

0800120c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	460b      	mov	r3, r1
 8001216:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001218:	78fb      	ldrb	r3, [r7, #3]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d006      	beq.n	800122c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800121e:	4909      	ldr	r1, [pc, #36]	; (8001244 <RCC_APB1PeriphClockCmd+0x38>)
 8001220:	4b08      	ldr	r3, [pc, #32]	; (8001244 <RCC_APB1PeriphClockCmd+0x38>)
 8001222:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	4313      	orrs	r3, r2
 8001228:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800122a:	e006      	b.n	800123a <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800122c:	4905      	ldr	r1, [pc, #20]	; (8001244 <RCC_APB1PeriphClockCmd+0x38>)
 800122e:	4b05      	ldr	r3, [pc, #20]	; (8001244 <RCC_APB1PeriphClockCmd+0x38>)
 8001230:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	43db      	mvns	r3, r3
 8001236:	4013      	ands	r3, r2
 8001238:	640b      	str	r3, [r1, #64]	; 0x40
}
 800123a:	bf00      	nop
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	bc80      	pop	{r7}
 8001242:	4770      	bx	lr
 8001244:	40023800 	.word	0x40023800

08001248 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	460b      	mov	r3, r1
 8001252:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001254:	78fb      	ldrb	r3, [r7, #3]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d006      	beq.n	8001268 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800125a:	4909      	ldr	r1, [pc, #36]	; (8001280 <RCC_APB2PeriphClockCmd+0x38>)
 800125c:	4b08      	ldr	r3, [pc, #32]	; (8001280 <RCC_APB2PeriphClockCmd+0x38>)
 800125e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4313      	orrs	r3, r2
 8001264:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001266:	e006      	b.n	8001276 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001268:	4905      	ldr	r1, [pc, #20]	; (8001280 <RCC_APB2PeriphClockCmd+0x38>)
 800126a:	4b05      	ldr	r3, [pc, #20]	; (8001280 <RCC_APB2PeriphClockCmd+0x38>)
 800126c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	43db      	mvns	r3, r3
 8001272:	4013      	ands	r3, r2
 8001274:	644b      	str	r3, [r1, #68]	; 0x44
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	bc80      	pop	{r7}
 800127e:	4770      	bx	lr
 8001280:	40023800 	.word	0x40023800

08001284 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	460b      	mov	r3, r1
 800128e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	887a      	ldrh	r2, [r7, #2]
 8001294:	819a      	strh	r2, [r3, #12]
}
 8001296:	bf00      	nop
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	bc80      	pop	{r7}
 800129e:	4770      	bx	lr

080012a0 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80012ac:	2300      	movs	r3, #0
 80012ae:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	891b      	ldrh	r3, [r3, #8]
 80012b4:	b29a      	uxth	r2, r3
 80012b6:	887b      	ldrh	r3, [r7, #2]
 80012b8:	4013      	ands	r3, r2
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80012c0:	2301      	movs	r3, #1
 80012c2:	73fb      	strb	r3, [r7, #15]
 80012c4:	e001      	b.n	80012ca <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80012c6:	2300      	movs	r3, #0
 80012c8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bc80      	pop	{r7}
 80012d4:	4770      	bx	lr
	...

080012d8 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	881b      	ldrh	r3, [r3, #0]
 80012ea:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	4a28      	ldr	r2, [pc, #160]	; (8001390 <TIM_TimeBaseInit+0xb8>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d013      	beq.n	800131c <TIM_TimeBaseInit+0x44>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	4a27      	ldr	r2, [pc, #156]	; (8001394 <TIM_TimeBaseInit+0xbc>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d00f      	beq.n	800131c <TIM_TimeBaseInit+0x44>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001302:	d00b      	beq.n	800131c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	4a24      	ldr	r2, [pc, #144]	; (8001398 <TIM_TimeBaseInit+0xc0>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d007      	beq.n	800131c <TIM_TimeBaseInit+0x44>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a23      	ldr	r2, [pc, #140]	; (800139c <TIM_TimeBaseInit+0xc4>)
 8001310:	4293      	cmp	r3, r2
 8001312:	d003      	beq.n	800131c <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a22      	ldr	r2, [pc, #136]	; (80013a0 <TIM_TimeBaseInit+0xc8>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d108      	bne.n	800132e <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 800131c:	89fb      	ldrh	r3, [r7, #14]
 800131e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001322:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	885a      	ldrh	r2, [r3, #2]
 8001328:	89fb      	ldrh	r3, [r7, #14]
 800132a:	4313      	orrs	r3, r2
 800132c:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a1c      	ldr	r2, [pc, #112]	; (80013a4 <TIM_TimeBaseInit+0xcc>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d00c      	beq.n	8001350 <TIM_TimeBaseInit+0x78>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a1b      	ldr	r2, [pc, #108]	; (80013a8 <TIM_TimeBaseInit+0xd0>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d008      	beq.n	8001350 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800133e:	89fb      	ldrh	r3, [r7, #14]
 8001340:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001344:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	891a      	ldrh	r2, [r3, #8]
 800134a:	89fb      	ldrh	r3, [r7, #14]
 800134c:	4313      	orrs	r3, r2
 800134e:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	89fa      	ldrh	r2, [r7, #14]
 8001354:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685a      	ldr	r2, [r3, #4]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	881a      	ldrh	r2, [r3, #0]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4a09      	ldr	r2, [pc, #36]	; (8001390 <TIM_TimeBaseInit+0xb8>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d003      	beq.n	8001376 <TIM_TimeBaseInit+0x9e>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a08      	ldr	r2, [pc, #32]	; (8001394 <TIM_TimeBaseInit+0xbc>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d104      	bne.n	8001380 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	7a9b      	ldrb	r3, [r3, #10]
 800137a:	b29a      	uxth	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2201      	movs	r2, #1
 8001384:	829a      	strh	r2, [r3, #20]
}
 8001386:	bf00      	nop
 8001388:	3714      	adds	r7, #20
 800138a:	46bd      	mov	sp, r7
 800138c:	bc80      	pop	{r7}
 800138e:	4770      	bx	lr
 8001390:	40010000 	.word	0x40010000
 8001394:	40010400 	.word	0x40010400
 8001398:	40000400 	.word	0x40000400
 800139c:	40000800 	.word	0x40000800
 80013a0:	40000c00 	.word	0x40000c00
 80013a4:	40001000 	.word	0x40001000
 80013a8:	40001400 	.word	0x40001400

080013ac <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	460b      	mov	r3, r1
 80013b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80013b8:	78fb      	ldrb	r3, [r7, #3]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d008      	beq.n	80013d0 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	881b      	ldrh	r3, [r3, #0]
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013c8:	b29a      	uxth	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 80013ce:	e007      	b.n	80013e0 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	881b      	ldrh	r3, [r3, #0]
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80013da:	b29a      	uxth	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	801a      	strh	r2, [r3, #0]
}
 80013e0:	bf00      	nop
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bc80      	pop	{r7}
 80013e8:	4770      	bx	lr

080013ea <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80013ea:	b480      	push	{r7}
 80013ec:	b083      	sub	sp, #12
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
 80013f2:	460b      	mov	r3, r1
 80013f4:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80013f6:	78fb      	ldrb	r3, [r7, #3]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d008      	beq.n	800140e <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	b29b      	uxth	r3, r3
 8001402:	f043 0301 	orr.w	r3, r3, #1
 8001406:	b29a      	uxth	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800140c:	e007      	b.n	800141e <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	881b      	ldrh	r3, [r3, #0]
 8001412:	b29b      	uxth	r3, r3
 8001414:	f023 0301 	bic.w	r3, r3, #1
 8001418:	b29a      	uxth	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	801a      	strh	r2, [r3, #0]
}
 800141e:	bf00      	nop
 8001420:	370c      	adds	r7, #12
 8001422:	46bd      	mov	sp, r7
 8001424:	bc80      	pop	{r7}
 8001426:	4770      	bx	lr

08001428 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001428:	b480      	push	{r7}
 800142a:	b085      	sub	sp, #20
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001432:	2300      	movs	r3, #0
 8001434:	817b      	strh	r3, [r7, #10]
 8001436:	2300      	movs	r3, #0
 8001438:	81fb      	strh	r3, [r7, #14]
 800143a:	2300      	movs	r3, #0
 800143c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	8c1b      	ldrh	r3, [r3, #32]
 8001442:	b29b      	uxth	r3, r3
 8001444:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001448:	b29a      	uxth	r2, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	8c1b      	ldrh	r3, [r3, #32]
 8001452:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	889b      	ldrh	r3, [r3, #4]
 8001458:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	8b9b      	ldrh	r3, [r3, #28]
 800145e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8001460:	897b      	ldrh	r3, [r7, #10]
 8001462:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001466:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8001468:	897b      	ldrh	r3, [r7, #10]
 800146a:	f023 0303 	bic.w	r3, r3, #3
 800146e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	881a      	ldrh	r2, [r3, #0]
 8001474:	897b      	ldrh	r3, [r7, #10]
 8001476:	4313      	orrs	r3, r2
 8001478:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800147a:	89fb      	ldrh	r3, [r7, #14]
 800147c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001480:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	899b      	ldrh	r3, [r3, #12]
 8001486:	021b      	lsls	r3, r3, #8
 8001488:	b29a      	uxth	r2, r3
 800148a:	89fb      	ldrh	r3, [r7, #14]
 800148c:	4313      	orrs	r3, r2
 800148e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	885b      	ldrh	r3, [r3, #2]
 8001494:	021b      	lsls	r3, r3, #8
 8001496:	b29a      	uxth	r2, r3
 8001498:	89fb      	ldrh	r3, [r7, #14]
 800149a:	4313      	orrs	r3, r2
 800149c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a22      	ldr	r2, [pc, #136]	; (800152c <TIM_OC3Init+0x104>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d003      	beq.n	80014ae <TIM_OC3Init+0x86>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a21      	ldr	r2, [pc, #132]	; (8001530 <TIM_OC3Init+0x108>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d12b      	bne.n	8001506 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80014ae:	89fb      	ldrh	r3, [r7, #14]
 80014b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80014b4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	89db      	ldrh	r3, [r3, #14]
 80014ba:	021b      	lsls	r3, r3, #8
 80014bc:	b29a      	uxth	r2, r3
 80014be:	89fb      	ldrh	r3, [r7, #14]
 80014c0:	4313      	orrs	r3, r2
 80014c2:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80014c4:	89fb      	ldrh	r3, [r7, #14]
 80014c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80014ca:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	889b      	ldrh	r3, [r3, #4]
 80014d0:	021b      	lsls	r3, r3, #8
 80014d2:	b29a      	uxth	r2, r3
 80014d4:	89fb      	ldrh	r3, [r7, #14]
 80014d6:	4313      	orrs	r3, r2
 80014d8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 80014da:	89bb      	ldrh	r3, [r7, #12]
 80014dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80014e0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 80014e2:	89bb      	ldrh	r3, [r7, #12]
 80014e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80014e8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	8a1b      	ldrh	r3, [r3, #16]
 80014ee:	011b      	lsls	r3, r3, #4
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	89bb      	ldrh	r3, [r7, #12]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	8a5b      	ldrh	r3, [r3, #18]
 80014fc:	011b      	lsls	r3, r3, #4
 80014fe:	b29a      	uxth	r2, r3
 8001500:	89bb      	ldrh	r3, [r7, #12]
 8001502:	4313      	orrs	r3, r2
 8001504:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	89ba      	ldrh	r2, [r7, #12]
 800150a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	897a      	ldrh	r2, [r7, #10]
 8001510:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	689a      	ldr	r2, [r3, #8]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	89fa      	ldrh	r2, [r7, #14]
 800151e:	841a      	strh	r2, [r3, #32]
}
 8001520:	bf00      	nop
 8001522:	3714      	adds	r7, #20
 8001524:	46bd      	mov	sp, r7
 8001526:	bc80      	pop	{r7}
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	40010000 	.word	0x40010000
 8001530:	40010400 	.word	0x40010400

08001534 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	81bb      	strh	r3, [r7, #12]
 8001542:	2300      	movs	r3, #0
 8001544:	817b      	strh	r3, [r7, #10]
 8001546:	2300      	movs	r3, #0
 8001548:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	8c1b      	ldrh	r3, [r3, #32]
 800154e:	b29b      	uxth	r3, r3
 8001550:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001554:	b29a      	uxth	r2, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	8c1b      	ldrh	r3, [r3, #32]
 800155e:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	889b      	ldrh	r3, [r3, #4]
 8001564:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	8b9b      	ldrh	r3, [r3, #28]
 800156a:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 800156c:	89bb      	ldrh	r3, [r7, #12]
 800156e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001572:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8001574:	89bb      	ldrh	r3, [r7, #12]
 8001576:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800157a:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	881b      	ldrh	r3, [r3, #0]
 8001580:	021b      	lsls	r3, r3, #8
 8001582:	b29a      	uxth	r2, r3
 8001584:	89bb      	ldrh	r3, [r7, #12]
 8001586:	4313      	orrs	r3, r2
 8001588:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800158a:	897b      	ldrh	r3, [r7, #10]
 800158c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001590:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	899b      	ldrh	r3, [r3, #12]
 8001596:	031b      	lsls	r3, r3, #12
 8001598:	b29a      	uxth	r2, r3
 800159a:	897b      	ldrh	r3, [r7, #10]
 800159c:	4313      	orrs	r3, r2
 800159e:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	885b      	ldrh	r3, [r3, #2]
 80015a4:	031b      	lsls	r3, r3, #12
 80015a6:	b29a      	uxth	r2, r3
 80015a8:	897b      	ldrh	r3, [r7, #10]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a11      	ldr	r2, [pc, #68]	; (80015f8 <TIM_OC4Init+0xc4>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d003      	beq.n	80015be <TIM_OC4Init+0x8a>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4a10      	ldr	r2, [pc, #64]	; (80015fc <TIM_OC4Init+0xc8>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d10a      	bne.n	80015d4 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 80015be:	89fb      	ldrh	r3, [r7, #14]
 80015c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80015c4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	8a1b      	ldrh	r3, [r3, #16]
 80015ca:	019b      	lsls	r3, r3, #6
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	89fb      	ldrh	r3, [r7, #14]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	89fa      	ldrh	r2, [r7, #14]
 80015d8:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	89ba      	ldrh	r2, [r7, #12]
 80015de:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	689a      	ldr	r2, [r3, #8]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	897a      	ldrh	r2, [r7, #10]
 80015ec:	841a      	strh	r2, [r3, #32]
}
 80015ee:	bf00      	nop
 80015f0:	3714      	adds	r7, #20
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr
 80015f8:	40010000 	.word	0x40010000
 80015fc:	40010400 	.word	0x40010400

08001600 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	460b      	mov	r3, r1
 800160a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	8b9b      	ldrh	r3, [r3, #28]
 8001614:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8001616:	89fb      	ldrh	r3, [r7, #14]
 8001618:	f023 0308 	bic.w	r3, r3, #8
 800161c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 800161e:	89fa      	ldrh	r2, [r7, #14]
 8001620:	887b      	ldrh	r3, [r7, #2]
 8001622:	4313      	orrs	r3, r2
 8001624:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	89fa      	ldrh	r2, [r7, #14]
 800162a:	839a      	strh	r2, [r3, #28]
}
 800162c:	bf00      	nop
 800162e:	3714      	adds	r7, #20
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr

08001636 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001636:	b480      	push	{r7}
 8001638:	b085      	sub	sp, #20
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
 800163e:	460b      	mov	r3, r1
 8001640:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001642:	2300      	movs	r3, #0
 8001644:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	8b9b      	ldrh	r3, [r3, #28]
 800164a:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 800164c:	89fb      	ldrh	r3, [r7, #14]
 800164e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001652:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8001654:	887b      	ldrh	r3, [r7, #2]
 8001656:	021b      	lsls	r3, r3, #8
 8001658:	b29a      	uxth	r2, r3
 800165a:	89fb      	ldrh	r3, [r7, #14]
 800165c:	4313      	orrs	r3, r2
 800165e:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	89fa      	ldrh	r2, [r7, #14]
 8001664:	839a      	strh	r2, [r3, #28]
}
 8001666:	bf00      	nop
 8001668:	3714      	adds	r7, #20
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr

08001670 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	460b      	mov	r3, r1
 800167a:	807b      	strh	r3, [r7, #2]
 800167c:	4613      	mov	r3, r2
 800167e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001680:	787b      	ldrb	r3, [r7, #1]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d008      	beq.n	8001698 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	899b      	ldrh	r3, [r3, #12]
 800168a:	b29a      	uxth	r2, r3
 800168c:	887b      	ldrh	r3, [r7, #2]
 800168e:	4313      	orrs	r3, r2
 8001690:	b29a      	uxth	r2, r3
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001696:	e009      	b.n	80016ac <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	899b      	ldrh	r3, [r3, #12]
 800169c:	b29a      	uxth	r2, r3
 800169e:	887b      	ldrh	r3, [r7, #2]
 80016a0:	43db      	mvns	r3, r3
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	4013      	ands	r3, r2
 80016a6:	b29a      	uxth	r2, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	819a      	strh	r2, [r3, #12]
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc80      	pop	{r7}
 80016b4:	4770      	bx	lr

080016b6 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80016b6:	b480      	push	{r7}
 80016b8:	b085      	sub	sp, #20
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	6078      	str	r0, [r7, #4]
 80016be:	460b      	mov	r3, r1
 80016c0:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80016c2:	2300      	movs	r3, #0
 80016c4:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	81bb      	strh	r3, [r7, #12]
 80016ca:	2300      	movs	r3, #0
 80016cc:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	8a1b      	ldrh	r3, [r3, #16]
 80016d2:	b29a      	uxth	r2, r3
 80016d4:	887b      	ldrh	r3, [r7, #2]
 80016d6:	4013      	ands	r3, r2
 80016d8:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	899b      	ldrh	r3, [r3, #12]
 80016de:	b29a      	uxth	r2, r3
 80016e0:	887b      	ldrh	r3, [r7, #2]
 80016e2:	4013      	ands	r3, r2
 80016e4:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80016e6:	89bb      	ldrh	r3, [r7, #12]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d005      	beq.n	80016f8 <TIM_GetITStatus+0x42>
 80016ec:	897b      	ldrh	r3, [r7, #10]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d002      	beq.n	80016f8 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80016f2:	2301      	movs	r3, #1
 80016f4:	73fb      	strb	r3, [r7, #15]
 80016f6:	e001      	b.n	80016fc <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80016f8:	2300      	movs	r3, #0
 80016fa:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3714      	adds	r7, #20
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr

08001708 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	460b      	mov	r3, r1
 8001712:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001714:	887b      	ldrh	r3, [r7, #2]
 8001716:	43db      	mvns	r3, r3
 8001718:	b29a      	uxth	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	821a      	strh	r2, [r3, #16]
}
 800171e:	bf00      	nop
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr

08001728 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	460b      	mov	r3, r1
 8001732:	807b      	strh	r3, [r7, #2]
 8001734:	4613      	mov	r3, r2
 8001736:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001738:	787b      	ldrb	r3, [r7, #1]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d008      	beq.n	8001750 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	899b      	ldrh	r3, [r3, #12]
 8001742:	b29a      	uxth	r2, r3
 8001744:	887b      	ldrh	r3, [r7, #2]
 8001746:	4313      	orrs	r3, r2
 8001748:	b29a      	uxth	r2, r3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
  }
}
 800174e:	e009      	b.n	8001764 <TIM_DMACmd+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	899b      	ldrh	r3, [r3, #12]
 8001754:	b29a      	uxth	r2, r3
 8001756:	887b      	ldrh	r3, [r7, #2]
 8001758:	43db      	mvns	r3, r3
 800175a:	b29b      	uxth	r3, r3
 800175c:	4013      	ands	r3, r2
 800175e:	b29a      	uxth	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	819a      	strh	r2, [r3, #12]
}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	bc80      	pop	{r7}
 800176c:	4770      	bx	lr
	...

08001770 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08a      	sub	sp, #40	; 0x28
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800177a:	2300      	movs	r3, #0
 800177c:	627b      	str	r3, [r7, #36]	; 0x24
 800177e:	2300      	movs	r3, #0
 8001780:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001786:	2300      	movs	r3, #0
 8001788:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	8a1b      	ldrh	r3, [r3, #16]
 800178e:	b29b      	uxth	r3, r3
 8001790:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001794:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001798:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	88db      	ldrh	r3, [r3, #6]
 800179e:	461a      	mov	r2, r3
 80017a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a2:	4313      	orrs	r3, r2
 80017a4:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80017a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	899b      	ldrh	r3, [r3, #12]
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80017b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80017bc:	f023 030c 	bic.w	r3, r3, #12
 80017c0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	889a      	ldrh	r2, [r3, #4]
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	891b      	ldrh	r3, [r3, #8]
 80017ca:	4313      	orrs	r3, r2
 80017cc:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80017d2:	4313      	orrs	r3, r2
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	461a      	mov	r2, r3
 80017d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017da:	4313      	orrs	r3, r2
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80017de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	8a9b      	ldrh	r3, [r3, #20]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80017ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017f4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	899b      	ldrh	r3, [r3, #12]
 80017fa:	461a      	mov	r2, r3
 80017fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017fe:	4313      	orrs	r3, r2
 8001800:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001804:	b29a      	uxth	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800180a:	f107 0308 	add.w	r3, r7, #8
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff fc36 	bl	8001080 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a30      	ldr	r2, [pc, #192]	; (80018d8 <USART_Init+0x168>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d003      	beq.n	8001824 <USART_Init+0xb4>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a2f      	ldr	r2, [pc, #188]	; (80018dc <USART_Init+0x16c>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d102      	bne.n	800182a <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	623b      	str	r3, [r7, #32]
 8001828:	e001      	b.n	800182e <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	899b      	ldrh	r3, [r3, #12]
 8001832:	b29b      	uxth	r3, r3
 8001834:	b21b      	sxth	r3, r3
 8001836:	2b00      	cmp	r3, #0
 8001838:	da0c      	bge.n	8001854 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800183a:	6a3a      	ldr	r2, [r7, #32]
 800183c:	4613      	mov	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4413      	add	r3, r2
 8001842:	009a      	lsls	r2, r3, #2
 8001844:	441a      	add	r2, r3
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001850:	61fb      	str	r3, [r7, #28]
 8001852:	e00b      	b.n	800186c <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001854:	6a3a      	ldr	r2, [r7, #32]
 8001856:	4613      	mov	r3, r2
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	4413      	add	r3, r2
 800185c:	009a      	lsls	r2, r3, #2
 800185e:	441a      	add	r2, r3
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	fbb2 f3f3 	udiv	r3, r2, r3
 800186a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800186c:	69fb      	ldr	r3, [r7, #28]
 800186e:	4a1c      	ldr	r2, [pc, #112]	; (80018e0 <USART_Init+0x170>)
 8001870:	fba2 2303 	umull	r2, r3, r2, r3
 8001874:	095b      	lsrs	r3, r3, #5
 8001876:	011b      	lsls	r3, r3, #4
 8001878:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800187a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187c:	091b      	lsrs	r3, r3, #4
 800187e:	2264      	movs	r2, #100	; 0x64
 8001880:	fb02 f303 	mul.w	r3, r2, r3
 8001884:	69fa      	ldr	r2, [r7, #28]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	899b      	ldrh	r3, [r3, #12]
 800188e:	b29b      	uxth	r3, r3
 8001890:	b21b      	sxth	r3, r3
 8001892:	2b00      	cmp	r3, #0
 8001894:	da0c      	bge.n	80018b0 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	00db      	lsls	r3, r3, #3
 800189a:	3332      	adds	r3, #50	; 0x32
 800189c:	4a10      	ldr	r2, [pc, #64]	; (80018e0 <USART_Init+0x170>)
 800189e:	fba2 2303 	umull	r2, r3, r2, r3
 80018a2:	095b      	lsrs	r3, r3, #5
 80018a4:	f003 0307 	and.w	r3, r3, #7
 80018a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018aa:	4313      	orrs	r3, r2
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
 80018ae:	e00b      	b.n	80018c8 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	011b      	lsls	r3, r3, #4
 80018b4:	3332      	adds	r3, #50	; 0x32
 80018b6:	4a0a      	ldr	r2, [pc, #40]	; (80018e0 <USART_Init+0x170>)
 80018b8:	fba2 2303 	umull	r2, r3, r2, r3
 80018bc:	095b      	lsrs	r3, r3, #5
 80018be:	f003 030f 	and.w	r3, r3, #15
 80018c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018c4:	4313      	orrs	r3, r2
 80018c6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80018c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	811a      	strh	r2, [r3, #8]
}
 80018d0:	bf00      	nop
 80018d2:	3728      	adds	r7, #40	; 0x28
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40011000 	.word	0x40011000
 80018dc:	40011400 	.word	0x40011400
 80018e0:	51eb851f 	.word	0x51eb851f

080018e4 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	460b      	mov	r3, r1
 80018ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80018f0:	78fb      	ldrb	r3, [r7, #3]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d008      	beq.n	8001908 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	899b      	ldrh	r3, [r3, #12]
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001900:	b29a      	uxth	r2, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8001906:	e007      	b.n	8001918 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	899b      	ldrh	r3, [r3, #12]
 800190c:	b29b      	uxth	r3, r3
 800190e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001912:	b29a      	uxth	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	819a      	strh	r2, [r3, #12]
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr

08001922 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
 800192a:	460b      	mov	r3, r1
 800192c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800192e:	887b      	ldrh	r3, [r7, #2]
 8001930:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001934:	b29a      	uxth	r2, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	809a      	strh	r2, [r3, #4]
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr

08001944 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	889b      	ldrh	r3, [r3, #4]
 8001950:	b29b      	uxth	r3, r3
 8001952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001956:	b29b      	uxth	r3, r3
}
 8001958:	4618      	mov	r0, r3
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	bc80      	pop	{r7}
 8001960:	4770      	bx	lr

08001962 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001962:	b480      	push	{r7}
 8001964:	b087      	sub	sp, #28
 8001966:	af00      	add	r7, sp, #0
 8001968:	6078      	str	r0, [r7, #4]
 800196a:	460b      	mov	r3, r1
 800196c:	807b      	strh	r3, [r7, #2]
 800196e:	4613      	mov	r3, r2
 8001970:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001972:	2300      	movs	r3, #0
 8001974:	613b      	str	r3, [r7, #16]
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	2300      	movs	r3, #0
 800197c:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 800197e:	2300      	movs	r3, #0
 8001980:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001986:	887b      	ldrh	r3, [r7, #2]
 8001988:	b2db      	uxtb	r3, r3
 800198a:	095b      	lsrs	r3, r3, #5
 800198c:	b2db      	uxtb	r3, r3
 800198e:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001990:	887b      	ldrh	r3, [r7, #2]
 8001992:	f003 031f 	and.w	r3, r3, #31
 8001996:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001998:	2201      	movs	r2, #1
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d103      	bne.n	80019b0 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	330c      	adds	r3, #12
 80019ac:	617b      	str	r3, [r7, #20]
 80019ae:	e009      	b.n	80019c4 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d103      	bne.n	80019be <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	3310      	adds	r3, #16
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	e002      	b.n	80019c4 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	3314      	adds	r3, #20
 80019c2:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 80019c4:	787b      	ldrb	r3, [r7, #1]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d006      	beq.n	80019d8 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	697a      	ldr	r2, [r7, #20]
 80019ce:	6811      	ldr	r1, [r2, #0]
 80019d0:	68ba      	ldr	r2, [r7, #8]
 80019d2:	430a      	orrs	r2, r1
 80019d4:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80019d6:	e006      	b.n	80019e6 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	697a      	ldr	r2, [r7, #20]
 80019dc:	6811      	ldr	r1, [r2, #0]
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	43d2      	mvns	r2, r2
 80019e2:	400a      	ands	r2, r1
 80019e4:	601a      	str	r2, [r3, #0]
}
 80019e6:	bf00      	nop
 80019e8:	371c      	adds	r7, #28
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr

080019f0 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	460b      	mov	r3, r1
 80019fa:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80019fc:	2300      	movs	r3, #0
 80019fe:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	881b      	ldrh	r3, [r3, #0]
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	887b      	ldrh	r3, [r7, #2]
 8001a08:	4013      	ands	r3, r2
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d002      	beq.n	8001a16 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001a10:	2301      	movs	r3, #1
 8001a12:	73fb      	strb	r3, [r7, #15]
 8001a14:	e001      	b.n	8001a1a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001a16:	2300      	movs	r3, #0
 8001a18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3714      	adds	r7, #20
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bc80      	pop	{r7}
 8001a24:	4770      	bx	lr

08001a26 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001a26:	b480      	push	{r7}
 8001a28:	b087      	sub	sp, #28
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
 8001a2e:	460b      	mov	r3, r1
 8001a30:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001a42:	887b      	ldrh	r3, [r7, #2]
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	095b      	lsrs	r3, r3, #5
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001a4c:	887b      	ldrh	r3, [r7, #2]
 8001a4e:	f003 031f 	and.w	r3, r3, #31
 8001a52:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001a54:	2201      	movs	r2, #1
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5c:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d107      	bne.n	8001a74 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	899b      	ldrh	r3, [r3, #12]
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	617b      	str	r3, [r7, #20]
 8001a72:	e011      	b.n	8001a98 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d107      	bne.n	8001a8a <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	8a1b      	ldrh	r3, [r3, #16]
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	461a      	mov	r2, r3
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	4013      	ands	r3, r2
 8001a86:	617b      	str	r3, [r7, #20]
 8001a88:	e006      	b.n	8001a98 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	8a9b      	ldrh	r3, [r3, #20]
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	461a      	mov	r2, r3
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	4013      	ands	r3, r2
 8001a96:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001a98:	887b      	ldrh	r3, [r7, #2]
 8001a9a:	0a1b      	lsrs	r3, r3, #8
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	881b      	ldrh	r3, [r3, #0]
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d005      	beq.n	8001aca <USART_GetITStatus+0xa4>
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d002      	beq.n	8001aca <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	74fb      	strb	r3, [r7, #19]
 8001ac8:	e001      	b.n	8001ace <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001aca:	2300      	movs	r3, #0
 8001acc:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001ace:	7cfb      	ldrb	r3, [r7, #19]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	371c      	adds	r7, #28
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bc80      	pop	{r7}
 8001ad8:	4770      	bx	lr

08001ada <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001ada:	b480      	push	{r7}
 8001adc:	b085      	sub	sp, #20
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	81fb      	strh	r3, [r7, #14]
 8001aea:	2300      	movs	r3, #0
 8001aec:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8001aee:	887b      	ldrh	r3, [r7, #2]
 8001af0:	0a1b      	lsrs	r3, r3, #8
 8001af2:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001af4:	89fb      	ldrh	r3, [r7, #14]
 8001af6:	2201      	movs	r2, #1
 8001af8:	fa02 f303 	lsl.w	r3, r2, r3
 8001afc:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001afe:	89bb      	ldrh	r3, [r7, #12]
 8001b00:	43db      	mvns	r3, r3
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	801a      	strh	r2, [r3, #0]
}
 8001b08:	bf00      	nop
 8001b0a:	3714      	adds	r7, #20
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bc80      	pop	{r7}
 8001b10:	4770      	bx	lr
	...

08001b14 <init_UART2>:

//--------------------------------------------------------------
// initialize UART2
//--------------------------------------------------------------
void init_UART2()
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
	/*local variables*/
	uart.iIndex = RESET;					//Input index. Keeps track of which is the next buffer input.
 8001b18:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <init_UART2+0x38>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	601a      	str	r2, [r3, #0]
	uart.bReady = RESET;					//Bool, to signal inputBuffer is ready for transfer.
 8001b1e:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <init_UART2+0x38>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	605a      	str	r2, [r3, #4]
	uart.iLine = RESET;						//Reset the IDLE line FLAG.
 8001b24:	4b09      	ldr	r3, [pc, #36]	; (8001b4c <init_UART2+0x38>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	609a      	str	r2, [r3, #8]
	uart.uBusy = RESET;						//Reset the USART busy FLAG.
 8001b2a:	4b08      	ldr	r3, [pc, #32]	; (8001b4c <init_UART2+0x38>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	60da      	str	r2, [r3, #12]
	uart.rCancel = RESET;					//Reset the read cancel FLAG.
 8001b30:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <init_UART2+0x38>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	611a      	str	r2, [r3, #16]

	init_RCC();		//Initiate system clocks
 8001b36:	f000 f885 	bl	8001c44 <_ZN4UART8init_RCCEv>
	init_GPIO();	//Initiate GPIO
 8001b3a:	f000 f891 	bl	8001c60 <_ZN4UART9init_GPIOEv>
	init_USART();	//Initiate USART
 8001b3e:	f000 f8b1 	bl	8001ca4 <_ZN4UART10init_USARTEv>
	init_NVIC();	//Initiate USART interrupts
 8001b42:	f000 f8cb 	bl	8001cdc <_ZN4UART9init_NVICEv>

	return;
 8001b46:	bf00      	nop
}
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000250 	.word	0x20000250

08001b50 <write>:

//--------------------------------------------------------------
// UART::write()
//--------------------------------------------------------------
void write(char *text_out)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
	for (int i=0; text_out[i]; i++)	//Loop through the output text.
 8001b58:	2300      	movs	r3, #0
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d00a      	beq.n	8001b7e <write+0x2e>
	{
		UART::put_Char(text_out[i]);	//Print single char
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f000 f8d3 	bl	8001d1c <_ZN4UART8put_CharEc>
	for (int i=0; text_out[i]; i++)	//Loop through the output text.
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	e7ee      	b.n	8001b5c <write+0xc>
	}
	return;
 8001b7e:	bf00      	nop
}	//write()
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
	...

08001b88 <read>:

//--------------------------------------------------------------
// UART::read()
//--------------------------------------------------------------
int read(char *buf)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]

	//Wait until stop_read() is called or the input buffer is ready.
	while(!uart.bReady && !uart.rCancel)
 8001b90:	4b25      	ldr	r3, [pc, #148]	; (8001c28 <read+0xa0>)
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d105      	bne.n	8001ba4 <read+0x1c>
 8001b98:	4b23      	ldr	r3, [pc, #140]	; (8001c28 <read+0xa0>)
 8001b9a:	691b      	ldr	r3, [r3, #16]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d101      	bne.n	8001ba4 <read+0x1c>
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e000      	b.n	8001ba6 <read+0x1e>
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d000      	beq.n	8001bac <read+0x24>
 8001baa:	e7f1      	b.n	8001b90 <read+0x8>
	{

	}

	//Check if input buffer is ready.
	if(uart.bReady){
 8001bac:	4b1e      	ldr	r3, [pc, #120]	; (8001c28 <read+0xa0>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	bf14      	ite	ne
 8001bb4:	2301      	movne	r3, #1
 8001bb6:	2300      	moveq	r3, #0
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d020      	beq.n	8001c00 <read+0x78>
		//Loop through the input sentence
		for (int i = 0; i<= uart.iIndex; i++)
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	4b19      	ldr	r3, [pc, #100]	; (8001c28 <read+0xa0>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	bfac      	ite	ge
 8001bcc:	2301      	movge	r3, #1
 8001bce:	2300      	movlt	r3, #0
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d00c      	beq.n	8001bf0 <read+0x68>
		{
			buf[i] = uart.inputBuffer[i];		//Set the buffer values.
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	4413      	add	r3, r2
 8001bdc:	4912      	ldr	r1, [pc, #72]	; (8001c28 <read+0xa0>)
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	440a      	add	r2, r1
 8001be2:	3214      	adds	r2, #20
 8001be4:	7812      	ldrb	r2, [r2, #0]
 8001be6:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i<= uart.iIndex; i++)
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	3301      	adds	r3, #1
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	e7e8      	b.n	8001bc2 <read+0x3a>
		}

		uart.iIndex = RESET;		//Reset the input index to restart at the beginning of the input buffer.
 8001bf0:	4b0d      	ldr	r3, [pc, #52]	; (8001c28 <read+0xa0>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
		uart.bReady = RESET;		//Reset the buffer ready FLAG.
 8001bf6:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <read+0xa0>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	605a      	str	r2, [r3, #4]

		return SET;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e00e      	b.n	8001c1e <read+0x96>
	}else if(uart.rCancel)	//Check if the read cancel FLAG is set.
 8001c00:	4b09      	ldr	r3, [pc, #36]	; (8001c28 <read+0xa0>)
 8001c02:	691b      	ldr	r3, [r3, #16]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	bf14      	ite	ne
 8001c08:	2301      	movne	r3, #1
 8001c0a:	2300      	moveq	r3, #0
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d004      	beq.n	8001c1c <read+0x94>
	{
		uart.rCancel = RESET;	//Reset the read cancel FLAG.
 8001c12:	4b05      	ldr	r3, [pc, #20]	; (8001c28 <read+0xa0>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	611a      	str	r2, [r3, #16]
		return RESET;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	e000      	b.n	8001c1e <read+0x96>
	}
	return RESET;
 8001c1c:	2300      	movs	r3, #0
}		//read()
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3714      	adds	r7, #20
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr
 8001c28:	20000250 	.word	0x20000250

08001c2c <stop_Read>:

//--------------------------------------------------------------
// Stop the red function
//--------------------------------------------------------------
void stop_Read()
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
	uart.rCancel = SET;		//Set the read cancel FLAG
 8001c30:	4b03      	ldr	r3, [pc, #12]	; (8001c40 <stop_Read+0x14>)
 8001c32:	2201      	movs	r2, #1
 8001c34:	611a      	str	r2, [r3, #16]
	return;
 8001c36:	bf00      	nop
}	//stop_Read()
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bc80      	pop	{r7}
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	20000250 	.word	0x20000250

08001c44 <_ZN4UART8init_RCCEv>:

//--------------------------------------------------------------
// Turn on the needed system clocks
//--------------------------------------------------------------
void init_RCC(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
	  /* --------------------------- System Clocks Configuration -----------------*/
	  /* USART2 clock enable */
	  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8001c48:	2101      	movs	r1, #1
 8001c4a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001c4e:	f7ff fadd 	bl	800120c <RCC_APB1PeriphClockCmd>

	  /* GPIOA clock enable */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001c52:	2101      	movs	r1, #1
 8001c54:	2001      	movs	r0, #1
 8001c56:	f7ff fabb 	bl	80011d0 <RCC_AHB1PeriphClockCmd>

	  return;
 8001c5a:	bf00      	nop
}	//init_RCC()
 8001c5c:	bd80      	pop	{r7, pc}
	...

08001c60 <_ZN4UART9init_GPIOEv>:

//--------------------------------------------------------------
// Initiate the GPIO
//--------------------------------------------------------------
void init_GPIO(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStructure;

	  /*-------------------------- GPIO Configuration ----------------------------*/
	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2 | GPIO_Pin_3;
 8001c66:	230c      	movs	r3, #12
 8001c68:	603b      	str	r3, [r7, #0]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	713b      	strb	r3, [r7, #4]
	  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	71bb      	strb	r3, [r7, #6]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001c72:	2301      	movs	r3, #1
 8001c74:	71fb      	strb	r3, [r7, #7]
	  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001c76:	2302      	movs	r3, #2
 8001c78:	717b      	strb	r3, [r7, #5]
	  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001c7a:	463b      	mov	r3, r7
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4808      	ldr	r0, [pc, #32]	; (8001ca0 <_ZN4UART9init_GPIOEv+0x40>)
 8001c80:	f7ff f928 	bl	8000ed4 <GPIO_Init>

	  /* Connect USART pins to AF */
	  GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);   // USART2_TX
 8001c84:	2207      	movs	r2, #7
 8001c86:	2102      	movs	r1, #2
 8001c88:	4805      	ldr	r0, [pc, #20]	; (8001ca0 <_ZN4UART9init_GPIOEv+0x40>)
 8001c8a:	f7ff f9b0 	bl	8000fee <GPIO_PinAFConfig>
	  GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);  // USART2_RX
 8001c8e:	2207      	movs	r2, #7
 8001c90:	2103      	movs	r1, #3
 8001c92:	4803      	ldr	r0, [pc, #12]	; (8001ca0 <_ZN4UART9init_GPIOEv+0x40>)
 8001c94:	f7ff f9ab 	bl	8000fee <GPIO_PinAFConfig>
}	//INIT_GPIO
 8001c98:	bf00      	nop
 8001c9a:	3708      	adds	r7, #8
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40020000 	.word	0x40020000

08001ca4 <_ZN4UART10init_USARTEv>:

//--------------------------------------------------------------
// Initiate the USART
//--------------------------------------------------------------
void init_USART(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
	      - One Stop Bit
	      - No parity
	      - Hardware flow control disabled (RTS and CTS signals)
	      - Receive and transmit enabled
	*/
	USART_InitStructure.USART_BaudRate = USART2_BAUT;
 8001caa:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001cae:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	81bb      	strh	r3, [r7, #12]

	USART_InitStructure.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 8001cc0:	230c      	movs	r3, #12
 8001cc2:	817b      	strh	r3, [r7, #10]

	USART_Init(USART2, &USART_InitStructure);
 8001cc4:	463b      	mov	r3, r7
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4803      	ldr	r0, [pc, #12]	; (8001cd8 <_ZN4UART10init_USARTEv+0x34>)
 8001cca:	f7ff fd51 	bl	8001770 <USART_Init>
}	//init_USART()
 8001cce:	bf00      	nop
 8001cd0:	3710      	adds	r7, #16
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40004400 	.word	0x40004400

08001cdc <_ZN4UART9init_NVICEv>:

//--------------------------------------------------------------
// Initiate NVIC for USART IT RXNE interrupt
//--------------------------------------------------------------
void init_NVIC(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStruct;
	NVIC_InitStruct.NVIC_IRQChannel = USART2_IRQn;
 8001ce2:	2326      	movs	r3, #38	; 0x26
 8001ce4:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 1;
 8001cea:	2301      	movs	r3, #1
 8001cec:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStruct);
 8001cf2:	1d3b      	adds	r3, r7, #4
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7fe fdf1 	bl	80008dc <NVIC_Init>

	USART_Cmd(USART2, ENABLE);			//Enable USART2
 8001cfa:	2101      	movs	r1, #1
 8001cfc:	4806      	ldr	r0, [pc, #24]	; (8001d18 <_ZN4UART9init_NVICEv+0x3c>)
 8001cfe:	f7ff fdf1 	bl	80018e4 <USART_Cmd>
	USART_ITConfig(USART2,USART_IT_RXNE,ENABLE);	//Enable UART2 IT RXNE interrupt
 8001d02:	2201      	movs	r2, #1
 8001d04:	f240 5125 	movw	r1, #1317	; 0x525
 8001d08:	4803      	ldr	r0, [pc, #12]	; (8001d18 <_ZN4UART9init_NVICEv+0x3c>)
 8001d0a:	f7ff fe2a 	bl	8001962 <USART_ITConfig>
}	//init_NVIC
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	40004400 	.word	0x40004400

08001d1c <_ZN4UART8put_CharEc>:

//--------------------------------------------------------------
// Transmit 1 single char.
//--------------------------------------------------------------
void put_Char(char c)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	4603      	mov	r3, r0
 8001d24:	71fb      	strb	r3, [r7, #7]
	while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET); // Wait for Empty
 8001d26:	2180      	movs	r1, #128	; 0x80
 8001d28:	480a      	ldr	r0, [pc, #40]	; (8001d54 <_ZN4UART8put_CharEc+0x38>)
 8001d2a:	f7ff fe61 	bl	80019f0 <USART_GetFlagStatus>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	bf0c      	ite	eq
 8001d34:	2301      	moveq	r3, #1
 8001d36:	2300      	movne	r3, #0
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d000      	beq.n	8001d40 <_ZN4UART8put_CharEc+0x24>
 8001d3e:	e7f2      	b.n	8001d26 <_ZN4UART8put_CharEc+0xa>
	USART_SendData(USART2, c);		//Send the char
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	4619      	mov	r1, r3
 8001d46:	4803      	ldr	r0, [pc, #12]	; (8001d54 <_ZN4UART8put_CharEc+0x38>)
 8001d48:	f7ff fdeb 	bl	8001922 <USART_SendData>

	return;
 8001d4c:	bf00      	nop
} // put_Char()
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40004400 	.word	0x40004400

08001d58 <TIM3_IRQHandler>:

//--------------------------------------------------------------
// TIM3-interrupt (idle line detection)
//--------------------------------------------------------------
void TIM3_IRQHandler(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
	// Checks whether the TIM2 interrupt has occurred or not
	if (TIM_GetITStatus(TIM3, TIM_IT_Update)!=RESET)
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	481d      	ldr	r0, [pc, #116]	; (8001dd4 <TIM3_IRQHandler+0x7c>)
 8001d60:	f7ff fca9 	bl	80016b6 <TIM_GetITStatus>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	bf14      	ite	ne
 8001d6a:	2301      	movne	r3, #1
 8001d6c:	2300      	moveq	r3, #0
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d02e      	beq.n	8001dd2 <TIM3_IRQHandler+0x7a>
	{
		TIM_ClearITPendingBit(TIM3, TIM_IT_Update);					//Clear interrupt flag
 8001d74:	2101      	movs	r1, #1
 8001d76:	4817      	ldr	r0, [pc, #92]	; (8001dd4 <TIM3_IRQHandler+0x7c>)
 8001d78:	f7ff fcc6 	bl	8001708 <TIM_ClearITPendingBit>

		if(uart.uBusy == SET)		//Check if UART is busy FLAG is set.
 8001d7c:	4b16      	ldr	r3, [pc, #88]	; (8001dd8 <TIM3_IRQHandler+0x80>)
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	bf0c      	ite	eq
 8001d84:	2301      	moveq	r3, #1
 8001d86:	2300      	movne	r3, #0
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d020      	beq.n	8001dd0 <TIM3_IRQHandler+0x78>
				{
					uart.inputBuffer[uart.iIndex - i] = '\0';
				}
			}*/

			uart.inputBuffer[uart.iIndex] = '\0';		//Close the sentence
 8001d8e:	4b12      	ldr	r3, [pc, #72]	; (8001dd8 <TIM3_IRQHandler+0x80>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a11      	ldr	r2, [pc, #68]	; (8001dd8 <TIM3_IRQHandler+0x80>)
 8001d94:	4413      	add	r3, r2
 8001d96:	2200      	movs	r2, #0
 8001d98:	751a      	strb	r2, [r3, #20]

			uart.bReady = SET;				//Set the buffer ready FLAG
 8001d9a:	4b0f      	ldr	r3, [pc, #60]	; (8001dd8 <TIM3_IRQHandler+0x80>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	605a      	str	r2, [r3, #4]
			uart.uBusy = RESET;				//RESET the USART busy FLAG
 8001da0:	4b0d      	ldr	r3, [pc, #52]	; (8001dd8 <TIM3_IRQHandler+0x80>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	60da      	str	r2, [r3, #12]

			TIM3->CR1&=~TIM_CR1_CEN; // stop TIM3 UART is idle
 8001da6:	4a0b      	ldr	r2, [pc, #44]	; (8001dd4 <TIM3_IRQHandler+0x7c>)
 8001da8:	4b0a      	ldr	r3, [pc, #40]	; (8001dd4 <TIM3_IRQHandler+0x7c>)
 8001daa:	881b      	ldrh	r3, [r3, #0]
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	f023 0301 	bic.w	r3, r3, #1
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	8013      	strh	r3, [r2, #0]
			TIM_ITConfig(TIM3, TIM_IT_Update, DISABLE);	//Disalbe TIM3 interrupts
 8001db6:	2200      	movs	r2, #0
 8001db8:	2101      	movs	r1, #1
 8001dba:	4806      	ldr	r0, [pc, #24]	; (8001dd4 <TIM3_IRQHandler+0x7c>)
 8001dbc:	f7ff fc58 	bl	8001670 <TIM_ITConfig>
			TIM3->CNT = RESET;			//Reset TIM3 count
 8001dc0:	4b04      	ldr	r3, [pc, #16]	; (8001dd4 <TIM3_IRQHandler+0x7c>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	625a      	str	r2, [r3, #36]	; 0x24
			TIM3->SR = ~(TIM_FLAG_Update);		//Update the TIM3 FLAG.
 8001dc6:	4b03      	ldr	r3, [pc, #12]	; (8001dd4 <TIM3_IRQHandler+0x7c>)
 8001dc8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001dcc:	821a      	strh	r2, [r3, #16]

		}
	return;
 8001dce:	bf00      	nop
 8001dd0:	bf00      	nop
	}
}	//TIM3_IRQh
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40000400 	.word	0x40000400
 8001dd8:	20000250 	.word	0x20000250

08001ddc <USART2_IRQHandler>:

//--------------------------------------------------------------
// USART2_IRQh
//--------------------------------------------------------------
void USART2_IRQHandler(void)
{
 8001ddc:	b598      	push	{r3, r4, r7, lr}
 8001dde:	af00      	add	r7, sp, #0

	//Check if the USART has a new input and check if the buffer isn't being read.
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET && uart.bReady != SET)
 8001de0:	f240 5125 	movw	r1, #1317	; 0x525
 8001de4:	4841      	ldr	r0, [pc, #260]	; (8001eec <USART2_IRQHandler+0x110>)
 8001de6:	f7ff fe1e 	bl	8001a26 <USART_GetITStatus>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d005      	beq.n	8001dfc <USART2_IRQHandler+0x20>
 8001df0:	4b3f      	ldr	r3, [pc, #252]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d001      	beq.n	8001dfc <USART2_IRQHandler+0x20>
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e000      	b.n	8001dfe <USART2_IRQHandler+0x22>
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d071      	beq.n	8001ee6 <USART2_IRQHandler+0x10a>
    {
    	//Receive char
    	uart.inputBuffer[uart.iIndex] = (char)USART_ReceiveData(USART2);
 8001e02:	4b3b      	ldr	r3, [pc, #236]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001e04:	681c      	ldr	r4, [r3, #0]
 8001e06:	4839      	ldr	r0, [pc, #228]	; (8001eec <USART2_IRQHandler+0x110>)
 8001e08:	f7ff fd9c 	bl	8001944 <USART_ReceiveData>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	b2da      	uxtb	r2, r3
 8001e10:	4b37      	ldr	r3, [pc, #220]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001e12:	4423      	add	r3, r4
 8001e14:	751a      	strb	r2, [r3, #20]
    	uart.iIndex++;								//Add 1 to the buffer index.
 8001e16:	4b36      	ldr	r3, [pc, #216]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	4a34      	ldr	r2, [pc, #208]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001e1e:	6013      	str	r3, [r2, #0]

    		USART_ClearITPendingBit(USART2, USART_IT_RXNE);	//Clear the USART FLAG
 8001e20:	f240 5125 	movw	r1, #1317	; 0x525
 8001e24:	4831      	ldr	r0, [pc, #196]	; (8001eec <USART2_IRQHandler+0x110>)
 8001e26:	f7ff fe58 	bl	8001ada <USART_ClearITPendingBit>

    		//Check if idle line is active.
    		if(uart.iLine == SET)
 8001e2a:	4b31      	ldr	r3, [pc, #196]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	bf0c      	ite	eq
 8001e32:	2301      	moveq	r3, #1
 8001e34:	2300      	movne	r3, #0
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d028      	beq.n	8001e8e <USART2_IRQHandler+0xb2>
    		{
    			// Check if its the first input.
				if (uart.uBusy == RESET){
 8001e3c:	4b2c      	ldr	r3, [pc, #176]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	bf0c      	ite	eq
 8001e44:	2301      	moveq	r3, #1
 8001e46:	2300      	movne	r3, #0
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d017      	beq.n	8001e7e <USART2_IRQHandler+0xa2>
					uart.uBusy = SET;		//Set the usart busy FLAG
 8001e4e:	4b28      	ldr	r3, [pc, #160]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001e50:	2201      	movs	r2, #1
 8001e52:	60da      	str	r2, [r3, #12]
					TIM3->CNT = RESET;		//Reset the timer.
 8001e54:	4b27      	ldr	r3, [pc, #156]	; (8001ef4 <USART2_IRQHandler+0x118>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	625a      	str	r2, [r3, #36]	; 0x24
					TIM3->SR = ~(TIM_FLAG_Update);	//Update the TIM3 FLAG
 8001e5a:	4b26      	ldr	r3, [pc, #152]	; (8001ef4 <USART2_IRQHandler+0x118>)
 8001e5c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001e60:	821a      	strh	r2, [r3, #16]
					TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);	//Enable interrupts
 8001e62:	2201      	movs	r2, #1
 8001e64:	2101      	movs	r1, #1
 8001e66:	4823      	ldr	r0, [pc, #140]	; (8001ef4 <USART2_IRQHandler+0x118>)
 8001e68:	f7ff fc02 	bl	8001670 <TIM_ITConfig>
					TIM3->CR1 |= TIM_CR1_CEN; // Start the timer
 8001e6c:	4a21      	ldr	r2, [pc, #132]	; (8001ef4 <USART2_IRQHandler+0x118>)
 8001e6e:	4b21      	ldr	r3, [pc, #132]	; (8001ef4 <USART2_IRQHandler+0x118>)
 8001e70:	881b      	ldrh	r3, [r3, #0]
 8001e72:	b29b      	uxth	r3, r3
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	8013      	strh	r3, [r2, #0]
					uart.inputBuffer[uart.iIndex] = '\0';
					uart.bReady = SET;							//CR => input complete, buffer is ready.
				}
    		}
    }
    return; //Return void from interrupt.
 8001e7c:	e033      	b.n	8001ee6 <USART2_IRQHandler+0x10a>
					TIM3->CNT = RESET;
 8001e7e:	4b1d      	ldr	r3, [pc, #116]	; (8001ef4 <USART2_IRQHandler+0x118>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	625a      	str	r2, [r3, #36]	; 0x24
					TIM3->SR = ~(TIM_FLAG_Update);	//Update the flag.
 8001e84:	4b1b      	ldr	r3, [pc, #108]	; (8001ef4 <USART2_IRQHandler+0x118>)
 8001e86:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001e8a:	821a      	strh	r2, [r3, #16]
    return; //Return void from interrupt.
 8001e8c:	e02b      	b.n	8001ee6 <USART2_IRQHandler+0x10a>
				if(uart.inputBuffer[uart.iIndex - 1] == '\n')	//Check for end of line char.
 8001e8e:	4b18      	ldr	r3, [pc, #96]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	3b01      	subs	r3, #1
 8001e94:	4a16      	ldr	r2, [pc, #88]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001e96:	4413      	add	r3, r2
 8001e98:	7d1b      	ldrb	r3, [r3, #20]
 8001e9a:	2b0a      	cmp	r3, #10
 8001e9c:	bf0c      	ite	eq
 8001e9e:	2301      	moveq	r3, #1
 8001ea0:	2300      	movne	r3, #0
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d007      	beq.n	8001eb8 <USART2_IRQHandler+0xdc>
					uart.inputBuffer[uart.iIndex - 1] = '\0';
 8001ea8:	4b11      	ldr	r3, [pc, #68]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	3b01      	subs	r3, #1
 8001eae:	4a10      	ldr	r2, [pc, #64]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001eb0:	4413      	add	r3, r2
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	751a      	strb	r2, [r3, #20]
    return; //Return void from interrupt.
 8001eb6:	e016      	b.n	8001ee6 <USART2_IRQHandler+0x10a>
				}else if(uart.inputBuffer[uart.iIndex -1] == CR)	//Check for char return
 8001eb8:	4b0d      	ldr	r3, [pc, #52]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	3b01      	subs	r3, #1
 8001ebe:	4a0c      	ldr	r2, [pc, #48]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001ec0:	4413      	add	r3, r2
 8001ec2:	7d1b      	ldrb	r3, [r3, #20]
 8001ec4:	2b0d      	cmp	r3, #13
 8001ec6:	bf0c      	ite	eq
 8001ec8:	2301      	moveq	r3, #1
 8001eca:	2300      	movne	r3, #0
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d009      	beq.n	8001ee6 <USART2_IRQHandler+0x10a>
					uart.inputBuffer[uart.iIndex] = '\0';
 8001ed2:	4b07      	ldr	r3, [pc, #28]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a06      	ldr	r2, [pc, #24]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001ed8:	4413      	add	r3, r2
 8001eda:	2200      	movs	r2, #0
 8001edc:	751a      	strb	r2, [r3, #20]
					uart.bReady = SET;							//CR => input complete, buffer is ready.
 8001ede:	4b04      	ldr	r3, [pc, #16]	; (8001ef0 <USART2_IRQHandler+0x114>)
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	605a      	str	r2, [r3, #4]
    return; //Return void from interrupt.
 8001ee4:	bf00      	nop
 8001ee6:	bf00      	nop
}	//USART2_IRQh
 8001ee8:	bd98      	pop	{r3, r4, r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40004400 	.word	0x40004400
 8001ef0:	20000250 	.word	0x20000250
 8001ef4:	40000400 	.word	0x40000400

08001ef8 <_ZN9VgascreenC1Ev>:
#include <stdlib.h>
#include <Vgascreen.h>
#include <algorithm>
#include <string.h>

Vgascreen::Vgascreen()
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	4a05      	ldr	r2, [pc, #20]	; (8001f18 <_ZN9VgascreenC1Ev+0x20>)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	601a      	str	r2, [r3, #0]
{
	// TODO Auto-generated constructor stub
	init_VGA();
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f000 f827 	bl	8001f5a <_ZN9Vgascreen8init_VGAEv>
}
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	0800a3fc 	.word	0x0800a3fc

08001f1c <_ZN9VgascreenD1Ev>:

Vgascreen::~Vgascreen()
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	4a04      	ldr	r2, [pc, #16]	; (8001f38 <_ZN9VgascreenD1Ev+0x1c>)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	601a      	str	r2, [r3, #0]
{
	// TODO Auto-generated destructor stub
}
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	0800a3fc 	.word	0x0800a3fc

08001f3c <_ZN9VgascreenD0Ev>:
Vgascreen::~Vgascreen()
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
}
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f7ff ffe9 	bl	8001f1c <_ZN9VgascreenD1Ev>
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f001 fd9f 	bl	8003a8e <_ZdlPv>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4618      	mov	r0, r3
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <_ZN9Vgascreen8init_VGAEv>:

int Vgascreen::init_VGA()
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b082      	sub	sp, #8
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
	UB_VGA_Screen_Init(); // Init VGA-Screen
 8001f62:	f000 fdf7 	bl	8002b54 <UB_VGA_Screen_Init>
	UB_VGA_FillScreen(VGA_COL_GREEN); // Set screen green.
 8001f66:	201c      	movs	r0, #28
 8001f68:	f000 fe34 	bl	8002bd4 <UB_VGA_FillScreen>
	return 0;
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <_ZN9Vgascreen9draw_lineEiiiiii>:
	y_pos = y; // Set y position.
	return 0;
}

int Vgascreen::draw_line(int x1, int y1, int x2, int y2, int width, int color)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b08c      	sub	sp, #48	; 0x30
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	60f8      	str	r0, [r7, #12]
 8001f7e:	60b9      	str	r1, [r7, #8]
 8001f80:	607a      	str	r2, [r7, #4]
 8001f82:	603b      	str	r3, [r7, #0]

	const int dx = abs(x1 - x2);
 8001f84:	68ba      	ldr	r2, [r7, #8]
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	bfb8      	it	lt
 8001f8e:	425b      	neglt	r3, r3
 8001f90:	61fb      	str	r3, [r7, #28]
	const int dy = abs(y1 - y2);
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	bfb8      	it	lt
 8001f9c:	425b      	neglt	r3, r3
 8001f9e:	61bb      	str	r3, [r7, #24]
	bool a = true;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (dx == 0 && dy == 0){
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d10b      	bne.n	8001fc4 <_ZN9Vgascreen9draw_lineEiiiiii+0x4e>
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d108      	bne.n	8001fc4 <_ZN9Vgascreen9draw_lineEiiiiii+0x4e>
		UB_VGA_SetPixel(x1, y1, color);
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	b291      	uxth	r1, r2
 8001fba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001fbc:	b2d2      	uxtb	r2, r2
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f000 fe2a 	bl	8002c18 <UB_VGA_SetPixel>
	}

	if (dy > dx)
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	dd0c      	ble.n	8001fe6 <_ZN9Vgascreen9draw_lineEiiiiii+0x70>
	{
		std::swap(x1, y1);
 8001fcc:	1d3a      	adds	r2, r7, #4
 8001fce:	f107 0308 	add.w	r3, r7, #8
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f000 fd8c 	bl	8002af2 <_ZSt4swapIiEvRT_S1_>
		std::swap(x2, y2);
 8001fda:	463b      	mov	r3, r7
 8001fdc:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f000 fd86 	bl	8002af2 <_ZSt4swapIiEvRT_S1_>
	}

	if (x1 > x2)
 8001fe6:	68ba      	ldr	r2, [r7, #8]
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	dd0c      	ble.n	8002008 <_ZN9Vgascreen9draw_lineEiiiiii+0x92>
	{
		std::swap(x1, x2);
 8001fee:	463a      	mov	r2, r7
 8001ff0:	f107 0308 	add.w	r3, r7, #8
 8001ff4:	4611      	mov	r1, r2
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 fd7b 	bl	8002af2 <_ZSt4swapIiEvRT_S1_>
		std::swap(y1, y2);
 8001ffc:	1d3b      	adds	r3, r7, #4
 8001ffe:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002002:	4618      	mov	r0, r3
 8002004:	f000 fd75 	bl	8002af2 <_ZSt4swapIiEvRT_S1_>
	}

	if (y1 > y2)
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800200c:	429a      	cmp	r2, r3
 800200e:	dd02      	ble.n	8002016 <_ZN9Vgascreen9draw_lineEiiiiii+0xa0>
	{
		a = false;
 8002010:	2300      	movs	r3, #0
 8002012:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	int y;
	int c;
	for (int j = 0; j < width; j++)
 8002016:	2300      	movs	r3, #0
 8002018:	627b      	str	r3, [r7, #36]	; 0x24
 800201a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800201c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800201e:	429a      	cmp	r2, r3
 8002020:	da67      	bge.n	80020f2 <_ZN9Vgascreen9draw_lineEiiiiii+0x17c>
	{
		for (int i = x1; i < x2; i++)
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	623b      	str	r3, [r7, #32]
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	6a3a      	ldr	r2, [r7, #32]
 800202a:	429a      	cmp	r2, r3
 800202c:	da57      	bge.n	80020de <_ZN9Vgascreen9draw_lineEiiiiii+0x168>
		{
			c = i - x1;
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	6a3a      	ldr	r2, [r7, #32]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	617b      	str	r3, [r7, #20]
			if (a)
 8002036:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800203a:	2b00      	cmp	r3, #0
 800203c:	d019      	beq.n	8002072 <_ZN9Vgascreen9draw_lineEiiiiii+0xfc>
			{
				if (dx > dy)
 800203e:	69fa      	ldr	r2, [r7, #28]
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	429a      	cmp	r2, r3
 8002044:	dd0a      	ble.n	800205c <_ZN9Vgascreen9draw_lineEiiiiii+0xe6>
				{
					y = y1 + dy * (c) / dx;
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	697a      	ldr	r2, [r7, #20]
 800204a:	fb02 f203 	mul.w	r2, r2, r3
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	fb92 f2f3 	sdiv	r2, r2, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4413      	add	r3, r2
 8002058:	62bb      	str	r3, [r7, #40]	; 0x28
 800205a:	e023      	b.n	80020a4 <_ZN9Vgascreen9draw_lineEiiiiii+0x12e>
				}
				else
				{
					y = y1 + dx * (c) / dy;
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	fb02 f203 	mul.w	r2, r2, r3
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	fb92 f2f3 	sdiv	r2, r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4413      	add	r3, r2
 800206e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002070:	e018      	b.n	80020a4 <_ZN9Vgascreen9draw_lineEiiiiii+0x12e>
				}
			}
			else
			{
				if (dx > dy)
 8002072:	69fa      	ldr	r2, [r7, #28]
 8002074:	69bb      	ldr	r3, [r7, #24]
 8002076:	429a      	cmp	r2, r3
 8002078:	dd0a      	ble.n	8002090 <_ZN9Vgascreen9draw_lineEiiiiii+0x11a>
				{
					y = y1 - dy * (c) / dx;
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	6979      	ldr	r1, [r7, #20]
 8002080:	fb01 f103 	mul.w	r1, r1, r3
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	fb91 f3f3 	sdiv	r3, r1, r3
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	62bb      	str	r3, [r7, #40]	; 0x28
 800208e:	e009      	b.n	80020a4 <_ZN9Vgascreen9draw_lineEiiiiii+0x12e>
				}
				else
				{
					y = y1 - dx * (c) / dy;
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	6979      	ldr	r1, [r7, #20]
 8002096:	fb01 f103 	mul.w	r1, r1, r3
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	fb91 f3f3 	sdiv	r3, r1, r3
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
			}
			int xset = i;
 80020a4:	6a3b      	ldr	r3, [r7, #32]
 80020a6:	613b      	str	r3, [r7, #16]
			if (dx > dy)
 80020a8:	69fa      	ldr	r2, [r7, #28]
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	dd09      	ble.n	80020c4 <_ZN9Vgascreen9draw_lineEiiiiii+0x14e>
			{
				UB_VGA_SetPixel((xset), (y), color);
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80020b6:	b291      	uxth	r1, r2
 80020b8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80020ba:	b2d2      	uxtb	r2, r2
 80020bc:	4618      	mov	r0, r3
 80020be:	f000 fdab 	bl	8002c18 <UB_VGA_SetPixel>
 80020c2:	e008      	b.n	80020d6 <_ZN9Vgascreen9draw_lineEiiiiii+0x160>
			}
			else
			{
				UB_VGA_SetPixel((y), (xset), color);
 80020c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	b291      	uxth	r1, r2
 80020cc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80020ce:	b2d2      	uxtb	r2, r2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f000 fda1 	bl	8002c18 <UB_VGA_SetPixel>
		for (int i = x1; i < x2; i++)
 80020d6:	6a3b      	ldr	r3, [r7, #32]
 80020d8:	3301      	adds	r3, #1
 80020da:	623b      	str	r3, [r7, #32]
 80020dc:	e7a3      	b.n	8002026 <_ZN9Vgascreen9draw_lineEiiiiii+0xb0>
			}
		}
		y1 += 1;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	3301      	adds	r3, #1
 80020e2:	607b      	str	r3, [r7, #4]
		y2 += 1;
 80020e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020e6:	3301      	adds	r3, #1
 80020e8:	63bb      	str	r3, [r7, #56]	; 0x38
	for (int j = 0; j < width; j++)
 80020ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ec:	3301      	adds	r3, #1
 80020ee:	627b      	str	r3, [r7, #36]	; 0x24
 80020f0:	e793      	b.n	800201a <_ZN9Vgascreen9draw_lineEiiiiii+0xa4>
	}
	return 0;
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3730      	adds	r7, #48	; 0x30
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <_ZN9Vgascreen12draw_ellipseEiiiiii>:

int Vgascreen::draw_ellipse(int x_mp, int y_mp, int x_rad, int y_rad, int color, int fill)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b094      	sub	sp, #80	; 0x50
 8002100:	af00      	add	r7, sp, #0
 8002102:	60f8      	str	r0, [r7, #12]
 8002104:	60b9      	str	r1, [r7, #8]
 8002106:	607a      	str	r2, [r7, #4]
 8002108:	603b      	str	r3, [r7, #0]
	int w = int(x_rad/2);
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	0fda      	lsrs	r2, r3, #31
 800210e:	4413      	add	r3, r2
 8002110:	105b      	asrs	r3, r3, #1
 8002112:	623b      	str	r3, [r7, #32]
	int h = int(y_rad/2);
 8002114:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002116:	0fda      	lsrs	r2, r3, #31
 8002118:	4413      	add	r3, r2
 800211a:	105b      	asrs	r3, r3, #1
 800211c:	61fb      	str	r3, [r7, #28]
	int hh = h * h;
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	69fa      	ldr	r2, [r7, #28]
 8002122:	fb02 f303 	mul.w	r3, r2, r3
 8002126:	61bb      	str	r3, [r7, #24]
	int ww = w * w;
 8002128:	6a3b      	ldr	r3, [r7, #32]
 800212a:	6a3a      	ldr	r2, [r7, #32]
 800212c:	fb02 f303 	mul.w	r3, r2, r3
 8002130:	617b      	str	r3, [r7, #20]
	int hhww = hh * ww;
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	697a      	ldr	r2, [r7, #20]
 8002136:	fb02 f303 	mul.w	r3, r2, r3
 800213a:	627b      	str	r3, [r7, #36]	; 0x24
	int x0 = w;
 800213c:	6a3b      	ldr	r3, [r7, #32]
 800213e:	64fb      	str	r3, [r7, #76]	; 0x4c
	int dx = 0;
 8002140:	2300      	movs	r3, #0
 8002142:	64bb      	str	r3, [r7, #72]	; 0x48

	// do the horizontal diameter
	for (int x = -w; x <= w; x++)
 8002144:	6a3b      	ldr	r3, [r7, #32]
 8002146:	425b      	negs	r3, r3
 8002148:	647b      	str	r3, [r7, #68]	; 0x44
 800214a:	6a3b      	ldr	r3, [r7, #32]
 800214c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800214e:	429a      	cmp	r2, r3
 8002150:	dc2a      	bgt.n	80021a8 <_ZN9Vgascreen12draw_ellipseEiiiiii+0xac>
	{
		if (fill != true)
 8002152:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002154:	2b01      	cmp	r3, #1
 8002156:	d016      	beq.n	8002186 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x8a>
		{
			if (x == -w || x == w)
 8002158:	6a3b      	ldr	r3, [r7, #32]
 800215a:	425a      	negs	r2, r3
 800215c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800215e:	429a      	cmp	r2, r3
 8002160:	d003      	beq.n	800216a <_ZN9Vgascreen12draw_ellipseEiiiiii+0x6e>
 8002162:	6a3b      	ldr	r3, [r7, #32]
 8002164:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002166:	429a      	cmp	r2, r3
 8002168:	d11a      	bne.n	80021a0 <_ZN9Vgascreen12draw_ellipseEiiiiii+0xa4>
				UB_VGA_SetPixel(x_mp + x, y_mp, color);
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	b29a      	uxth	r2, r3
 800216e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002170:	b29b      	uxth	r3, r3
 8002172:	4413      	add	r3, r2
 8002174:	b29b      	uxth	r3, r3
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	b291      	uxth	r1, r2
 800217a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800217c:	b2d2      	uxtb	r2, r2
 800217e:	4618      	mov	r0, r3
 8002180:	f000 fd4a 	bl	8002c18 <UB_VGA_SetPixel>
 8002184:	e00c      	b.n	80021a0 <_ZN9Vgascreen12draw_ellipseEiiiiii+0xa4>
		}
		else
			UB_VGA_SetPixel(x_mp + x, y_mp, color);
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	b29a      	uxth	r2, r3
 800218a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800218c:	b29b      	uxth	r3, r3
 800218e:	4413      	add	r3, r2
 8002190:	b29b      	uxth	r3, r3
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	b291      	uxth	r1, r2
 8002196:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002198:	b2d2      	uxtb	r2, r2
 800219a:	4618      	mov	r0, r3
 800219c:	f000 fd3c 	bl	8002c18 <UB_VGA_SetPixel>
	for (int x = -w; x <= w; x++)
 80021a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021a2:	3301      	adds	r3, #1
 80021a4:	647b      	str	r3, [r7, #68]	; 0x44
 80021a6:	e7d0      	b.n	800214a <_ZN9Vgascreen12draw_ellipseEiiiiii+0x4e>
	}

	// now do both halves at the same time, away from the diameter
	for (int y = 1; y <= h; y++)
 80021a8:	2301      	movs	r3, #1
 80021aa:	643b      	str	r3, [r7, #64]	; 0x40
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80021b0:	429a      	cmp	r2, r3
 80021b2:	f300 8085 	bgt.w	80022c0 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x1c4>
	{
		int x1 = x0 - (dx - 1);  // try slopes of dx - 1 or more
 80021b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021b8:	3b01      	subs	r3, #1
 80021ba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	63fb      	str	r3, [r7, #60]	; 0x3c
		for (; x1 > 0; x1--)
 80021c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	dd16      	ble.n	80021f4 <_ZN9Vgascreen12draw_ellipseEiiiiii+0xf8>
			if (x1 * x1 * hh + y * y * ww <= hhww)
 80021c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80021ca:	fb02 f303 	mul.w	r3, r2, r3
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	fb02 f203 	mul.w	r2, r2, r3
 80021d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80021d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80021d8:	fb01 f303 	mul.w	r3, r1, r3
 80021dc:	6979      	ldr	r1, [r7, #20]
 80021de:	fb01 f303 	mul.w	r3, r1, r3
 80021e2:	441a      	add	r2, r3
 80021e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e6:	429a      	cmp	r2, r3
 80021e8:	dd03      	ble.n	80021f2 <_ZN9Vgascreen12draw_ellipseEiiiiii+0xf6>
		for (; x1 > 0; x1--)
 80021ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021ec:	3b01      	subs	r3, #1
 80021ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021f0:	e7e6      	b.n	80021c0 <_ZN9Vgascreen12draw_ellipseEiiiiii+0xc4>
				break;
 80021f2:	bf00      	nop
		dx = x0 - x1;  // current approximation of the slope
 80021f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80021f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	64bb      	str	r3, [r7, #72]	; 0x48
		x0 = x1;
 80021fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021fe:	64fb      	str	r3, [r7, #76]	; 0x4c

		for (int x = -x0; x <= x0; x++)
 8002200:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002202:	425b      	negs	r3, r3
 8002204:	63bb      	str	r3, [r7, #56]	; 0x38
 8002206:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002208:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800220a:	429a      	cmp	r2, r3
 800220c:	dc54      	bgt.n	80022b8 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x1bc>
		{
			if (fill != true)
 800220e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002210:	2b01      	cmp	r3, #1
 8002212:	d02b      	beq.n	800226c <_ZN9Vgascreen12draw_ellipseEiiiiii+0x170>
			{
				if (x == -x0 || x == x0)
 8002214:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002216:	425a      	negs	r2, r3
 8002218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800221a:	429a      	cmp	r2, r3
 800221c:	d003      	beq.n	8002226 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x12a>
 800221e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002220:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002222:	429a      	cmp	r2, r3
 8002224:	d144      	bne.n	80022b0 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x1b4>
				{
					UB_VGA_SetPixel(x_mp + x, y_mp - y, color);
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	b29a      	uxth	r2, r3
 800222a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800222c:	b29b      	uxth	r3, r3
 800222e:	4413      	add	r3, r2
 8002230:	b298      	uxth	r0, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	b29a      	uxth	r2, r3
 8002236:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002238:	b29b      	uxth	r3, r3
 800223a:	1ad3      	subs	r3, r2, r3
 800223c:	b29b      	uxth	r3, r3
 800223e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002240:	b2d2      	uxtb	r2, r2
 8002242:	4619      	mov	r1, r3
 8002244:	f000 fce8 	bl	8002c18 <UB_VGA_SetPixel>
					UB_VGA_SetPixel(x_mp + x, y_mp + y, color);
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	b29a      	uxth	r2, r3
 800224c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800224e:	b29b      	uxth	r3, r3
 8002250:	4413      	add	r3, r2
 8002252:	b298      	uxth	r0, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	b29a      	uxth	r2, r3
 8002258:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800225a:	b29b      	uxth	r3, r3
 800225c:	4413      	add	r3, r2
 800225e:	b29b      	uxth	r3, r3
 8002260:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002262:	b2d2      	uxtb	r2, r2
 8002264:	4619      	mov	r1, r3
 8002266:	f000 fcd7 	bl	8002c18 <UB_VGA_SetPixel>
 800226a:	e021      	b.n	80022b0 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x1b4>
				}
			}
			else
			{
				UB_VGA_SetPixel(x_mp + x, y_mp - y, color);
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	b29a      	uxth	r2, r3
 8002270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002272:	b29b      	uxth	r3, r3
 8002274:	4413      	add	r3, r2
 8002276:	b298      	uxth	r0, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	b29a      	uxth	r2, r3
 800227c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800227e:	b29b      	uxth	r3, r3
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	b29b      	uxth	r3, r3
 8002284:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002286:	b2d2      	uxtb	r2, r2
 8002288:	4619      	mov	r1, r3
 800228a:	f000 fcc5 	bl	8002c18 <UB_VGA_SetPixel>
				UB_VGA_SetPixel(x_mp + x, y_mp + y, color);
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	b29a      	uxth	r2, r3
 8002292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002294:	b29b      	uxth	r3, r3
 8002296:	4413      	add	r3, r2
 8002298:	b298      	uxth	r0, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	b29a      	uxth	r2, r3
 800229e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	4413      	add	r3, r2
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80022a8:	b2d2      	uxtb	r2, r2
 80022aa:	4619      	mov	r1, r3
 80022ac:	f000 fcb4 	bl	8002c18 <UB_VGA_SetPixel>
		for (int x = -x0; x <= x0; x++)
 80022b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022b2:	3301      	adds	r3, #1
 80022b4:	63bb      	str	r3, [r7, #56]	; 0x38
 80022b6:	e7a6      	b.n	8002206 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x10a>
	for (int y = 1; y <= h; y++)
 80022b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022ba:	3301      	adds	r3, #1
 80022bc:	643b      	str	r3, [r7, #64]	; 0x40
 80022be:	e775      	b.n	80021ac <_ZN9Vgascreen12draw_ellipseEiiiiii+0xb0>
			}
		}
	}

	std::swap(h, w);
 80022c0:	f107 0220 	add.w	r2, r7, #32
 80022c4:	f107 031c 	add.w	r3, r7, #28
 80022c8:	4611      	mov	r1, r2
 80022ca:	4618      	mov	r0, r3
 80022cc:	f000 fc11 	bl	8002af2 <_ZSt4swapIiEvRT_S1_>
	std::swap(hh, ww);
 80022d0:	f107 0214 	add.w	r2, r7, #20
 80022d4:	f107 0318 	add.w	r3, r7, #24
 80022d8:	4611      	mov	r1, r2
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 fc09 	bl	8002af2 <_ZSt4swapIiEvRT_S1_>
	x0 = w;
 80022e0:	6a3b      	ldr	r3, [r7, #32]
 80022e2:	64fb      	str	r3, [r7, #76]	; 0x4c
	dx = 0;
 80022e4:	2300      	movs	r3, #0
 80022e6:	64bb      	str	r3, [r7, #72]	; 0x48

	// do the vertical diameter
	for (int x = -w; x <= w; x++)
 80022e8:	6a3b      	ldr	r3, [r7, #32]
 80022ea:	425b      	negs	r3, r3
 80022ec:	637b      	str	r3, [r7, #52]	; 0x34
 80022ee:	6a3b      	ldr	r3, [r7, #32]
 80022f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80022f2:	429a      	cmp	r2, r3
 80022f4:	dc2a      	bgt.n	800234c <_ZN9Vgascreen12draw_ellipseEiiiiii+0x250>
	{
		if (fill != true)
 80022f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d016      	beq.n	800232a <_ZN9Vgascreen12draw_ellipseEiiiiii+0x22e>
		{
			if (x == -w || x == w)
 80022fc:	6a3b      	ldr	r3, [r7, #32]
 80022fe:	425a      	negs	r2, r3
 8002300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002302:	429a      	cmp	r2, r3
 8002304:	d003      	beq.n	800230e <_ZN9Vgascreen12draw_ellipseEiiiiii+0x212>
 8002306:	6a3b      	ldr	r3, [r7, #32]
 8002308:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800230a:	429a      	cmp	r2, r3
 800230c:	d11a      	bne.n	8002344 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x248>
				UB_VGA_SetPixel(x_mp, y_mp + x, color);
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	b298      	uxth	r0, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	b29a      	uxth	r2, r3
 8002316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002318:	b29b      	uxth	r3, r3
 800231a:	4413      	add	r3, r2
 800231c:	b29b      	uxth	r3, r3
 800231e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002320:	b2d2      	uxtb	r2, r2
 8002322:	4619      	mov	r1, r3
 8002324:	f000 fc78 	bl	8002c18 <UB_VGA_SetPixel>
 8002328:	e00c      	b.n	8002344 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x248>
		}
		else
			UB_VGA_SetPixel(x_mp, y_mp + x, color);
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	b298      	uxth	r0, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	b29a      	uxth	r2, r3
 8002332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002334:	b29b      	uxth	r3, r3
 8002336:	4413      	add	r3, r2
 8002338:	b29b      	uxth	r3, r3
 800233a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	4619      	mov	r1, r3
 8002340:	f000 fc6a 	bl	8002c18 <UB_VGA_SetPixel>
	for (int x = -w; x <= w; x++)
 8002344:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002346:	3301      	adds	r3, #1
 8002348:	637b      	str	r3, [r7, #52]	; 0x34
 800234a:	e7d0      	b.n	80022ee <_ZN9Vgascreen12draw_ellipseEiiiiii+0x1f2>
	}

	// now do both halves at the same time, away from the diameter
	for (int y = 1; y <= w; y++)
 800234c:	2301      	movs	r3, #1
 800234e:	633b      	str	r3, [r7, #48]	; 0x30
 8002350:	6a3b      	ldr	r3, [r7, #32]
 8002352:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002354:	429a      	cmp	r2, r3
 8002356:	dc5e      	bgt.n	8002416 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x31a>
	{
		int x1 = x0 - (dx - 1);  // try slopes of dx - 1 or more
 8002358:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800235a:	3b01      	subs	r3, #1
 800235c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (; x1 > 0; x1--)
 8002362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002364:	2b00      	cmp	r3, #0
 8002366:	dd16      	ble.n	8002396 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x29a>
			if (x1 * x1 * hh + y * y * ww <= hhww)
 8002368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800236a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800236c:	fb02 f303 	mul.w	r3, r2, r3
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	fb02 f203 	mul.w	r2, r2, r3
 8002376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002378:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800237a:	fb01 f303 	mul.w	r3, r1, r3
 800237e:	6979      	ldr	r1, [r7, #20]
 8002380:	fb01 f303 	mul.w	r3, r1, r3
 8002384:	441a      	add	r2, r3
 8002386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002388:	429a      	cmp	r2, r3
 800238a:	dd03      	ble.n	8002394 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x298>
		for (; x1 > 0; x1--)
 800238c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800238e:	3b01      	subs	r3, #1
 8002390:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002392:	e7e6      	b.n	8002362 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x266>
				break;
 8002394:	bf00      	nop
		dx = x0 - x1;  // current approximation of the slope
 8002396:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	64bb      	str	r3, [r7, #72]	; 0x48
		x0 = x1;
 800239e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023a0:	64fb      	str	r3, [r7, #76]	; 0x4c

		for (int x = -x0; x <= x0; x++)
 80023a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023a4:	425b      	negs	r3, r3
 80023a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80023a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80023aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023ac:	429a      	cmp	r2, r3
 80023ae:	dc2e      	bgt.n	800240e <_ZN9Vgascreen12draw_ellipseEiiiiii+0x312>
		{
			if (x == -x0 || x == x0)
 80023b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023b2:	425a      	negs	r2, r3
 80023b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d003      	beq.n	80023c2 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x2c6>
 80023ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80023bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023be:	429a      	cmp	r2, r3
 80023c0:	d121      	bne.n	8002406 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x30a>
			{
				UB_VGA_SetPixel(x_mp - y, y_mp + x, color);
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	b29a      	uxth	r2, r3
 80023c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	b298      	uxth	r0, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	4413      	add	r3, r2
 80023d8:	b29b      	uxth	r3, r3
 80023da:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80023dc:	b2d2      	uxtb	r2, r2
 80023de:	4619      	mov	r1, r3
 80023e0:	f000 fc1a 	bl	8002c18 <UB_VGA_SetPixel>
				UB_VGA_SetPixel(x_mp + y, y_mp + x, color);
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023ea:	b29b      	uxth	r3, r3
 80023ec:	4413      	add	r3, r2
 80023ee:	b298      	uxth	r0, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	4413      	add	r3, r2
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80023fe:	b2d2      	uxtb	r2, r2
 8002400:	4619      	mov	r1, r3
 8002402:	f000 fc09 	bl	8002c18 <UB_VGA_SetPixel>
		for (int x = -x0; x <= x0; x++)
 8002406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002408:	3301      	adds	r3, #1
 800240a:	62bb      	str	r3, [r7, #40]	; 0x28
 800240c:	e7cc      	b.n	80023a8 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x2ac>
	for (int y = 1; y <= w; y++)
 800240e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002410:	3301      	adds	r3, #1
 8002412:	633b      	str	r3, [r7, #48]	; 0x30
 8002414:	e79c      	b.n	8002350 <_ZN9Vgascreen12draw_ellipseEiiiiii+0x254>
			}
		}
	}
	return 0;
 8002416:	2300      	movs	r3, #0
}
 8002418:	4618      	mov	r0, r3
 800241a:	3750      	adds	r7, #80	; 0x50
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <_ZN9Vgascreen14draw_rectangleEiiiiii>:

int Vgascreen::draw_rectangle(int x_lo, int y_lo, int x_rb, int y_rb, int color, int fill)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b08a      	sub	sp, #40	; 0x28
 8002424:	af04      	add	r7, sp, #16
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
 800242c:	603b      	str	r3, [r7, #0]
	const int breedte = abs(y_lo - y_rb);
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	6a3b      	ldr	r3, [r7, #32]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b00      	cmp	r3, #0
 8002436:	bfb8      	it	lt
 8002438:	425b      	neglt	r3, r3
 800243a:	617b      	str	r3, [r7, #20]

	if (fill != true)
 800243c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800243e:	2b01      	cmp	r3, #1
 8002440:	d031      	beq.n	80024a6 <_ZN9Vgascreen14draw_rectangleEiiiiii+0x86>
	{
		draw_line(x_lo, y_rb, x_rb, y_rb, 1, color);
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	9302      	str	r3, [sp, #8]
 8002446:	2301      	movs	r3, #1
 8002448:	9301      	str	r3, [sp, #4]
 800244a:	6a3b      	ldr	r3, [r7, #32]
 800244c:	9300      	str	r3, [sp, #0]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	6a3a      	ldr	r2, [r7, #32]
 8002452:	68b9      	ldr	r1, [r7, #8]
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f7ff fd8e 	bl	8001f76 <_ZN9Vgascreen9draw_lineEiiiiii>
		draw_line(x_rb, y_rb + 1, x_rb, y_lo, 1, color);
 800245a:	6a3b      	ldr	r3, [r7, #32]
 800245c:	1c5a      	adds	r2, r3, #1
 800245e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002460:	9302      	str	r3, [sp, #8]
 8002462:	2301      	movs	r3, #1
 8002464:	9301      	str	r3, [sp, #4]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	9300      	str	r3, [sp, #0]
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	6839      	ldr	r1, [r7, #0]
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f7ff fd81 	bl	8001f76 <_ZN9Vgascreen9draw_lineEiiiiii>
		draw_line(x_rb, y_lo, x_lo, y_lo, 1, color);
 8002474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002476:	9302      	str	r3, [sp, #8]
 8002478:	2301      	movs	r3, #1
 800247a:	9301      	str	r3, [sp, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	6839      	ldr	r1, [r7, #0]
 8002486:	68f8      	ldr	r0, [r7, #12]
 8002488:	f7ff fd75 	bl	8001f76 <_ZN9Vgascreen9draw_lineEiiiiii>
		draw_line(x_lo, y_lo, x_lo, y_rb, 1, color);
 800248c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248e:	9302      	str	r3, [sp, #8]
 8002490:	2301      	movs	r3, #1
 8002492:	9301      	str	r3, [sp, #4]
 8002494:	6a3b      	ldr	r3, [r7, #32]
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	68b9      	ldr	r1, [r7, #8]
 800249e:	68f8      	ldr	r0, [r7, #12]
 80024a0:	f7ff fd69 	bl	8001f76 <_ZN9Vgascreen9draw_lineEiiiiii>
 80024a4:	e00b      	b.n	80024be <_ZN9Vgascreen14draw_rectangleEiiiiii+0x9e>
	}
	else
		draw_line(x_lo, y_lo, x_rb, y_lo, breedte, color);
 80024a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a8:	9302      	str	r3, [sp, #8]
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	9301      	str	r3, [sp, #4]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	68b9      	ldr	r1, [r7, #8]
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f7ff fd5c 	bl	8001f76 <_ZN9Vgascreen9draw_lineEiiiiii>

	return 0;
 80024be:	2300      	movs	r3, #0
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3718      	adds	r7, #24
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <_ZN9Vgascreen13draw_triangleEiiiiiiii>:


int Vgascreen::draw_triangle(int x1, int y1, int x2, int y2, int x3, int y3,
		int color, int fill)
{
 80024c8:	b590      	push	{r4, r7, lr}
 80024ca:	b0a1      	sub	sp, #132	; 0x84
 80024cc:	af04      	add	r7, sp, #16
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
 80024d4:	603b      	str	r3, [r7, #0]

	if (fill != true) //als de driehoek niet gevuld hoeft te worden, teken een lijn tussen elk punt
 80024d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d02d      	beq.n	800253a <_ZN9Vgascreen13draw_triangleEiiiiiiii+0x72>
	{
		draw_line(x1, y1, x2, y2, 1, color);
 80024de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80024e2:	9302      	str	r3, [sp, #8]
 80024e4:	2301      	movs	r3, #1
 80024e6:	9301      	str	r3, [sp, #4]
 80024e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80024ec:	9300      	str	r3, [sp, #0]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	68b9      	ldr	r1, [r7, #8]
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f7ff fd3e 	bl	8001f76 <_ZN9Vgascreen9draw_lineEiiiiii>
		draw_line(x1, y1, x3, y3, 1, color);
 80024fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80024fe:	9302      	str	r3, [sp, #8]
 8002500:	2301      	movs	r3, #1
 8002502:	9301      	str	r3, [sp, #4]
 8002504:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	68b9      	ldr	r1, [r7, #8]
 8002512:	68f8      	ldr	r0, [r7, #12]
 8002514:	f7ff fd2f 	bl	8001f76 <_ZN9Vgascreen9draw_lineEiiiiii>
		draw_line(x2, y2, x3, y3, 1, color);
 8002518:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800251c:	9302      	str	r3, [sp, #8]
 800251e:	2301      	movs	r3, #1
 8002520:	9301      	str	r3, [sp, #4]
 8002522:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800252c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002530:	6839      	ldr	r1, [r7, #0]
 8002532:	68f8      	ldr	r0, [r7, #12]
 8002534:	f7ff fd1f 	bl	8001f76 <_ZN9Vgascreen9draw_lineEiiiiii>
 8002538:	e158      	b.n	80027ec <_ZN9Vgascreen13draw_triangleEiiiiiiii+0x324>
	}
	else
	{
		int pt0[3] = {x1, y1}; //definieer hoekpunten
 800253a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800253e:	2200      	movs	r2, #0
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	605a      	str	r2, [r3, #4]
 8002544:	609a      	str	r2, [r3, #8]
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	63bb      	str	r3, [r7, #56]	; 0x38
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	63fb      	str	r3, [r7, #60]	; 0x3c
		int pt1[3] = {x2, y2};
 800254e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002552:	2200      	movs	r2, #0
 8002554:	601a      	str	r2, [r3, #0]
 8002556:	605a      	str	r2, [r3, #4]
 8002558:	609a      	str	r2, [r3, #8]
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800255e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002562:	633b      	str	r3, [r7, #48]	; 0x30
		int pt2[3] = {x3, y3};
 8002564:	f107 0320 	add.w	r3, r7, #32
 8002568:	2200      	movs	r2, #0
 800256a:	601a      	str	r2, [r3, #0]
 800256c:	605a      	str	r2, [r3, #4]
 800256e:	609a      	str	r2, [r3, #8]
 8002570:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002574:	623b      	str	r3, [r7, #32]
 8002576:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800257a:	627b      	str	r3, [r7, #36]	; 0x24

		if (pt0[1] > pt1[1]) //sorteer punten op hoogte. pt0 is het hoogst op het scherm, pt2 laagst
 800257c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800257e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002580:	429a      	cmp	r2, r3
 8002582:	dd07      	ble.n	8002594 <_ZN9Vgascreen13draw_triangleEiiiiiiii+0xcc>
			std::swap(pt0, pt1);
 8002584:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8002588:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800258c:	4611      	mov	r1, r2
 800258e:	4618      	mov	r0, r3
 8002590:	f000 fac3 	bl	8002b1a <_ZSt4swapIiLj3EEvRAT0__T_S2_>
		if (pt0[1] > pt2[1])
 8002594:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002598:	429a      	cmp	r2, r3
 800259a:	dd07      	ble.n	80025ac <_ZN9Vgascreen13draw_triangleEiiiiiiii+0xe4>
			std::swap(pt0, pt2);
 800259c:	f107 0220 	add.w	r2, r7, #32
 80025a0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80025a4:	4611      	mov	r1, r2
 80025a6:	4618      	mov	r0, r3
 80025a8:	f000 fab7 	bl	8002b1a <_ZSt4swapIiLj3EEvRAT0__T_S2_>
		if (pt1[1] > pt2[1])
 80025ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b0:	429a      	cmp	r2, r3
 80025b2:	dd07      	ble.n	80025c4 <_ZN9Vgascreen13draw_triangleEiiiiiiii+0xfc>
			std::swap(pt1, pt2);
 80025b4:	f107 0220 	add.w	r2, r7, #32
 80025b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80025bc:	4611      	mov	r1, r2
 80025be:	4618      	mov	r0, r3
 80025c0:	f000 faab 	bl	8002b1a <_ZSt4swapIiLj3EEvRAT0__T_S2_>

		int total_height = pt2[1] - pt0[1]; //totale hoogte van de driehoek
 80025c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	65fb      	str	r3, [r7, #92]	; 0x5c
		for (int y = pt0[1]; y <= pt1[1]; y++) //teken de bovenste helft van de driehoek
 80025cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025ce:	66fb      	str	r3, [r7, #108]	; 0x6c
 80025d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025d4:	429a      	cmp	r2, r3
 80025d6:	f2c0 8081 	blt.w	80026dc <_ZN9Vgascreen13draw_triangleEiiiiiiii+0x214>
		{
			int segment_height = pt1[1] - pt0[1] + 1; //hoogte van de bovenste helft van de driehoek+1
 80025da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	3301      	adds	r3, #1
 80025e2:	65bb      	str	r3, [r7, #88]	; 0x58
			float alpha = (float) (y - pt0[1]) / total_height;
 80025e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025e6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7fd feb0 	bl	8000350 <__aeabi_i2f>
 80025f0:	4604      	mov	r4, r0
 80025f2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80025f4:	f7fd feac 	bl	8000350 <__aeabi_i2f>
 80025f8:	4603      	mov	r3, r0
 80025fa:	4619      	mov	r1, r3
 80025fc:	4620      	mov	r0, r4
 80025fe:	f7fd ffaf 	bl	8000560 <__aeabi_fdiv>
 8002602:	4603      	mov	r3, r0
 8002604:	657b      	str	r3, [r7, #84]	; 0x54
			float beta = (float) (y - pt0[1]) / segment_height;
 8002606:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002608:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	4618      	mov	r0, r3
 800260e:	f7fd fe9f 	bl	8000350 <__aeabi_i2f>
 8002612:	4604      	mov	r4, r0
 8002614:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002616:	f7fd fe9b 	bl	8000350 <__aeabi_i2f>
 800261a:	4603      	mov	r3, r0
 800261c:	4619      	mov	r1, r3
 800261e:	4620      	mov	r0, r4
 8002620:	f7fd ff9e 	bl	8000560 <__aeabi_fdiv>
 8002624:	4603      	mov	r3, r0
 8002626:	653b      	str	r3, [r7, #80]	; 0x50
			int A = int(pt0[0] + (pt2[0] - pt0[0]) * alpha);
 8002628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800262a:	4618      	mov	r0, r3
 800262c:	f7fd fe90 	bl	8000350 <__aeabi_i2f>
 8002630:	4604      	mov	r4, r0
 8002632:	6a3a      	ldr	r2, [r7, #32]
 8002634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	4618      	mov	r0, r3
 800263a:	f7fd fe89 	bl	8000350 <__aeabi_i2f>
 800263e:	4603      	mov	r3, r0
 8002640:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002642:	4618      	mov	r0, r3
 8002644:	f7fd fed8 	bl	80003f8 <__aeabi_fmul>
 8002648:	4603      	mov	r3, r0
 800264a:	4619      	mov	r1, r3
 800264c:	4620      	mov	r0, r4
 800264e:	f7fd fdcb 	bl	80001e8 <__addsf3>
 8002652:	4603      	mov	r3, r0
 8002654:	4618      	mov	r0, r3
 8002656:	f7fe f81f 	bl	8000698 <__aeabi_f2iz>
 800265a:	4603      	mov	r3, r0
 800265c:	61fb      	str	r3, [r7, #28]
			int B = int(pt0[0] + (pt1[0] - pt0[0]) * beta);
 800265e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002660:	4618      	mov	r0, r3
 8002662:	f7fd fe75 	bl	8000350 <__aeabi_i2f>
 8002666:	4604      	mov	r4, r0
 8002668:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800266a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	4618      	mov	r0, r3
 8002670:	f7fd fe6e 	bl	8000350 <__aeabi_i2f>
 8002674:	4603      	mov	r3, r0
 8002676:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002678:	4618      	mov	r0, r3
 800267a:	f7fd febd 	bl	80003f8 <__aeabi_fmul>
 800267e:	4603      	mov	r3, r0
 8002680:	4619      	mov	r1, r3
 8002682:	4620      	mov	r0, r4
 8002684:	f7fd fdb0 	bl	80001e8 <__addsf3>
 8002688:	4603      	mov	r3, r0
 800268a:	4618      	mov	r0, r3
 800268c:	f7fe f804 	bl	8000698 <__aeabi_f2iz>
 8002690:	4603      	mov	r3, r0
 8002692:	61bb      	str	r3, [r7, #24]
			if (A > B)
 8002694:	69fa      	ldr	r2, [r7, #28]
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	429a      	cmp	r2, r3
 800269a:	dd07      	ble.n	80026ac <_ZN9Vgascreen13draw_triangleEiiiiiiii+0x1e4>
				std::swap(A, B);
 800269c:	f107 0218 	add.w	r2, r7, #24
 80026a0:	f107 031c 	add.w	r3, r7, #28
 80026a4:	4611      	mov	r1, r2
 80026a6:	4618      	mov	r0, r3
 80026a8:	f000 fa23 	bl	8002af2 <_ZSt4swapIiEvRT_S1_>
			for (int j = A; j <= B; j++)
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80026b4:	429a      	cmp	r2, r3
 80026b6:	dc0d      	bgt.n	80026d4 <_ZN9Vgascreen13draw_triangleEiiiiiiii+0x20c>
			{
				UB_VGA_SetPixel(j, y, color);
 80026b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80026be:	b291      	uxth	r1, r2
 80026c0:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80026c4:	b2d2      	uxtb	r2, r2
 80026c6:	4618      	mov	r0, r3
 80026c8:	f000 faa6 	bl	8002c18 <UB_VGA_SetPixel>
			for (int j = A; j <= B; j++)
 80026cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026ce:	3301      	adds	r3, #1
 80026d0:	66bb      	str	r3, [r7, #104]	; 0x68
 80026d2:	e7ed      	b.n	80026b0 <_ZN9Vgascreen13draw_triangleEiiiiiiii+0x1e8>
		for (int y = pt0[1]; y <= pt1[1]; y++) //teken de bovenste helft van de driehoek
 80026d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026d6:	3301      	adds	r3, #1
 80026d8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80026da:	e779      	b.n	80025d0 <_ZN9Vgascreen13draw_triangleEiiiiiiii+0x108>
			}
		}

		for (int y = pt1[1]; y <= pt2[1]; y++)
 80026dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026de:	667b      	str	r3, [r7, #100]	; 0x64
 80026e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80026e4:	429a      	cmp	r2, r3
 80026e6:	f2c0 8081 	blt.w	80027ec <_ZN9Vgascreen13draw_triangleEiiiiiiii+0x324>
		{
			int segment_height = pt2[1] - pt1[1] + 1;
 80026ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	3301      	adds	r3, #1
 80026f2:	64fb      	str	r3, [r7, #76]	; 0x4c
			float alpha = (float) (y - pt0[1]) / total_height;
 80026f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026f6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7fd fe28 	bl	8000350 <__aeabi_i2f>
 8002700:	4604      	mov	r4, r0
 8002702:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002704:	f7fd fe24 	bl	8000350 <__aeabi_i2f>
 8002708:	4603      	mov	r3, r0
 800270a:	4619      	mov	r1, r3
 800270c:	4620      	mov	r0, r4
 800270e:	f7fd ff27 	bl	8000560 <__aeabi_fdiv>
 8002712:	4603      	mov	r3, r0
 8002714:	64bb      	str	r3, [r7, #72]	; 0x48
			float beta = (float) (y - pt1[1]) / segment_height; // be careful with divisions by zero
 8002716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002718:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	4618      	mov	r0, r3
 800271e:	f7fd fe17 	bl	8000350 <__aeabi_i2f>
 8002722:	4604      	mov	r4, r0
 8002724:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002726:	f7fd fe13 	bl	8000350 <__aeabi_i2f>
 800272a:	4603      	mov	r3, r0
 800272c:	4619      	mov	r1, r3
 800272e:	4620      	mov	r0, r4
 8002730:	f7fd ff16 	bl	8000560 <__aeabi_fdiv>
 8002734:	4603      	mov	r3, r0
 8002736:	647b      	str	r3, [r7, #68]	; 0x44
//			int A[3];
			int A = int(pt0[0] + (pt2[0] - pt0[0]) * alpha);
 8002738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800273a:	4618      	mov	r0, r3
 800273c:	f7fd fe08 	bl	8000350 <__aeabi_i2f>
 8002740:	4604      	mov	r4, r0
 8002742:	6a3a      	ldr	r2, [r7, #32]
 8002744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	4618      	mov	r0, r3
 800274a:	f7fd fe01 	bl	8000350 <__aeabi_i2f>
 800274e:	4603      	mov	r3, r0
 8002750:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002752:	4618      	mov	r0, r3
 8002754:	f7fd fe50 	bl	80003f8 <__aeabi_fmul>
 8002758:	4603      	mov	r3, r0
 800275a:	4619      	mov	r1, r3
 800275c:	4620      	mov	r0, r4
 800275e:	f7fd fd43 	bl	80001e8 <__addsf3>
 8002762:	4603      	mov	r3, r0
 8002764:	4618      	mov	r0, r3
 8002766:	f7fd ff97 	bl	8000698 <__aeabi_f2iz>
 800276a:	4603      	mov	r3, r0
 800276c:	617b      	str	r3, [r7, #20]
//			A[1] = int(pt0[0] + (pt2[0] - pt0[0]) * alpha);
//			int B[3];
			int B = int(pt1[0] + (pt2[0] - pt1[0]) * beta);
 800276e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002770:	4618      	mov	r0, r3
 8002772:	f7fd fded 	bl	8000350 <__aeabi_i2f>
 8002776:	4604      	mov	r4, r0
 8002778:	6a3a      	ldr	r2, [r7, #32]
 800277a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	4618      	mov	r0, r3
 8002780:	f7fd fde6 	bl	8000350 <__aeabi_i2f>
 8002784:	4603      	mov	r3, r0
 8002786:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002788:	4618      	mov	r0, r3
 800278a:	f7fd fe35 	bl	80003f8 <__aeabi_fmul>
 800278e:	4603      	mov	r3, r0
 8002790:	4619      	mov	r1, r3
 8002792:	4620      	mov	r0, r4
 8002794:	f7fd fd28 	bl	80001e8 <__addsf3>
 8002798:	4603      	mov	r3, r0
 800279a:	4618      	mov	r0, r3
 800279c:	f7fd ff7c 	bl	8000698 <__aeabi_f2iz>
 80027a0:	4603      	mov	r3, r0
 80027a2:	613b      	str	r3, [r7, #16]
//			B[1] = int(pt1[1] + (pt2[1] - pt1[1]) * beta);

			if (A > B)
 80027a4:	697a      	ldr	r2, [r7, #20]
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	dd07      	ble.n	80027bc <_ZN9Vgascreen13draw_triangleEiiiiiiii+0x2f4>
				std::swap(A, B);
 80027ac:	f107 0210 	add.w	r2, r7, #16
 80027b0:	f107 0314 	add.w	r3, r7, #20
 80027b4:	4611      	mov	r1, r2
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 f99b 	bl	8002af2 <_ZSt4swapIiEvRT_S1_>
			for (int j = A; j <= B; j++)
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	663b      	str	r3, [r7, #96]	; 0x60
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80027c4:	429a      	cmp	r2, r3
 80027c6:	dc0d      	bgt.n	80027e4 <_ZN9Vgascreen13draw_triangleEiiiiiiii+0x31c>
			{
				UB_VGA_SetPixel(j, y, color); // attention, due to int casts t0.y+i != A.y
 80027c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80027ce:	b291      	uxth	r1, r2
 80027d0:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80027d4:	b2d2      	uxtb	r2, r2
 80027d6:	4618      	mov	r0, r3
 80027d8:	f000 fa1e 	bl	8002c18 <UB_VGA_SetPixel>
			for (int j = A; j <= B; j++)
 80027dc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027de:	3301      	adds	r3, #1
 80027e0:	663b      	str	r3, [r7, #96]	; 0x60
 80027e2:	e7ed      	b.n	80027c0 <_ZN9Vgascreen13draw_triangleEiiiiiiii+0x2f8>
		for (int y = pt1[1]; y <= pt2[1]; y++)
 80027e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80027e6:	3301      	adds	r3, #1
 80027e8:	667b      	str	r3, [r7, #100]	; 0x64
 80027ea:	e779      	b.n	80026e0 <_ZN9Vgascreen13draw_triangleEiiiiiiii+0x218>
			}
		}

	}
	return 0;
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3774      	adds	r7, #116	; 0x74
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd90      	pop	{r4, r7, pc}
	...

080027f8 <_ZN9Vgascreen11draw_bitmapEiii>:


int Vgascreen::draw_bitmap(int nr, int x_lo, int y_lo)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b08a      	sub	sp, #40	; 0x28
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
 8002804:	603b      	str	r3, [r7, #0]
	int color;
	int count = 0;
 8002806:	2300      	movs	r3, #0
 8002808:	627b      	str	r3, [r7, #36]	; 0x24
	const int *bitmap;

	switch (nr)
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	2b05      	cmp	r3, #5
 800280e:	d821      	bhi.n	8002854 <_ZN9Vgascreen11draw_bitmapEiii+0x5c>
 8002810:	a201      	add	r2, pc, #4	; (adr r2, 8002818 <_ZN9Vgascreen11draw_bitmapEiii+0x20>)
 8002812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002816:	bf00      	nop
 8002818:	08002831 	.word	0x08002831
 800281c:	08002837 	.word	0x08002837
 8002820:	0800283d 	.word	0x0800283d
 8002824:	08002843 	.word	0x08002843
 8002828:	08002849 	.word	0x08002849
 800282c:	0800284f 	.word	0x0800284f
	{
		case 0:
			bitmap = smileyBmp;
 8002830:	4b23      	ldr	r3, [pc, #140]	; (80028c0 <_ZN9Vgascreen11draw_bitmapEiii+0xc8>)
 8002832:	623b      	str	r3, [r7, #32]
			break;
 8002834:	e010      	b.n	8002858 <_ZN9Vgascreen11draw_bitmapEiii+0x60>
		case 1:
			bitmap = angryBmp;
 8002836:	4b23      	ldr	r3, [pc, #140]	; (80028c4 <_ZN9Vgascreen11draw_bitmapEiii+0xcc>)
 8002838:	623b      	str	r3, [r7, #32]
			break;
 800283a:	e00d      	b.n	8002858 <_ZN9Vgascreen11draw_bitmapEiii+0x60>
		case 2:
			bitmap = arrowUp;
 800283c:	4b22      	ldr	r3, [pc, #136]	; (80028c8 <_ZN9Vgascreen11draw_bitmapEiii+0xd0>)
 800283e:	623b      	str	r3, [r7, #32]
			break;
 8002840:	e00a      	b.n	8002858 <_ZN9Vgascreen11draw_bitmapEiii+0x60>
		case 3:
			bitmap = arrowDown;
 8002842:	4b22      	ldr	r3, [pc, #136]	; (80028cc <_ZN9Vgascreen11draw_bitmapEiii+0xd4>)
 8002844:	623b      	str	r3, [r7, #32]
			break;
 8002846:	e007      	b.n	8002858 <_ZN9Vgascreen11draw_bitmapEiii+0x60>
		case 4:
			bitmap = arrowRight;
 8002848:	4b21      	ldr	r3, [pc, #132]	; (80028d0 <_ZN9Vgascreen11draw_bitmapEiii+0xd8>)
 800284a:	623b      	str	r3, [r7, #32]
			break;
 800284c:	e004      	b.n	8002858 <_ZN9Vgascreen11draw_bitmapEiii+0x60>
		case 5:
			bitmap = arrowLeft;
 800284e:	4b21      	ldr	r3, [pc, #132]	; (80028d4 <_ZN9Vgascreen11draw_bitmapEiii+0xdc>)
 8002850:	623b      	str	r3, [r7, #32]
			break;
 8002852:	e001      	b.n	8002858 <_ZN9Vgascreen11draw_bitmapEiii+0x60>
		default:
			return 1; // Geen geldig bitmap nummer
 8002854:	2301      	movs	r3, #1
 8002856:	e02f      	b.n	80028b8 <_ZN9Vgascreen11draw_bitmapEiii+0xc0>
	}

	for (int i = 0; i < 32; i++)
 8002858:	2300      	movs	r3, #0
 800285a:	61fb      	str	r3, [r7, #28]
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	2b1f      	cmp	r3, #31
 8002860:	dc29      	bgt.n	80028b6 <_ZN9Vgascreen11draw_bitmapEiii+0xbe>
	{
		for (int j = 0; j < 32; j++)
 8002862:	2300      	movs	r3, #0
 8002864:	61bb      	str	r3, [r7, #24]
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	2b1f      	cmp	r3, #31
 800286a:	dc20      	bgt.n	80028ae <_ZN9Vgascreen11draw_bitmapEiii+0xb6>
		{
			color = bitmap[count];
 800286c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	6a3a      	ldr	r2, [r7, #32]
 8002872:	4413      	add	r3, r2
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	617b      	str	r3, [r7, #20]
			if (color < 100)
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	2b63      	cmp	r3, #99	; 0x63
 800287c:	dc10      	bgt.n	80028a0 <_ZN9Vgascreen11draw_bitmapEiii+0xa8>
			{
				UB_VGA_SetPixel(x_lo + j, y_lo + i, color);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	b29a      	uxth	r2, r3
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	b29b      	uxth	r3, r3
 8002886:	4413      	add	r3, r2
 8002888:	b298      	uxth	r0, r3
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	b29a      	uxth	r2, r3
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	b29b      	uxth	r3, r3
 8002892:	4413      	add	r3, r2
 8002894:	b29b      	uxth	r3, r3
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	b2d2      	uxtb	r2, r2
 800289a:	4619      	mov	r1, r3
 800289c:	f000 f9bc 	bl	8002c18 <UB_VGA_SetPixel>
			}
			count++;
 80028a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a2:	3301      	adds	r3, #1
 80028a4:	627b      	str	r3, [r7, #36]	; 0x24
		for (int j = 0; j < 32; j++)
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	3301      	adds	r3, #1
 80028aa:	61bb      	str	r3, [r7, #24]
 80028ac:	e7db      	b.n	8002866 <_ZN9Vgascreen11draw_bitmapEiii+0x6e>
	for (int i = 0; i < 32; i++)
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	3301      	adds	r3, #1
 80028b2:	61fb      	str	r3, [r7, #28]
 80028b4:	e7d2      	b.n	800285c <_ZN9Vgascreen11draw_bitmapEiii+0x64>
		}
	}
	return 0;
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3728      	adds	r7, #40	; 0x28
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	08003efc 	.word	0x08003efc
 80028c4:	08004f00 	.word	0x08004f00
 80028c8:	08005f04 	.word	0x08005f04
 80028cc:	08006f08 	.word	0x08006f08
 80028d0:	08007f0c 	.word	0x08007f0c
 80028d4:	08008f10 	.word	0x08008f10

080028d8 <_Z8DrawCharciiiii>:

int DrawChar(char c, int x, int y, int color, int stijl, int fontNr)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b08c      	sub	sp, #48	; 0x30
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60b9      	str	r1, [r7, #8]
 80028e0:	607a      	str	r2, [r7, #4]
 80028e2:	603b      	str	r3, [r7, #0]
 80028e4:	4603      	mov	r3, r0
 80028e6:	73fb      	strb	r3, [r7, #15]
	int i, j, cursief, charWidth;
	int charHeight = 8;
 80028e8:	2308      	movs	r3, #8
 80028ea:	61bb      	str	r3, [r7, #24]
	int index = c - 32;
 80028ec:	7bfb      	ldrb	r3, [r7, #15]
 80028ee:	3b20      	subs	r3, #32
 80028f0:	617b      	str	r3, [r7, #20]

	if (index < 0 || index > 95)
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	db02      	blt.n	80028fe <_Z8DrawCharciiiii+0x26>
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	2b5f      	cmp	r3, #95	; 0x5f
 80028fc:	dd01      	ble.n	8002902 <_Z8DrawCharciiiii+0x2a>
		return 1; //ongeldige karakters ingevoerd
 80028fe:	2301      	movs	r3, #1
 8002900:	e0a4      	b.n	8002a4c <_Z8DrawCharciiiii+0x174>

	const unsigned char* chr;
	chr = font2[index];
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	4613      	mov	r3, r2
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	4413      	add	r3, r2
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	4a51      	ldr	r2, [pc, #324]	; (8002a54 <_Z8DrawCharciiiii+0x17c>)
 800290e:	4413      	add	r3, r2
 8002910:	61fb      	str	r3, [r7, #28]

	switch (fontNr)
 8002912:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002914:	2b01      	cmp	r3, #1
 8002916:	d002      	beq.n	800291e <_Z8DrawCharciiiii+0x46>
 8002918:	2b02      	cmp	r3, #2
 800291a:	d00a      	beq.n	8002932 <_Z8DrawCharciiiii+0x5a>
 800291c:	e014      	b.n	8002948 <_Z8DrawCharciiiii+0x70>
	{
		case 1:
			chr = font1[index];
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	4613      	mov	r3, r2
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	1a9b      	subs	r3, r3, r2
 8002926:	4a4c      	ldr	r2, [pc, #304]	; (8002a58 <_Z8DrawCharciiiii+0x180>)
 8002928:	4413      	add	r3, r2
 800292a:	61fb      	str	r3, [r7, #28]
			charWidth = 7;
 800292c:	2307      	movs	r3, #7
 800292e:	623b      	str	r3, [r7, #32]
			break;
 8002930:	e014      	b.n	800295c <_Z8DrawCharciiiii+0x84>
		case 2:
			chr = font2[index];
 8002932:	697a      	ldr	r2, [r7, #20]
 8002934:	4613      	mov	r3, r2
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	4413      	add	r3, r2
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	4a45      	ldr	r2, [pc, #276]	; (8002a54 <_Z8DrawCharciiiii+0x17c>)
 800293e:	4413      	add	r3, r2
 8002940:	61fb      	str	r3, [r7, #28]
			charWidth = 6;
 8002942:	2306      	movs	r3, #6
 8002944:	623b      	str	r3, [r7, #32]
			break;
 8002946:	e009      	b.n	800295c <_Z8DrawCharciiiii+0x84>
		default:
			chr = font1[index];
 8002948:	697a      	ldr	r2, [r7, #20]
 800294a:	4613      	mov	r3, r2
 800294c:	00db      	lsls	r3, r3, #3
 800294e:	1a9b      	subs	r3, r3, r2
 8002950:	4a41      	ldr	r2, [pc, #260]	; (8002a58 <_Z8DrawCharciiiii+0x180>)
 8002952:	4413      	add	r3, r2
 8002954:	61fb      	str	r3, [r7, #28]
			charWidth = 7;
 8002956:	2307      	movs	r3, #7
 8002958:	623b      	str	r3, [r7, #32]
			break;
 800295a:	bf00      	nop
	}

	// Draw pixels
	for (j = 0; j < charWidth; j++)
 800295c:	2300      	movs	r3, #0
 800295e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002960:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002962:	6a3b      	ldr	r3, [r7, #32]
 8002964:	429a      	cmp	r2, r3
 8002966:	da70      	bge.n	8002a4a <_Z8DrawCharciiiii+0x172>
	{
		cursief = 0;
 8002968:	2300      	movs	r3, #0
 800296a:	627b      	str	r3, [r7, #36]	; 0x24
		for (i = 0; i < charHeight; i++)
 800296c:	2300      	movs	r3, #0
 800296e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002970:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	429a      	cmp	r2, r3
 8002976:	da64      	bge.n	8002a42 <_Z8DrawCharciiiii+0x16a>
		{
			if (chr[j] & (1 << i))
 8002978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800297a:	69fa      	ldr	r2, [r7, #28]
 800297c:	4413      	add	r3, r2
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	461a      	mov	r2, r3
 8002982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002984:	fa42 f303 	asr.w	r3, r2, r3
 8002988:	f003 0301 	and.w	r3, r3, #1
 800298c:	2b00      	cmp	r3, #0
 800298e:	d051      	beq.n	8002a34 <_Z8DrawCharciiiii+0x15c>
			{
				if (stijl == 0)
 8002990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002992:	2b00      	cmp	r3, #0
 8002994:	d115      	bne.n	80029c2 <_Z8DrawCharciiiii+0xea>
					UB_VGA_SetPixel(x + j - cursief, y + i, color);
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	b29a      	uxth	r2, r3
 800299a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800299c:	b29b      	uxth	r3, r3
 800299e:	4413      	add	r3, r2
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	b298      	uxth	r0, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	b29a      	uxth	r2, r3
 80029ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	4413      	add	r3, r2
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	683a      	ldr	r2, [r7, #0]
 80029b8:	b2d2      	uxtb	r2, r2
 80029ba:	4619      	mov	r1, r3
 80029bc:	f000 f92c 	bl	8002c18 <UB_VGA_SetPixel>
 80029c0:	e038      	b.n	8002a34 <_Z8DrawCharciiiii+0x15c>
				else if (stijl == 1)
 80029c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d124      	bne.n	8002a12 <_Z8DrawCharciiiii+0x13a>
				{
					UB_VGA_SetPixel(x + j, y + i, color);
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	4413      	add	r3, r2
 80029d2:	b298      	uxth	r0, r3
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029da:	b29b      	uxth	r3, r3
 80029dc:	4413      	add	r3, r2
 80029de:	b29b      	uxth	r3, r3
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	b2d2      	uxtb	r2, r2
 80029e4:	4619      	mov	r1, r3
 80029e6:	f000 f917 	bl	8002c18 <UB_VGA_SetPixel>
					UB_VGA_SetPixel(x + j + 1, y + i, color);
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	b29a      	uxth	r2, r3
 80029ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	4413      	add	r3, r2
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	3301      	adds	r3, #1
 80029f8:	b298      	uxth	r0, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	b29a      	uxth	r2, r3
 80029fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	4413      	add	r3, r2
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	683a      	ldr	r2, [r7, #0]
 8002a08:	b2d2      	uxtb	r2, r2
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	f000 f904 	bl	8002c18 <UB_VGA_SetPixel>
 8002a10:	e010      	b.n	8002a34 <_Z8DrawCharciiiii+0x15c>
				}
				else
					UB_VGA_SetPixel(x + j, y + i, color);
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	b29a      	uxth	r2, r3
 8002a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	4413      	add	r3, r2
 8002a1c:	b298      	uxth	r0, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	4413      	add	r3, r2
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	683a      	ldr	r2, [r7, #0]
 8002a2c:	b2d2      	uxtb	r2, r2
 8002a2e:	4619      	mov	r1, r3
 8002a30:	f000 f8f2 	bl	8002c18 <UB_VGA_SetPixel>
			}
			cursief++;
 8002a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a36:	3301      	adds	r3, #1
 8002a38:	627b      	str	r3, [r7, #36]	; 0x24
		for (i = 0; i < charHeight; i++)
 8002a3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a40:	e796      	b.n	8002970 <_Z8DrawCharciiiii+0x98>
	for (j = 0; j < charWidth; j++)
 8002a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a44:	3301      	adds	r3, #1
 8002a46:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a48:	e78a      	b.n	8002960 <_Z8DrawCharciiiii+0x88>
		}
	}
	return 0;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3730      	adds	r7, #48	; 0x30
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	0800a1b4 	.word	0x0800a1b4
 8002a58:	08009f14 	.word	0x08009f14

08002a5c <_ZN9Vgascreen9draw_textEiiPKciS1_i>:

int Vgascreen::draw_text(int x, int y, const char *str, int color,
		const char* style, int fontNr)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b088      	sub	sp, #32
 8002a60:	af02      	add	r7, sp, #8
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
 8002a68:	603b      	str	r3, [r7, #0]

	int stijl;
	if (strcmp(style, "cursief") == 0)
 8002a6a:	4918      	ldr	r1, [pc, #96]	; (8002acc <_ZN9Vgascreen9draw_textEiiPKciS1_i+0x70>)
 8002a6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a6e:	f7fd fbab 	bl	80001c8 <strcmp>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d102      	bne.n	8002a7e <_ZN9Vgascreen9draw_textEiiPKciS1_i+0x22>
		stijl = 0;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	617b      	str	r3, [r7, #20]
 8002a7c:	e00b      	b.n	8002a96 <_ZN9Vgascreen9draw_textEiiPKciS1_i+0x3a>
	else if (strcmp(style, "vet") == 0)
 8002a7e:	4914      	ldr	r1, [pc, #80]	; (8002ad0 <_ZN9Vgascreen9draw_textEiiPKciS1_i+0x74>)
 8002a80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a82:	f7fd fba1 	bl	80001c8 <strcmp>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d102      	bne.n	8002a92 <_ZN9Vgascreen9draw_textEiiPKciS1_i+0x36>
		stijl = 1;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	617b      	str	r3, [r7, #20]
 8002a90:	e001      	b.n	8002a96 <_ZN9Vgascreen9draw_textEiiPKciS1_i+0x3a>
	else
		stijl = 3;
 8002a92:	2303      	movs	r3, #3
 8002a94:	617b      	str	r3, [r7, #20]

	while (*str)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d010      	beq.n	8002ac0 <_ZN9Vgascreen9draw_textEiiPKciS1_i+0x64>
	{
		DrawChar(*str++, x, y, color, stijl, fontNr);
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	1c5a      	adds	r2, r3, #1
 8002aa2:	603a      	str	r2, [r7, #0]
 8002aa4:	7818      	ldrb	r0, [r3, #0]
 8002aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aa8:	9301      	str	r3, [sp, #4]
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	6a3b      	ldr	r3, [r7, #32]
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	68b9      	ldr	r1, [r7, #8]
 8002ab4:	f7ff ff10 	bl	80028d8 <_Z8DrawCharciiiii>
		x += 6;
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	3306      	adds	r3, #6
 8002abc:	60bb      	str	r3, [r7, #8]
	while (*str)
 8002abe:	e7ea      	b.n	8002a96 <_ZN9Vgascreen9draw_textEiiPKciS1_i+0x3a>
	}
	return 0;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3718      	adds	r7, #24
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	08003da0 	.word	0x08003da0
 8002ad0:	08003da8 	.word	0x08003da8

08002ad4 <_ZN9Vgascreen12clear_screenEi>:

int Vgascreen::clear_screen(int color)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
	UB_VGA_FillScreen(color);
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f000 f876 	bl	8002bd4 <UB_VGA_FillScreen>
	return 0;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <_ZSt4swapIiEvRT_S1_>:
    swap(_Tp& __a, _Tp& __b)
    noexcept(__and_<is_nothrow_move_constructible<_Tp>,
	            is_nothrow_move_assignable<_Tp>>::value)
#else
    void
    swap(_Tp& __a, _Tp& __b)
 8002af2:	b480      	push	{r7}
 8002af4:	b085      	sub	sp, #20
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
 8002afa:	6039      	str	r1, [r7, #0]
#endif
    {
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)

      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	601a      	str	r2, [r3, #0]
    }
 8002b10:	bf00      	nop
 8002b12:	3714      	adds	r7, #20
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bc80      	pop	{r7}
 8002b18:	4770      	bx	lr

08002b1a <_ZSt4swapIiLj3EEvRAT0__T_S2_>:
    typename enable_if<__is_swappable<_Tp>::value>::type
    swap(_Tp (&__a)[_Nm], _Tp (&__b)[_Nm])
    noexcept(__is_nothrow_swappable<_Tp>::value)
#else
    void
    swap(_Tp (&__a)[_Nm], _Tp (&__b)[_Nm])
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b084      	sub	sp, #16
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
 8002b22:	6039      	str	r1, [r7, #0]
#endif
    {
      for (size_t __n = 0; __n < _Nm; ++__n)
 8002b24:	2300      	movs	r3, #0
 8002b26:	60fb      	str	r3, [r7, #12]
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d80e      	bhi.n	8002b4c <_ZSt4swapIiLj3EEvRAT0__T_S2_+0x32>
	swap(__a[__n], __b[__n]);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	18d0      	adds	r0, r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	4619      	mov	r1, r3
 8002b40:	f7ff ffd7 	bl	8002af2 <_ZSt4swapIiEvRT_S1_>
      for (size_t __n = 0; __n < _Nm; ++__n)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	3301      	adds	r3, #1
 8002b48:	60fb      	str	r3, [r7, #12]
 8002b4a:	e7ed      	b.n	8002b28 <_ZSt4swapIiLj3EEvRAT0__T_S2_+0xe>
    }
 8002b4c:	bf00      	nop
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <UB_VGA_Screen_Init>:

//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
  uint16_t xp,yp;

  VGA.hsync_cnt=0;
 8002b5a:	4b1b      	ldr	r3, [pc, #108]	; (8002bc8 <UB_VGA_Screen_Init+0x74>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	801a      	strh	r2, [r3, #0]
  VGA.start_adr=0;
 8002b60:	4b19      	ldr	r3, [pc, #100]	; (8002bc8 <UB_VGA_Screen_Init+0x74>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg=0;
 8002b66:	4b18      	ldr	r3, [pc, #96]	; (8002bc8 <UB_VGA_Screen_Init+0x74>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	609a      	str	r2, [r3, #8]

  // RAM init total black
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	80bb      	strh	r3, [r7, #4]
 8002b70:	e017      	b.n	8002ba2 <UB_VGA_Screen_Init+0x4e>
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 8002b72:	2300      	movs	r3, #0
 8002b74:	80fb      	strh	r3, [r7, #6]
 8002b76:	e00d      	b.n	8002b94 <UB_VGA_Screen_Init+0x40>
      VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=0;
 8002b78:	88ba      	ldrh	r2, [r7, #4]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	4413      	add	r3, r2
 8002b80:	019b      	lsls	r3, r3, #6
 8002b82:	441a      	add	r2, r3
 8002b84:	88fb      	ldrh	r3, [r7, #6]
 8002b86:	4413      	add	r3, r2
 8002b88:	4a10      	ldr	r2, [pc, #64]	; (8002bcc <UB_VGA_Screen_Init+0x78>)
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	54d1      	strb	r1, [r2, r3]
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 8002b8e:	88fb      	ldrh	r3, [r7, #6]
 8002b90:	3301      	adds	r3, #1
 8002b92:	80fb      	strh	r3, [r7, #6]
 8002b94:	88fb      	ldrh	r3, [r7, #6]
 8002b96:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002b9a:	d9ed      	bls.n	8002b78 <UB_VGA_Screen_Init+0x24>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8002b9c:	88bb      	ldrh	r3, [r7, #4]
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	80bb      	strh	r3, [r7, #4]
 8002ba2:	88bb      	ldrh	r3, [r7, #4]
 8002ba4:	2bef      	cmp	r3, #239	; 0xef
 8002ba6:	d9e4      	bls.n	8002b72 <UB_VGA_Screen_Init+0x1e>
    }
  }

  // init IO-Pins
  P_VGA_InitIO();
 8002ba8:	f000 f858 	bl	8002c5c <P_VGA_InitIO>
  // init Timer
  P_VGA_InitTIM();
 8002bac:	f000 f8aa 	bl	8002d04 <P_VGA_InitTIM>
  // init DMA
  P_VGA_InitDMA();
 8002bb0:	f000 f93a 	bl	8002e28 <P_VGA_InitDMA>
  // init Interrupts
  P_VGA_InitINT();
 8002bb4:	f000 f90c 	bl	8002dd0 <P_VGA_InitINT>

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg=DMA2_Stream5->CR;
 8002bb8:	4b05      	ldr	r3, [pc, #20]	; (8002bd0 <UB_VGA_Screen_Init+0x7c>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a02      	ldr	r2, [pc, #8]	; (8002bc8 <UB_VGA_Screen_Init+0x74>)
 8002bbe:	6093      	str	r3, [r2, #8]
}
 8002bc0:	bf00      	nop
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	200002c8 	.word	0x200002c8
 8002bcc:	200002d4 	.word	0x200002d4
 8002bd0:	40026488 	.word	0x40026488

08002bd4 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4603      	mov	r3, r0
 8002bdc:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8002bde:	2300      	movs	r3, #0
 8002be0:	81bb      	strh	r3, [r7, #12]
 8002be2:	e012      	b.n	8002c0a <UB_VGA_FillScreen+0x36>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 8002be4:	2300      	movs	r3, #0
 8002be6:	81fb      	strh	r3, [r7, #14]
 8002be8:	e008      	b.n	8002bfc <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp,yp,color);
 8002bea:	79fa      	ldrb	r2, [r7, #7]
 8002bec:	89b9      	ldrh	r1, [r7, #12]
 8002bee:	89fb      	ldrh	r3, [r7, #14]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 f811 	bl	8002c18 <UB_VGA_SetPixel>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 8002bf6:	89fb      	ldrh	r3, [r7, #14]
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	81fb      	strh	r3, [r7, #14]
 8002bfc:	89fb      	ldrh	r3, [r7, #14]
 8002bfe:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002c02:	d3f2      	bcc.n	8002bea <UB_VGA_FillScreen+0x16>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8002c04:	89bb      	ldrh	r3, [r7, #12]
 8002c06:	3301      	adds	r3, #1
 8002c08:	81bb      	strh	r3, [r7, #12]
 8002c0a:	89bb      	ldrh	r3, [r7, #12]
 8002c0c:	2bef      	cmp	r3, #239	; 0xef
 8002c0e:	d9e9      	bls.n	8002be4 <UB_VGA_FillScreen+0x10>
    }
  }
}
 8002c10:	bf00      	nop
 8002c12:	3710      	adds	r7, #16
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	4603      	mov	r3, r0
 8002c20:	80fb      	strh	r3, [r7, #6]
 8002c22:	460b      	mov	r3, r1
 8002c24:	80bb      	strh	r3, [r7, #4]
 8002c26:	4613      	mov	r3, r2
 8002c28:	70fb      	strb	r3, [r7, #3]
  if(xp<VGA_DISPLAY_X && xp>= 0){
 8002c2a:	88fb      	ldrh	r3, [r7, #6]
 8002c2c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002c30:	d20d      	bcs.n	8002c4e <UB_VGA_SetPixel+0x36>
  	  if(yp<VGA_DISPLAY_Y && yp>=0){
 8002c32:	88bb      	ldrh	r3, [r7, #4]
 8002c34:	2bef      	cmp	r3, #239	; 0xef
 8002c36:	d80a      	bhi.n	8002c4e <UB_VGA_SetPixel+0x36>
  	  	  VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=color;
 8002c38:	88ba      	ldrh	r2, [r7, #4]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	4413      	add	r3, r2
 8002c40:	019b      	lsls	r3, r3, #6
 8002c42:	441a      	add	r2, r3
 8002c44:	88fb      	ldrh	r3, [r7, #6]
 8002c46:	4413      	add	r3, r2
 8002c48:	4903      	ldr	r1, [pc, #12]	; (8002c58 <UB_VGA_SetPixel+0x40>)
 8002c4a:	78fa      	ldrb	r2, [r7, #3]
 8002c4c:	54ca      	strb	r2, [r1, r3]
  	  	  //return 0;
  	  }else{
  		  //return 1;
  	  }
  }
}
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr
 8002c58:	200002d4 	.word	0x200002d4

08002c5c <P_VGA_InitIO>:
//--------------------------------------------------------------
// interne Funktionen
// init aller IO-Pins
//--------------------------------------------------------------
void P_VGA_InitIO(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
  // init RGB-Pins (PE8 - PE15)
  // as normal GPIOs
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8002c62:	2101      	movs	r1, #1
 8002c64:	2010      	movs	r0, #16
 8002c66:	f7fe fab3 	bl	80011d0 <RCC_AHB1PeriphClockCmd>

  // Config as Digital output
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 |
 8002c6a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002c6e:	603b      	str	r3, [r7, #0]
        GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002c70:	2301      	movs	r3, #1
 8002c72:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002c74:	2300      	movs	r3, #0
 8002c76:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOE, &GPIO_InitStructure);
 8002c80:	463b      	mov	r3, r7
 8002c82:	4619      	mov	r1, r3
 8002c84:	481d      	ldr	r0, [pc, #116]	; (8002cfc <P_VGA_InitIO+0xa0>)
 8002c86:	f7fe f925 	bl	8000ed4 <GPIO_Init>

  GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 8002c8a:	4b1c      	ldr	r3, [pc, #112]	; (8002cfc <P_VGA_InitIO+0xa0>)
 8002c8c:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8002c90:	835a      	strh	r2, [r3, #26]
  // init of the H-Sync Pin (PB11)
  // using Timer2 and CH4
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8002c92:	2101      	movs	r1, #1
 8002c94:	2002      	movs	r0, #2
 8002c96:	f7fe fa9b 	bl	80011d0 <RCC_AHB1PeriphClockCmd>

  // Config Pins as Digital-out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 8002c9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c9e:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 8002cac:	2301      	movs	r3, #1
 8002cae:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002cb0:	463b      	mov	r3, r7
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	4812      	ldr	r0, [pc, #72]	; (8002d00 <P_VGA_InitIO+0xa4>)
 8002cb6:	f7fe f90d 	bl	8000ed4 <GPIO_Init>

  // alternative function connect with IO
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 8002cba:	2201      	movs	r2, #1
 8002cbc:	210b      	movs	r1, #11
 8002cbe:	4810      	ldr	r0, [pc, #64]	; (8002d00 <P_VGA_InitIO+0xa4>)
 8002cc0:	f7fe f995 	bl	8000fee <GPIO_PinAFConfig>
  // init of V-Sync Pin (PB12)
  // using GPIO
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8002cc4:	2101      	movs	r1, #1
 8002cc6:	2002      	movs	r0, #2
 8002cc8:	f7fe fa82 	bl	80011d0 <RCC_AHB1PeriphClockCmd>

  // Config of the Pins as Digital out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8002ccc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cd0:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002ce2:	463b      	mov	r3, r7
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	4806      	ldr	r0, [pc, #24]	; (8002d00 <P_VGA_InitIO+0xa4>)
 8002ce8:	f7fe f8f4 	bl	8000ed4 <GPIO_Init>

  GPIOB->BSRRL = GPIO_Pin_12;
 8002cec:	4b04      	ldr	r3, [pc, #16]	; (8002d00 <P_VGA_InitIO+0xa4>)
 8002cee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002cf2:	831a      	strh	r2, [r3, #24]
}
 8002cf4:	bf00      	nop
 8002cf6:	3708      	adds	r7, #8
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	40020400 	.word	0x40020400

08002d04 <P_VGA_InitTIM>:
//--------------------------------------------------------------
// internal Function
// init Timer
//--------------------------------------------------------------
void P_VGA_InitTIM(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b088      	sub	sp, #32
 8002d08:	af00      	add	r7, sp, #0
  // init of Timer1 for
  // Pixeldata via DMA
  //---------------------------------------------

  // Clock enable
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	2001      	movs	r0, #1
 8002d0e:	f7fe fa9b 	bl	8001248 <RCC_APB2PeriphClockCmd>

  // Timer1 init
  TIM_TimeBaseStructure.TIM_Period =  VGA_TIM1_PERIODE;
 8002d12:	230b      	movs	r3, #11
 8002d14:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM1_PRESCALE;
 8002d16:	2300      	movs	r3, #0
 8002d18:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8002d22:	f107 0314 	add.w	r3, r7, #20
 8002d26:	4619      	mov	r1, r3
 8002d28:	4828      	ldr	r0, [pc, #160]	; (8002dcc <P_VGA_InitTIM+0xc8>)
 8002d2a:	f7fe fad5 	bl	80012d8 <TIM_TimeBaseInit>
  // CH4 for HSYNC-Signal
  // CH3 for DMA Trigger start
  //---------------------------------------------

  // Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8002d2e:	2101      	movs	r1, #1
 8002d30:	2001      	movs	r0, #1
 8002d32:	f7fe fa6b 	bl	800120c <RCC_APB1PeriphClockCmd>

  // Timer2 init
  TIM_TimeBaseStructure.TIM_Period = VGA_TIM2_HSYNC_PERIODE;
 8002d36:	f640 236b 	movw	r3, #2667	; 0xa6b
 8002d3a:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8002d40:	2300      	movs	r3, #0
 8002d42:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8002d44:	2300      	movs	r3, #0
 8002d46:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8002d48:	f107 0314 	add.w	r3, r7, #20
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d52:	f7fe fac1 	bl	80012d8 <TIM_TimeBaseInit>

  // Timer2 Channel 3 ( for DMA Trigger start)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8002d56:	2360      	movs	r3, #96	; 0x60
 8002d58:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HTRIGGER_START-VGA_TIM2_DMA_DELAY;
 8002d5e:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8002d62:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8002d64:	2302      	movs	r3, #2
 8002d66:	81bb      	strh	r3, [r7, #12]
  TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 8002d68:	463b      	mov	r3, r7
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d70:	f7fe fb5a 	bl	8001428 <TIM_OC3Init>
  TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8002d74:	2108      	movs	r1, #8
 8002d76:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d7a:	f7fe fc41 	bl	8001600 <TIM_OC3PreloadConfig>

  // Timer2 Channel 4 (for HSYNC)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8002d7e:	2360      	movs	r3, #96	; 0x60
 8002d80:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8002d82:	2301      	movs	r3, #1
 8002d84:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HSYNC_IMP;
 8002d86:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002d8a:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	81bb      	strh	r3, [r7, #12]
  TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8002d90:	463b      	mov	r3, r7
 8002d92:	4619      	mov	r1, r3
 8002d94:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002d98:	f7fe fbcc 	bl	8001534 <TIM_OC4Init>
  TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8002d9c:	2108      	movs	r1, #8
 8002d9e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002da2:	f7fe fc48 	bl	8001636 <TIM_OC4PreloadConfig>
  //---------------------------------------------
  // enable all Timers
  //---------------------------------------------

  // Timer1 enable
  TIM_ARRPreloadConfig(TIM1, ENABLE);
 8002da6:	2101      	movs	r1, #1
 8002da8:	4808      	ldr	r0, [pc, #32]	; (8002dcc <P_VGA_InitTIM+0xc8>)
 8002daa:	f7fe faff 	bl	80013ac <TIM_ARRPreloadConfig>

  // Timer2 enable
  TIM_ARRPreloadConfig(TIM2, ENABLE);
 8002dae:	2101      	movs	r1, #1
 8002db0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002db4:	f7fe fafa 	bl	80013ac <TIM_ARRPreloadConfig>
  TIM_Cmd(TIM2, ENABLE);
 8002db8:	2101      	movs	r1, #1
 8002dba:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002dbe:	f7fe fb14 	bl	80013ea <TIM_Cmd>

}
 8002dc2:	bf00      	nop
 8002dc4:	3720      	adds	r7, #32
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	40010000 	.word	0x40010000

08002dd0 <P_VGA_InitINT>:
//--------------------------------------------------------------
// internal Function
// init Interrupts
//--------------------------------------------------------------
void P_VGA_InitINT(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
  // init from DMA Interrupt
  // for TransferComplete Interrupt
  // DMA2, Stream5, Channel6
  //---------------------------------------------

  DMA_ITConfig(DMA2_Stream5, DMA_IT_TC, ENABLE);
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	2110      	movs	r1, #16
 8002dda:	4812      	ldr	r0, [pc, #72]	; (8002e24 <P_VGA_InitINT+0x54>)
 8002ddc:	f7fd ffbc 	bl	8000d58 <DMA_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = DMA2_Stream5_IRQn;
 8002de0:	2344      	movs	r3, #68	; 0x44
 8002de2:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 3;
 8002de4:	2303      	movs	r3, #3
 8002de6:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 8002de8:	2303      	movs	r3, #3
 8002dea:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002dec:	2301      	movs	r3, #1
 8002dee:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8002df0:	1d3b      	adds	r3, r7, #4
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7fd fd72 	bl	80008dc <NVIC_Init>
  // init of Timer2 Interrupt
  // for HSync-Counter using Update
  // for DMA Trigger START using CH3
  //---------------------------------------------

  TIM_ITConfig(TIM2,TIM_IT_CC3,ENABLE);
 8002df8:	2201      	movs	r2, #1
 8002dfa:	2108      	movs	r1, #8
 8002dfc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002e00:	f7fe fc36 	bl	8001670 <TIM_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8002e04:	231c      	movs	r3, #28
 8002e06:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002e10:	2301      	movs	r3, #1
 8002e12:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8002e14:	1d3b      	adds	r3, r7, #4
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fd fd60 	bl	80008dc <NVIC_Init>
}
 8002e1c:	bf00      	nop
 8002e1e:	3708      	adds	r7, #8
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	40026488 	.word	0x40026488

08002e28 <P_VGA_InitDMA>:
//--------------------------------------------------------------
// internal Function
// init DMA
//--------------------------------------------------------------
void P_VGA_InitDMA(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b090      	sub	sp, #64	; 0x40
 8002e2c:	af00      	add	r7, sp, #0
  // (look at page 217 of the Ref Manual)
  // DMA=2, Channel=6, Stream=5
  //---------------------------------------------

  // Clock Enable (DMA)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 8002e2e:	2101      	movs	r1, #1
 8002e30:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8002e34:	f7fe f9cc 	bl	80011d0 <RCC_AHB1PeriphClockCmd>

  // DMA init (DMA2, Channel6, Stream5)
  DMA_Cmd(DMA2_Stream5, DISABLE);
 8002e38:	2100      	movs	r1, #0
 8002e3a:	481b      	ldr	r0, [pc, #108]	; (8002ea8 <P_VGA_InitDMA+0x80>)
 8002e3c:	f7fd fef2 	bl	8000c24 <DMA_Cmd>
  DMA_DeInit(DMA2_Stream5);
 8002e40:	4819      	ldr	r0, [pc, #100]	; (8002ea8 <P_VGA_InitDMA+0x80>)
 8002e42:	f7fd fdc7 	bl	80009d4 <DMA_DeInit>
  DMA_InitStructure.DMA_Channel = DMA_Channel_6;
 8002e46:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 8002e4a:	607b      	str	r3, [r7, #4]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)VGA_GPIOE_ODR_ADDRESS;
 8002e4c:	4b17      	ldr	r3, [pc, #92]	; (8002eac <P_VGA_InitDMA+0x84>)
 8002e4e:	60bb      	str	r3, [r7, #8]
  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&VGA_RAM1;
 8002e50:	4b17      	ldr	r3, [pc, #92]	; (8002eb0 <P_VGA_InitDMA+0x88>)
 8002e52:	60fb      	str	r3, [r7, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8002e54:	2340      	movs	r3, #64	; 0x40
 8002e56:	613b      	str	r3, [r7, #16]
  DMA_InitStructure.DMA_BufferSize = VGA_DISPLAY_X+1;
 8002e58:	f240 1341 	movw	r3, #321	; 0x141
 8002e5c:	617b      	str	r3, [r7, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	61bb      	str	r3, [r7, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8002e62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e66:	61fb      	str	r3, [r7, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	623b      	str	r3, [r7, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	627b      	str	r3, [r7, #36]	; 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8002e70:	2300      	movs	r3, #0
 8002e72:	62bb      	str	r3, [r7, #40]	; 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8002e74:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002e78:	62fb      	str	r3, [r7, #44]	; 0x2c
  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	633b      	str	r3, [r7, #48]	; 0x30
  DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	637b      	str	r3, [r7, #52]	; 0x34
  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8002e82:	2300      	movs	r3, #0
 8002e84:	63bb      	str	r3, [r7, #56]	; 0x38
  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8002e86:	2300      	movs	r3, #0
 8002e88:	63fb      	str	r3, [r7, #60]	; 0x3c
  DMA_Init(DMA2_Stream5, &DMA_InitStructure);
 8002e8a:	1d3b      	adds	r3, r7, #4
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	4806      	ldr	r0, [pc, #24]	; (8002ea8 <P_VGA_InitDMA+0x80>)
 8002e90:	f7fd fe72 	bl	8000b78 <DMA_Init>

  // DMA-Timer1 enable
  TIM_DMACmd(TIM1,TIM_DMA_Update,ENABLE);
 8002e94:	2201      	movs	r2, #1
 8002e96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e9a:	4806      	ldr	r0, [pc, #24]	; (8002eb4 <P_VGA_InitDMA+0x8c>)
 8002e9c:	f7fe fc44 	bl	8001728 <TIM_DMACmd>
}
 8002ea0:	bf00      	nop
 8002ea2:	3740      	adds	r7, #64	; 0x40
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40026488 	.word	0x40026488
 8002eac:	40021015 	.word	0x40021015
 8002eb0:	200002d4 	.word	0x200002d4
 8002eb4:	40010000 	.word	0x40010000

08002eb8 <TIM2_IRQHandler>:
//
//   CC3-Interrupt    -> starts from DMA
// Watch it.. higher troughput when interrupt flag is left alone
//--------------------------------------------------------------
void TIM2_IRQHandler(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0

  // Interrupt of Timer2 CH3 occurred (for Trigger start)
  TIM_ClearITPendingBit(TIM2, TIM_IT_CC3);
 8002ebc:	2108      	movs	r1, #8
 8002ebe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002ec2:	f7fe fc21 	bl	8001708 <TIM_ClearITPendingBit>

  VGA.hsync_cnt++;
 8002ec6:	4b26      	ldr	r3, [pc, #152]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002ec8:	881b      	ldrh	r3, [r3, #0]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	b29a      	uxth	r2, r3
 8002ece:	4b24      	ldr	r3, [pc, #144]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002ed0:	801a      	strh	r2, [r3, #0]
  if(VGA.hsync_cnt>=VGA_VSYNC_PERIODE) {
 8002ed2:	4b23      	ldr	r3, [pc, #140]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002ed4:	881b      	ldrh	r3, [r3, #0]
 8002ed6:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8002eda:	d905      	bls.n	8002ee8 <TIM2_IRQHandler+0x30>
    // -----------
    VGA.hsync_cnt=0;
 8002edc:	4b20      	ldr	r3, [pc, #128]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr=(uint32_t)(&VGA_RAM1[0]);
 8002ee2:	4a20      	ldr	r2, [pc, #128]	; (8002f64 <TIM2_IRQHandler+0xac>)
 8002ee4:	4b1e      	ldr	r3, [pc, #120]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002ee6:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  if(VGA.hsync_cnt<VGA_VSYNC_IMP) {
 8002ee8:	4b1d      	ldr	r3, [pc, #116]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002eea:	881b      	ldrh	r3, [r3, #0]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d804      	bhi.n	8002efa <TIM2_IRQHandler+0x42>
    // HSync low
    GPIOB->BSRRH = GPIO_Pin_12;
 8002ef0:	4b1d      	ldr	r3, [pc, #116]	; (8002f68 <TIM2_IRQHandler+0xb0>)
 8002ef2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ef6:	835a      	strh	r2, [r3, #26]
 8002ef8:	e003      	b.n	8002f02 <TIM2_IRQHandler+0x4a>
  }
  else {
    // HSync High
    GPIOB->BSRRL = GPIO_Pin_12;
 8002efa:	4b1b      	ldr	r3, [pc, #108]	; (8002f68 <TIM2_IRQHandler+0xb0>)
 8002efc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f00:	831a      	strh	r2, [r3, #24]
  }

  // Test for DMA start
  if((VGA.hsync_cnt>=VGA_VSYNC_BILD_START) && (VGA.hsync_cnt<=VGA_VSYNC_BILD_STOP)) {
 8002f02:	4b17      	ldr	r3, [pc, #92]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002f04:	881b      	ldrh	r3, [r3, #0]
 8002f06:	2b23      	cmp	r3, #35	; 0x23
 8002f08:	d927      	bls.n	8002f5a <TIM2_IRQHandler+0xa2>
 8002f0a:	4b15      	ldr	r3, [pc, #84]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002f0c:	881b      	ldrh	r3, [r3, #0]
 8002f0e:	f240 2202 	movw	r2, #514	; 0x202
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d821      	bhi.n	8002f5a <TIM2_IRQHandler+0xa2>
    // after FP start => DMA Transfer

    // DMA2 init
	DMA2_Stream5->CR=VGA.dma2_cr_reg;
 8002f16:	4a15      	ldr	r2, [pc, #84]	; (8002f6c <TIM2_IRQHandler+0xb4>)
 8002f18:	4b11      	ldr	r3, [pc, #68]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR=VGA.start_adr;
 8002f1e:	4a13      	ldr	r2, [pc, #76]	; (8002f6c <TIM2_IRQHandler+0xb4>)
 8002f20:	4b0f      	ldr	r3, [pc, #60]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1|=TIM_CR1_CEN;
 8002f26:	4a12      	ldr	r2, [pc, #72]	; (8002f70 <TIM2_IRQHandler+0xb8>)
 8002f28:	4b11      	ldr	r3, [pc, #68]	; (8002f70 <TIM2_IRQHandler+0xb8>)
 8002f2a:	881b      	ldrh	r3, [r3, #0]
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	f043 0301 	orr.w	r3, r3, #1
 8002f32:	b29b      	uxth	r3, r3
 8002f34:	8013      	strh	r3, [r2, #0]
    // DMA2 enable
    DMA2_Stream5->CR|=DMA_SxCR_EN;
 8002f36:	4a0d      	ldr	r2, [pc, #52]	; (8002f6c <TIM2_IRQHandler+0xb4>)
 8002f38:	4b0c      	ldr	r3, [pc, #48]	; (8002f6c <TIM2_IRQHandler+0xb4>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	6013      	str	r3, [r2, #0]

    // Test Adrespointer for high
    if((VGA.hsync_cnt & 0x01)!=0) {
 8002f42:	4b07      	ldr	r3, [pc, #28]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002f44:	881b      	ldrh	r3, [r3, #0]
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d005      	beq.n	8002f5a <TIM2_IRQHandler+0xa2>
      // inc after Hsync
      VGA.start_adr+=(VGA_DISPLAY_X+1);
 8002f4e:	4b04      	ldr	r3, [pc, #16]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f203 1341 	addw	r3, r3, #321	; 0x141
 8002f56:	4a02      	ldr	r2, [pc, #8]	; (8002f60 <TIM2_IRQHandler+0xa8>)
 8002f58:	6053      	str	r3, [r2, #4]
    }
  }
}
 8002f5a:	bf00      	nop
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	200002c8 	.word	0x200002c8
 8002f64:	200002d4 	.word	0x200002d4
 8002f68:	40020400 	.word	0x40020400
 8002f6c:	40026488 	.word	0x40026488
 8002f70:	40010000 	.word	0x40010000

08002f74 <DMA2_Stream5_IRQHandler>:
//   after TransferCompleteInterrupt -> stop DMA
//
// still a bit buggy
//--------------------------------------------------------------
void DMA2_Stream5_IRQHandler(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	af00      	add	r7, sp, #0
  if(DMA_GetITStatus(DMA2_Stream5, DMA_IT_TCIF5))
 8002f78:	490d      	ldr	r1, [pc, #52]	; (8002fb0 <DMA2_Stream5_IRQHandler+0x3c>)
 8002f7a:	480e      	ldr	r0, [pc, #56]	; (8002fb4 <DMA2_Stream5_IRQHandler+0x40>)
 8002f7c:	f7fd ff26 	bl	8000dcc <DMA_GetITStatus>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d012      	beq.n	8002fac <DMA2_Stream5_IRQHandler+0x38>
  {
    // TransferInterruptComplete Interrupt from DMA2
    DMA_ClearITPendingBit(DMA2_Stream5, DMA_IT_TCIF5);
 8002f86:	490a      	ldr	r1, [pc, #40]	; (8002fb0 <DMA2_Stream5_IRQHandler+0x3c>)
 8002f88:	480a      	ldr	r0, [pc, #40]	; (8002fb4 <DMA2_Stream5_IRQHandler+0x40>)
 8002f8a:	f7fd ff75 	bl	8000e78 <DMA_ClearITPendingBit>
    // stop after all pixels => DMA Transfer stop

    // Timer1 stop
    TIM1->CR1&=~TIM_CR1_CEN;
 8002f8e:	4a0a      	ldr	r2, [pc, #40]	; (8002fb8 <DMA2_Stream5_IRQHandler+0x44>)
 8002f90:	4b09      	ldr	r3, [pc, #36]	; (8002fb8 <DMA2_Stream5_IRQHandler+0x44>)
 8002f92:	881b      	ldrh	r3, [r3, #0]
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	f023 0301 	bic.w	r3, r3, #1
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	8013      	strh	r3, [r2, #0]
    // DMA2 disable
    DMA2_Stream5->CR=0;
 8002f9e:	4b05      	ldr	r3, [pc, #20]	; (8002fb4 <DMA2_Stream5_IRQHandler+0x40>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
    // switch on black
    GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 8002fa4:	4b05      	ldr	r3, [pc, #20]	; (8002fbc <DMA2_Stream5_IRQHandler+0x48>)
 8002fa6:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8002faa:	835a      	strh	r2, [r3, #26]
  }
}
 8002fac:	bf00      	nop
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	20008800 	.word	0x20008800
 8002fb4:	40026488 	.word	0x40026488
 8002fb8:	40010000 	.word	0x40010000
 8002fbc:	40021000 	.word	0x40021000

08002fc0 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8002fc4:	4b38      	ldr	r3, [pc, #224]	; (80030a8 <Audio_MAL_IRQHandler+0xe8>)
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	4b38      	ldr	r3, [pc, #224]	; (80030ac <Audio_MAL_IRQHandler+0xec>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4619      	mov	r1, r3
 8002fce:	4610      	mov	r0, r2
 8002fd0:	f7fd fe5a 	bl	8000c88 <DMA_GetFlagStatus>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d064      	beq.n	80030a4 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8002fda:	4b35      	ldr	r3, [pc, #212]	; (80030b0 <Audio_MAL_IRQHandler+0xf0>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d04c      	beq.n	800307c <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8002fe2:	bf00      	nop
 8002fe4:	4b30      	ldr	r3, [pc, #192]	; (80030a8 <Audio_MAL_IRQHandler+0xe8>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7fd fe36 	bl	8000c5a <DMA_GetCmdStatus>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1f7      	bne.n	8002fe4 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8002ff4:	4b2c      	ldr	r3, [pc, #176]	; (80030a8 <Audio_MAL_IRQHandler+0xe8>)
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	4b2c      	ldr	r3, [pc, #176]	; (80030ac <Audio_MAL_IRQHandler+0xec>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	4610      	mov	r0, r2
 8003000:	f7fd fe7c 	bl	8000cfc <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8003004:	4b2b      	ldr	r3, [pc, #172]	; (80030b4 <Audio_MAL_IRQHandler+0xf4>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	461a      	mov	r2, r3
 800300a:	4b2b      	ldr	r3, [pc, #172]	; (80030b8 <Audio_MAL_IRQHandler+0xf8>)
 800300c:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 800300e:	4b28      	ldr	r3, [pc, #160]	; (80030b0 <Audio_MAL_IRQHandler+0xf0>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003016:	4293      	cmp	r3, r2
 8003018:	bf28      	it	cs
 800301a:	4613      	movcs	r3, r2
 800301c:	4a26      	ldr	r2, [pc, #152]	; (80030b8 <Audio_MAL_IRQHandler+0xf8>)
 800301e:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8003020:	4b21      	ldr	r3, [pc, #132]	; (80030a8 <Audio_MAL_IRQHandler+0xe8>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4924      	ldr	r1, [pc, #144]	; (80030b8 <Audio_MAL_IRQHandler+0xf8>)
 8003026:	4618      	mov	r0, r3
 8003028:	f7fd fda6 	bl	8000b78 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 800302c:	4b1e      	ldr	r3, [pc, #120]	; (80030a8 <Audio_MAL_IRQHandler+0xe8>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2101      	movs	r1, #1
 8003032:	4618      	mov	r0, r3
 8003034:	f7fd fdf6 	bl	8000c24 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8003038:	4b1e      	ldr	r3, [pc, #120]	; (80030b4 <Audio_MAL_IRQHandler+0xf4>)
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	4b1c      	ldr	r3, [pc, #112]	; (80030b0 <Audio_MAL_IRQHandler+0xf0>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003044:	d203      	bcs.n	800304e <Audio_MAL_IRQHandler+0x8e>
 8003046:	4b1a      	ldr	r3, [pc, #104]	; (80030b0 <Audio_MAL_IRQHandler+0xf0>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	005b      	lsls	r3, r3, #1
 800304c:	e000      	b.n	8003050 <Audio_MAL_IRQHandler+0x90>
 800304e:	4b1b      	ldr	r3, [pc, #108]	; (80030bc <Audio_MAL_IRQHandler+0xfc>)
 8003050:	4413      	add	r3, r2
 8003052:	4a18      	ldr	r2, [pc, #96]	; (80030b4 <Audio_MAL_IRQHandler+0xf4>)
 8003054:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8003056:	4b16      	ldr	r3, [pc, #88]	; (80030b0 <Audio_MAL_IRQHandler+0xf0>)
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	4b15      	ldr	r3, [pc, #84]	; (80030b0 <Audio_MAL_IRQHandler+0xf0>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003062:	428b      	cmp	r3, r1
 8003064:	bf28      	it	cs
 8003066:	460b      	movcs	r3, r1
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	4a11      	ldr	r2, [pc, #68]	; (80030b0 <Audio_MAL_IRQHandler+0xf0>)
 800306c:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800306e:	4b0e      	ldr	r3, [pc, #56]	; (80030a8 <Audio_MAL_IRQHandler+0xe8>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2101      	movs	r1, #1
 8003074:	4618      	mov	r0, r3
 8003076:	f7fd fdd5 	bl	8000c24 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800307a:	e013      	b.n	80030a4 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 800307c:	4b0a      	ldr	r3, [pc, #40]	; (80030a8 <Audio_MAL_IRQHandler+0xe8>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2100      	movs	r1, #0
 8003082:	4618      	mov	r0, r3
 8003084:	f7fd fdce 	bl	8000c24 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8003088:	4b07      	ldr	r3, [pc, #28]	; (80030a8 <Audio_MAL_IRQHandler+0xe8>)
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	4b07      	ldr	r3, [pc, #28]	; (80030ac <Audio_MAL_IRQHandler+0xec>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4619      	mov	r1, r3
 8003092:	4610      	mov	r0, r2
 8003094:	f7fd fe32 	bl	8000cfc <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8003098:	4b06      	ldr	r3, [pc, #24]	; (80030b4 <Audio_MAL_IRQHandler+0xf4>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2100      	movs	r1, #0
 800309e:	4618      	mov	r0, r3
 80030a0:	f000 fce3 	bl	8003a6a <EVAL_AUDIO_TransferComplete_CallBack>
}
 80030a4:	bf00      	nop
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	2000001c 	.word	0x2000001c
 80030ac:	20000020 	.word	0x20000020
 80030b0:	20000014 	.word	0x20000014
 80030b4:	20017cc0 	.word	0x20017cc0
 80030b8:	20017d00 	.word	0x20017d00
 80030bc:	0001fffe 	.word	0x0001fffe

080030c0 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80030c4:	f7ff ff7c 	bl	8002fc0 <Audio_MAL_IRQHandler>
}
 80030c8:	bf00      	nop
 80030ca:	bd80      	pop	{r7, pc}

080030cc <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80030d0:	f7ff ff76 	bl	8002fc0 <Audio_MAL_IRQHandler>
}
 80030d4:	bf00      	nop
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80030dc:	2102      	movs	r1, #2
 80030de:	480d      	ldr	r0, [pc, #52]	; (8003114 <SPI3_IRQHandler+0x3c>)
 80030e0:	f7fe f8de 	bl	80012a0 <SPI_I2S_GetFlagStatus>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d011      	beq.n	800310e <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80030ea:	4b0b      	ldr	r3, [pc, #44]	; (8003118 <SPI3_IRQHandler+0x40>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d106      	bne.n	8003100 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80030f2:	f000 fcc4 	bl	8003a7e <EVAL_AUDIO_GetSampleCallBack>
 80030f6:	4603      	mov	r3, r0
 80030f8:	4619      	mov	r1, r3
 80030fa:	2004      	movs	r0, #4
 80030fc:	f7fd fc50 	bl	80009a0 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8003100:	f000 fcbd 	bl	8003a7e <EVAL_AUDIO_GetSampleCallBack>
 8003104:	4603      	mov	r3, r0
 8003106:	4619      	mov	r1, r3
 8003108:	4802      	ldr	r0, [pc, #8]	; (8003114 <SPI3_IRQHandler+0x3c>)
 800310a:	f7fe f8bb 	bl	8001284 <SPI_I2S_SendData>
  }
}
 800310e:	bf00      	nop
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	40003c00 	.word	0x40003c00
 8003118:	20000018 	.word	0x20000018

0800311c <_ZN2IO5writeEPc>:

//--------------------------------------------------------------
// IO::write()
//--------------------------------------------------------------
void write(char *text_out)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
	UART::write(text_out);
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f7fe fd13 	bl	8001b50 <write>
}
 800312a:	bf00      	nop
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <_ZN2IO4readEPc>:

//--------------------------------------------------------------
// IO::read()
//--------------------------------------------------------------
int read(char *buf)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
	return UART::read(buf);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f7fe fd24 	bl	8001b88 <read>
 8003140:	4603      	mov	r3, r0
}
 8003142:	4618      	mov	r0, r3
 8003144:	3708      	adds	r7, #8
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}

0800314a <_ZN2IO9stop_ReadEv>:

//--------------------------------------------------------------
// IO::stop_Read()
//--------------------------------------------------------------
void stop_Read()
{
 800314a:	b580      	push	{r7, lr}
 800314c:	af00      	add	r7, sp, #0
	UART::stop_Read();
 800314e:	f7fe fd6d 	bl	8001c2c <stop_Read>
	return;
 8003152:	bf00      	nop
}
 8003154:	bd80      	pop	{r7, pc}

08003156 <_ZN2IO7init_IOEv>:

//--------------------------------------------------------------
// Initiate the IO-layer
//--------------------------------------------------------------
void init_IO()
{
 8003156:	b580      	push	{r7, lr}
 8003158:	af00      	add	r7, sp, #0
	UART::init_UART2();
 800315a:	f7fe fcdb 	bl	8001b14 <init_UART2>
	//UART::init_IDLE_Line();
	return;
 800315e:	bf00      	nop
}
 8003160:	bd80      	pop	{r7, pc}

08003162 <_ZN2LL7logic_tC1Ev>:
	Vgascreen screen;					/**< The Vgascreen object. */
	volatile int waiting;				/**< The waiting FLAG. */
	volatile int bufferIndex;			/**< Integer for the current command. */
	volatile int bufferCnt;				/**< Amount of commands buffered. */
	command_t buffers[MAX_BUFFERS];		/**< Buffer for the commands. */
}logic_t;
 8003162:	b580      	push	{r7, lr}
 8003164:	b082      	sub	sp, #8
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4618      	mov	r0, r3
 800316e:	f7fe fec3 	bl	8001ef8 <_ZN9VgascreenC1Ev>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4618      	mov	r0, r3
 8003176:	3708      	adds	r7, #8
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <_ZN9VgascreenaSERKS_>:
		{ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } };

/*!
 * \brief de VGA class
 */
class Vgascreen
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	6039      	str	r1, [r7, #0]
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685a      	ldr	r2, [r3, #4]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	605a      	str	r2, [r3, #4]
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	689a      	ldr	r2, [r3, #8]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	609a      	str	r2, [r3, #8]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4618      	mov	r0, r3
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	bc80      	pop	{r7}
 80031a0:	4770      	bx	lr
	...

080031a4 <_ZN2LL7init_LLEv>:

//--------------------------------------------------------------
// Initiate logicLevel
//--------------------------------------------------------------
void init_LL()
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
	// TODO Auto-generated constructor stub
	logic.screen = Vgascreen();
 80031aa:	1d3b      	adds	r3, r7, #4
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7fe fea3 	bl	8001ef8 <_ZN9VgascreenC1Ev>
 80031b2:	1d3b      	adds	r3, r7, #4
 80031b4:	4619      	mov	r1, r3
 80031b6:	480b      	ldr	r0, [pc, #44]	; (80031e4 <_ZN2LL7init_LLEv+0x40>)
 80031b8:	f7ff ffe0 	bl	800317c <_ZN9VgascreenaSERKS_>
 80031bc:	1d3b      	adds	r3, r7, #4
 80031be:	4618      	mov	r0, r3
 80031c0:	f7fe feac 	bl	8001f1c <_ZN9VgascreenD1Ev>
	logic.waiting = RESET;
 80031c4:	4b07      	ldr	r3, [pc, #28]	; (80031e4 <_ZN2LL7init_LLEv+0x40>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	60da      	str	r2, [r3, #12]
	logic.bufferIndex = RESET;
 80031ca:	4b06      	ldr	r3, [pc, #24]	; (80031e4 <_ZN2LL7init_LLEv+0x40>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	611a      	str	r2, [r3, #16]
	logic.bufferCnt = RESET;
 80031d0:	4b04      	ldr	r3, [pc, #16]	; (80031e4 <_ZN2LL7init_LLEv+0x40>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	615a      	str	r2, [r3, #20]
	init_TIM5();				//init TIM5 for the wait function.
 80031d6:	f000 f807 	bl	80031e8 <init_TIM5>

	return;
 80031da:	bf00      	nop
}
 80031dc:	3710      	adds	r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	20012fc4 	.word	0x20012fc4

080031e8 <init_TIM5>:

//--------------------------------------------------------------
// Initiate TIM5
//--------------------------------------------------------------
void init_TIM5(void)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
	//Enable the TIM5 system clock.
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 80031ee:	2101      	movs	r1, #1
 80031f0:	2008      	movs	r0, #8
 80031f2:	f7fe f80b 	bl	800120c <RCC_APB1PeriphClockCmd>

	//Set the TIM5 settings
	TIM_TimeBaseInitTypeDef timerInitStructure;
	timerInitStructure.TIM_Prescaler = TIM5_PRESCALE;
 80031f6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80031fa:	80bb      	strh	r3, [r7, #4]
	timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80031fc:	2300      	movs	r3, #0
 80031fe:	80fb      	strh	r3, [r7, #6]
	timerInitStructure.TIM_Period = TIM5_PERIOD;
 8003200:	4b13      	ldr	r3, [pc, #76]	; (8003250 <init_TIM5+0x68>)
 8003202:	60bb      	str	r3, [r7, #8]
	timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8003204:	2300      	movs	r3, #0
 8003206:	81bb      	strh	r3, [r7, #12]
	timerInitStructure.TIM_RepetitionCounter = TIM5_REP;
 8003208:	2301      	movs	r3, #1
 800320a:	73bb      	strb	r3, [r7, #14]
	TIM_TimeBaseInit(TIM5, &timerInitStructure);
 800320c:	1d3b      	adds	r3, r7, #4
 800320e:	4619      	mov	r1, r3
 8003210:	4810      	ldr	r0, [pc, #64]	; (8003254 <init_TIM5+0x6c>)
 8003212:	f7fe f861 	bl	80012d8 <TIM_TimeBaseInit>

	TIM5->CNT = RESET;		//Reset the counter.
 8003216:	4b0f      	ldr	r3, [pc, #60]	; (8003254 <init_TIM5+0x6c>)
 8003218:	2200      	movs	r2, #0
 800321a:	625a      	str	r2, [r3, #36]	; 0x24
	TIM5->SR = ~(TIM_FLAG_Update);	//Update the flag.
 800321c:	4b0d      	ldr	r3, [pc, #52]	; (8003254 <init_TIM5+0x6c>)
 800321e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003222:	821a      	strh	r2, [r3, #16]

	//Enable interrupts
	TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 8003224:	2201      	movs	r2, #1
 8003226:	2101      	movs	r1, #1
 8003228:	480a      	ldr	r0, [pc, #40]	; (8003254 <init_TIM5+0x6c>)
 800322a:	f7fe fa21 	bl	8001670 <TIM_ITConfig>

	//Set interrupt handler for TIM5
	NVIC_InitTypeDef nvicStructure;
	nvicStructure.NVIC_IRQChannel = TIM5_IRQn;
 800322e:	2332      	movs	r3, #50	; 0x32
 8003230:	703b      	strb	r3, [r7, #0]
	nvicStructure.NVIC_IRQChannelPreemptionPriority = LOW_PRIORITY;
 8003232:	2300      	movs	r3, #0
 8003234:	707b      	strb	r3, [r7, #1]
	nvicStructure.NVIC_IRQChannelSubPriority = LOW_PRIORITY;
 8003236:	2300      	movs	r3, #0
 8003238:	70bb      	strb	r3, [r7, #2]
	nvicStructure.NVIC_IRQChannelCmd = ENABLE;
 800323a:	2301      	movs	r3, #1
 800323c:	70fb      	strb	r3, [r7, #3]
	NVIC_Init(&nvicStructure);
 800323e:	463b      	mov	r3, r7
 8003240:	4618      	mov	r0, r3
 8003242:	f7fd fb4b 	bl	80008dc <NVIC_Init>


	return;	//Return
 8003246:	bf00      	nop
}
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	00014820 	.word	0x00014820
 8003254:	40000c00 	.word	0x40000c00

08003258 <_ZN2LL4execEv>:

//--------------------------------------------------------------
// Execute command or command buffer.
//--------------------------------------------------------------
int exec(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b092      	sub	sp, #72	; 0x48
 800325c:	af06      	add	r7, sp, #24
	//Local variables
	char *str;		//Local string to check with.
	int a, b, c, d, e, f, g;		//Integers to save the strtol() values.
	int i = 0;						//while loop counter.
 800325e:	2300      	movs	r3, #0
 8003260:	62fb      	str	r3, [r7, #44]	; 0x2c
	int err = 0;
 8003262:	2300      	movs	r3, #0
 8003264:	62bb      	str	r3, [r7, #40]	; 0x28
	int color;//Integer to save the color value.
	int fill;

	//Execute commands as long as the index+i is below the bufferCnt and if the waiting flag isnt set.
	while(i+logic.bufferIndex<logic.bufferCnt && logic.waiting == 0)
 8003266:	4ba1      	ldr	r3, [pc, #644]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003268:	691a      	ldr	r2, [r3, #16]
 800326a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800326c:	441a      	add	r2, r3
 800326e:	4b9f      	ldr	r3, [pc, #636]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	429a      	cmp	r2, r3
 8003274:	da05      	bge.n	8003282 <_ZN2LL4execEv+0x2a>
 8003276:	4b9d      	ldr	r3, [pc, #628]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <_ZN2LL4execEv+0x2a>
 800327e:	2301      	movs	r3, #1
 8003280:	e000      	b.n	8003284 <_ZN2LL4execEv+0x2c>
 8003282:	2300      	movs	r3, #0
 8003284:	2b00      	cmp	r3, #0
 8003286:	f000 81e6 	beq.w	8003656 <_ZN2LL4execEv+0x3fe>
	{
		str = logic.buffers[i+logic.bufferIndex].type;
 800328a:	4b98      	ldr	r3, [pc, #608]	; (80034ec <_ZN2LL4execEv+0x294>)
 800328c:	691a      	ldr	r2, [r3, #16]
 800328e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003290:	4413      	add	r3, r2
 8003292:	22a4      	movs	r2, #164	; 0xa4
 8003294:	fb02 f303 	mul.w	r3, r2, r3
 8003298:	3318      	adds	r3, #24
 800329a:	4a94      	ldr	r2, [pc, #592]	; (80034ec <_ZN2LL4execEv+0x294>)
 800329c:	4413      	add	r3, r2
 800329e:	627b      	str	r3, [r7, #36]	; 0x24

		if (strcmp(str, "clearscherm") == 0)			//Command without int.
 80032a0:	4993      	ldr	r1, [pc, #588]	; (80034f0 <_ZN2LL4execEv+0x298>)
 80032a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80032a4:	f7fc ff90 	bl	80001c8 <strcmp>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d113      	bne.n	80032d6 <_ZN2LL4execEv+0x7e>
		{
			color = color_To_Int(logic.buffers[i+logic.bufferIndex].input1);		//Get the color value.
 80032ae:	4b8f      	ldr	r3, [pc, #572]	; (80034ec <_ZN2LL4execEv+0x294>)
 80032b0:	691a      	ldr	r2, [r3, #16]
 80032b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032b4:	4413      	add	r3, r2
 80032b6:	22a4      	movs	r2, #164	; 0xa4
 80032b8:	fb02 f303 	mul.w	r3, r2, r3
 80032bc:	3320      	adds	r3, #32
 80032be:	4a8b      	ldr	r2, [pc, #556]	; (80034ec <_ZN2LL4execEv+0x294>)
 80032c0:	4413      	add	r3, r2
 80032c2:	3307      	adds	r3, #7
 80032c4:	4618      	mov	r0, r3
 80032c6:	f000 faf1 	bl	80038ac <_ZN2LL12color_To_IntEPc>
 80032ca:	6238      	str	r0, [r7, #32]
			logic.screen.clear_screen(color);									//Clear the screen.
 80032cc:	6a39      	ldr	r1, [r7, #32]
 80032ce:	4887      	ldr	r0, [pc, #540]	; (80034ec <_ZN2LL4execEv+0x294>)
 80032d0:	f7ff fc00 	bl	8002ad4 <_ZN9Vgascreen12clear_screenEi>
 80032d4:	e1bb      	b.n	800364e <_ZN2LL4execEv+0x3f6>
		}else if(strcmp(str, "repeat") == 0)
 80032d6:	4987      	ldr	r1, [pc, #540]	; (80034f4 <_ZN2LL4execEv+0x29c>)
 80032d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80032da:	f7fc ff75 	bl	80001c8 <strcmp>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d115      	bne.n	8003310 <_ZN2LL4execEv+0xb8>
		{
			//Only repeat if repat is the last input given.
			//This way its possible to cancel the repeat loop by sending a new command.
			if (i+logic.bufferIndex == logic.bufferCnt-1)
 80032e4:	4b81      	ldr	r3, [pc, #516]	; (80034ec <_ZN2LL4execEv+0x294>)
 80032e6:	691a      	ldr	r2, [r3, #16]
 80032e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ea:	441a      	add	r2, r3
 80032ec:	4b7f      	ldr	r3, [pc, #508]	; (80034ec <_ZN2LL4execEv+0x294>)
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	3b01      	subs	r3, #1
 80032f2:	429a      	cmp	r2, r3
 80032f4:	bf0c      	ite	eq
 80032f6:	2301      	moveq	r3, #1
 80032f8:	2300      	movne	r3, #0
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f000 81a6 	beq.w	800364e <_ZN2LL4execEv+0x3f6>
			{
				logic.bufferIndex = 0;		//Reset the bufferIndex
 8003302:	4b7a      	ldr	r3, [pc, #488]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003304:	2200      	movs	r2, #0
 8003306:	611a      	str	r2, [r3, #16]
				exec();					//Exec the first command. (Should be a wait ("wacht"))
 8003308:	f7ff ffa6 	bl	8003258 <_ZN2LL4execEv>
				return 0;				//Done here, return to finish the wait.
 800330c:	2300      	movs	r3, #0
 800330e:	e1ba      	b.n	8003686 <_ZN2LL4execEv+0x42e>
			}
		}
		else							//Command with 1x int.
		{
			a = (int) strtol(logic.buffers[i+logic.bufferIndex].input1, NULL, 10);		//set int a as (int)input1
 8003310:	4b76      	ldr	r3, [pc, #472]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003312:	691a      	ldr	r2, [r3, #16]
 8003314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003316:	4413      	add	r3, r2
 8003318:	22a4      	movs	r2, #164	; 0xa4
 800331a:	fb02 f303 	mul.w	r3, r2, r3
 800331e:	3320      	adds	r3, #32
 8003320:	4a72      	ldr	r2, [pc, #456]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003322:	4413      	add	r3, r2
 8003324:	3307      	adds	r3, #7
 8003326:	220a      	movs	r2, #10
 8003328:	2100      	movs	r1, #0
 800332a:	4618      	mov	r0, r3
 800332c:	f000 fcf2 	bl	8003d14 <strtol>
 8003330:	61f8      	str	r0, [r7, #28]
			if (strcmp(str, "wacht") == 0)
 8003332:	4971      	ldr	r1, [pc, #452]	; (80034f8 <_ZN2LL4execEv+0x2a0>)
 8003334:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003336:	f7fc ff47 	bl	80001c8 <strcmp>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d106      	bne.n	800334e <_ZN2LL4execEv+0xf6>
			{
				wait_Ms(a);									// wait a ms.
 8003340:	69f8      	ldr	r0, [r7, #28]
 8003342:	f000 fa8f 	bl	8003864 <wait_Ms>
				i++;										//Increase i to not get stuck in an endless loop of waiting.
 8003346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003348:	3301      	adds	r3, #1
 800334a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800334c:	e17f      	b.n	800364e <_ZN2LL4execEv+0x3f6>
			}
			else										//Command with 2x int.
			{
				b = (int) strtol(logic.buffers[i+logic.bufferIndex].input2, NULL, 10);		//set int b as strtol(input2)
 800334e:	4b67      	ldr	r3, [pc, #412]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003350:	691a      	ldr	r2, [r3, #16]
 8003352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003354:	4413      	add	r3, r2
 8003356:	22a4      	movs	r2, #164	; 0xa4
 8003358:	fb02 f303 	mul.w	r3, r2, r3
 800335c:	3330      	adds	r3, #48	; 0x30
 800335e:	4a63      	ldr	r2, [pc, #396]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003360:	4413      	add	r3, r2
 8003362:	3306      	adds	r3, #6
 8003364:	220a      	movs	r2, #10
 8003366:	2100      	movs	r1, #0
 8003368:	4618      	mov	r0, r3
 800336a:	f000 fcd3 	bl	8003d14 <strtol>
 800336e:	61b8      	str	r0, [r7, #24]
				if (strcmp(str, "tekst") == 0)
 8003370:	4962      	ldr	r1, [pc, #392]	; (80034fc <_ZN2LL4execEv+0x2a4>)
 8003372:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003374:	f7fc ff28 	bl	80001c8 <strcmp>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d141      	bne.n	8003402 <_ZN2LL4execEv+0x1aa>
				{
					color = color_To_Int(logic.buffers[i+logic.bufferIndex].input4);
 800337e:	4b5b      	ldr	r3, [pc, #364]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003380:	691a      	ldr	r2, [r3, #16]
 8003382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003384:	4413      	add	r3, r2
 8003386:	22a4      	movs	r2, #164	; 0xa4
 8003388:	fb02 f303 	mul.w	r3, r2, r3
 800338c:	3378      	adds	r3, #120	; 0x78
 800338e:	4a57      	ldr	r2, [pc, #348]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003390:	4413      	add	r3, r2
 8003392:	3304      	adds	r3, #4
 8003394:	4618      	mov	r0, r3
 8003396:	f000 fa89 	bl	80038ac <_ZN2LL12color_To_IntEPc>
 800339a:	6238      	str	r0, [r7, #32]
					g = (int) strtol(logic.buffers[i+logic.bufferIndex].input6, NULL, 10);
 800339c:	4b53      	ldr	r3, [pc, #332]	; (80034ec <_ZN2LL4execEv+0x294>)
 800339e:	691a      	ldr	r2, [r3, #16]
 80033a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033a2:	4413      	add	r3, r2
 80033a4:	22a4      	movs	r2, #164	; 0xa4
 80033a6:	fb02 f303 	mul.w	r3, r2, r3
 80033aa:	3398      	adds	r3, #152	; 0x98
 80033ac:	4a4f      	ldr	r2, [pc, #316]	; (80034ec <_ZN2LL4execEv+0x294>)
 80033ae:	4413      	add	r3, r2
 80033b0:	3302      	adds	r3, #2
 80033b2:	220a      	movs	r2, #10
 80033b4:	2100      	movs	r1, #0
 80033b6:	4618      	mov	r0, r3
 80033b8:	f000 fcac 	bl	8003d14 <strtol>
 80033bc:	6178      	str	r0, [r7, #20]

					//Draw text on the screen.
					logic.screen.draw_text(a, b, logic.buffers[i+logic.bufferIndex].input3, color, logic.buffers[i+logic.bufferIndex].input5,
 80033be:	4b4b      	ldr	r3, [pc, #300]	; (80034ec <_ZN2LL4execEv+0x294>)
 80033c0:	691a      	ldr	r2, [r3, #16]
 80033c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033c4:	4413      	add	r3, r2
 80033c6:	22a4      	movs	r2, #164	; 0xa4
 80033c8:	fb02 f303 	mul.w	r3, r2, r3
 80033cc:	3338      	adds	r3, #56	; 0x38
 80033ce:	4a47      	ldr	r2, [pc, #284]	; (80034ec <_ZN2LL4execEv+0x294>)
 80033d0:	4413      	add	r3, r2
 80033d2:	1d19      	adds	r1, r3, #4
 80033d4:	4b45      	ldr	r3, [pc, #276]	; (80034ec <_ZN2LL4execEv+0x294>)
 80033d6:	691a      	ldr	r2, [r3, #16]
 80033d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033da:	4413      	add	r3, r2
 80033dc:	22a4      	movs	r2, #164	; 0xa4
 80033de:	fb02 f303 	mul.w	r3, r2, r3
 80033e2:	3388      	adds	r3, #136	; 0x88
 80033e4:	4a41      	ldr	r2, [pc, #260]	; (80034ec <_ZN2LL4execEv+0x294>)
 80033e6:	4413      	add	r3, r2
 80033e8:	3303      	adds	r3, #3
							g);
 80033ea:	697a      	ldr	r2, [r7, #20]
 80033ec:	9202      	str	r2, [sp, #8]
 80033ee:	9301      	str	r3, [sp, #4]
 80033f0:	6a3b      	ldr	r3, [r7, #32]
 80033f2:	9300      	str	r3, [sp, #0]
 80033f4:	460b      	mov	r3, r1
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	69f9      	ldr	r1, [r7, #28]
 80033fa:	483c      	ldr	r0, [pc, #240]	; (80034ec <_ZN2LL4execEv+0x294>)
 80033fc:	f7ff fb2e 	bl	8002a5c <_ZN9Vgascreen9draw_textEiiPKciS1_i>
 8003400:	e125      	b.n	800364e <_ZN2LL4execEv+0x3f6>
				}
				else									//Commands with 3x int.
				{
					c = (int) strtol(logic.buffers[i+logic.bufferIndex].input3, NULL, 10);
 8003402:	4b3a      	ldr	r3, [pc, #232]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003404:	691a      	ldr	r2, [r3, #16]
 8003406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003408:	4413      	add	r3, r2
 800340a:	22a4      	movs	r2, #164	; 0xa4
 800340c:	fb02 f303 	mul.w	r3, r2, r3
 8003410:	3338      	adds	r3, #56	; 0x38
 8003412:	4a36      	ldr	r2, [pc, #216]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003414:	4413      	add	r3, r2
 8003416:	3304      	adds	r3, #4
 8003418:	220a      	movs	r2, #10
 800341a:	2100      	movs	r1, #0
 800341c:	4618      	mov	r0, r3
 800341e:	f000 fc79 	bl	8003d14 <strtol>
 8003422:	6138      	str	r0, [r7, #16]
					if (strcmp(str, "bitmap") == 0)
 8003424:	4936      	ldr	r1, [pc, #216]	; (8003500 <_ZN2LL4execEv+0x2a8>)
 8003426:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003428:	f7fc fece 	bl	80001c8 <strcmp>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d106      	bne.n	8003440 <_ZN2LL4execEv+0x1e8>
					{
						//Draw bitmap
						logic.screen.draw_bitmap(a, b, c);
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	69f9      	ldr	r1, [r7, #28]
 8003438:	482c      	ldr	r0, [pc, #176]	; (80034ec <_ZN2LL4execEv+0x294>)
 800343a:	f7ff f9dd 	bl	80027f8 <_ZN9Vgascreen11draw_bitmapEiii>
 800343e:	e106      	b.n	800364e <_ZN2LL4execEv+0x3f6>
					}
					else								//Commands with 4x int.
					{
						d = (int) strtol(logic.buffers[i+logic.bufferIndex].input4, NULL, 10);
 8003440:	4b2a      	ldr	r3, [pc, #168]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003442:	691a      	ldr	r2, [r3, #16]
 8003444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003446:	4413      	add	r3, r2
 8003448:	22a4      	movs	r2, #164	; 0xa4
 800344a:	fb02 f303 	mul.w	r3, r2, r3
 800344e:	3378      	adds	r3, #120	; 0x78
 8003450:	4a26      	ldr	r2, [pc, #152]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003452:	4413      	add	r3, r2
 8003454:	3304      	adds	r3, #4
 8003456:	220a      	movs	r2, #10
 8003458:	2100      	movs	r1, #0
 800345a:	4618      	mov	r0, r3
 800345c:	f000 fc5a 	bl	8003d14 <strtol>
 8003460:	60f8      	str	r0, [r7, #12]
						e = (int) strtol(logic.buffers[i+logic.bufferIndex].input6, NULL, 10);
 8003462:	4b22      	ldr	r3, [pc, #136]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003464:	691a      	ldr	r2, [r3, #16]
 8003466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003468:	4413      	add	r3, r2
 800346a:	22a4      	movs	r2, #164	; 0xa4
 800346c:	fb02 f303 	mul.w	r3, r2, r3
 8003470:	3398      	adds	r3, #152	; 0x98
 8003472:	4a1e      	ldr	r2, [pc, #120]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003474:	4413      	add	r3, r2
 8003476:	3302      	adds	r3, #2
 8003478:	220a      	movs	r2, #10
 800347a:	2100      	movs	r1, #0
 800347c:	4618      	mov	r0, r3
 800347e:	f000 fc49 	bl	8003d14 <strtol>
 8003482:	60b8      	str	r0, [r7, #8]
						color = color_To_Int(logic.buffers[i+logic.bufferIndex].input5);
 8003484:	4b19      	ldr	r3, [pc, #100]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003486:	691a      	ldr	r2, [r3, #16]
 8003488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800348a:	4413      	add	r3, r2
 800348c:	22a4      	movs	r2, #164	; 0xa4
 800348e:	fb02 f303 	mul.w	r3, r2, r3
 8003492:	3388      	adds	r3, #136	; 0x88
 8003494:	4a15      	ldr	r2, [pc, #84]	; (80034ec <_ZN2LL4execEv+0x294>)
 8003496:	4413      	add	r3, r2
 8003498:	3303      	adds	r3, #3
 800349a:	4618      	mov	r0, r3
 800349c:	f000 fa06 	bl	80038ac <_ZN2LL12color_To_IntEPc>
 80034a0:	6238      	str	r0, [r7, #32]
						if (strcmp(str, "rechthoek") == 0)
 80034a2:	4918      	ldr	r1, [pc, #96]	; (8003504 <_ZN2LL4execEv+0x2ac>)
 80034a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80034a6:	f7fc fe8f 	bl	80001c8 <strcmp>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d12b      	bne.n	8003508 <_ZN2LL4execEv+0x2b0>
						{
							fill = (int) strtol(logic.buffers[i+logic.bufferIndex].input6, NULL, 10);
 80034b0:	4b0e      	ldr	r3, [pc, #56]	; (80034ec <_ZN2LL4execEv+0x294>)
 80034b2:	691a      	ldr	r2, [r3, #16]
 80034b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034b6:	4413      	add	r3, r2
 80034b8:	22a4      	movs	r2, #164	; 0xa4
 80034ba:	fb02 f303 	mul.w	r3, r2, r3
 80034be:	3398      	adds	r3, #152	; 0x98
 80034c0:	4a0a      	ldr	r2, [pc, #40]	; (80034ec <_ZN2LL4execEv+0x294>)
 80034c2:	4413      	add	r3, r2
 80034c4:	3302      	adds	r3, #2
 80034c6:	220a      	movs	r2, #10
 80034c8:	2100      	movs	r1, #0
 80034ca:	4618      	mov	r0, r3
 80034cc:	f000 fc22 	bl	8003d14 <strtol>
 80034d0:	6078      	str	r0, [r7, #4]

							//Draw rectangle
							logic.screen.draw_rectangle(a, b, c, d, color, fill);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	9302      	str	r3, [sp, #8]
 80034d6:	6a3b      	ldr	r3, [r7, #32]
 80034d8:	9301      	str	r3, [sp, #4]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	9300      	str	r3, [sp, #0]
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	69f9      	ldr	r1, [r7, #28]
 80034e4:	4801      	ldr	r0, [pc, #4]	; (80034ec <_ZN2LL4execEv+0x294>)
 80034e6:	f7fe ff9b 	bl	8002420 <_ZN9Vgascreen14draw_rectangleEiiiiii>
 80034ea:	e0b0      	b.n	800364e <_ZN2LL4execEv+0x3f6>
 80034ec:	20012fc4 	.word	0x20012fc4
 80034f0:	08003e38 	.word	0x08003e38
 80034f4:	08003e44 	.word	0x08003e44
 80034f8:	08003e4c 	.word	0x08003e4c
 80034fc:	08003e54 	.word	0x08003e54
 8003500:	08003e5c 	.word	0x08003e5c
 8003504:	08003e64 	.word	0x08003e64
						}
						else if (strcmp(str, "ellips") == 0)
 8003508:	4961      	ldr	r1, [pc, #388]	; (8003690 <_ZN2LL4execEv+0x438>)
 800350a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800350c:	f7fc fe5c 	bl	80001c8 <strcmp>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d11d      	bne.n	8003552 <_ZN2LL4execEv+0x2fa>
						{
							fill = (int) strtol(logic.buffers[i+logic.bufferIndex].input6, NULL, 10);
 8003516:	4b5f      	ldr	r3, [pc, #380]	; (8003694 <_ZN2LL4execEv+0x43c>)
 8003518:	691a      	ldr	r2, [r3, #16]
 800351a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800351c:	4413      	add	r3, r2
 800351e:	22a4      	movs	r2, #164	; 0xa4
 8003520:	fb02 f303 	mul.w	r3, r2, r3
 8003524:	3398      	adds	r3, #152	; 0x98
 8003526:	4a5b      	ldr	r2, [pc, #364]	; (8003694 <_ZN2LL4execEv+0x43c>)
 8003528:	4413      	add	r3, r2
 800352a:	3302      	adds	r3, #2
 800352c:	220a      	movs	r2, #10
 800352e:	2100      	movs	r1, #0
 8003530:	4618      	mov	r0, r3
 8003532:	f000 fbef 	bl	8003d14 <strtol>
 8003536:	6078      	str	r0, [r7, #4]
							//Draw ellipse
							logic.screen.draw_ellipse(a, b, c, d, color, fill);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	9302      	str	r3, [sp, #8]
 800353c:	6a3b      	ldr	r3, [r7, #32]
 800353e:	9301      	str	r3, [sp, #4]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	69f9      	ldr	r1, [r7, #28]
 800354a:	4852      	ldr	r0, [pc, #328]	; (8003694 <_ZN2LL4execEv+0x43c>)
 800354c:	f7fe fdd6 	bl	80020fc <_ZN9Vgascreen12draw_ellipseEiiiiii>
 8003550:	e07d      	b.n	800364e <_ZN2LL4execEv+0x3f6>
						}
						else							//Commands with 5x int.
						{
							e = (int) strtol(logic.buffers[i+logic.bufferIndex].input5, NULL, 10);
 8003552:	4b50      	ldr	r3, [pc, #320]	; (8003694 <_ZN2LL4execEv+0x43c>)
 8003554:	691a      	ldr	r2, [r3, #16]
 8003556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003558:	4413      	add	r3, r2
 800355a:	22a4      	movs	r2, #164	; 0xa4
 800355c:	fb02 f303 	mul.w	r3, r2, r3
 8003560:	3388      	adds	r3, #136	; 0x88
 8003562:	4a4c      	ldr	r2, [pc, #304]	; (8003694 <_ZN2LL4execEv+0x43c>)
 8003564:	4413      	add	r3, r2
 8003566:	3303      	adds	r3, #3
 8003568:	220a      	movs	r2, #10
 800356a:	2100      	movs	r1, #0
 800356c:	4618      	mov	r0, r3
 800356e:	f000 fbd1 	bl	8003d14 <strtol>
 8003572:	60b8      	str	r0, [r7, #8]
							if (strcmp(str, "lijn") == 0)
 8003574:	4948      	ldr	r1, [pc, #288]	; (8003698 <_ZN2LL4execEv+0x440>)
 8003576:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003578:	f7fc fe26 	bl	80001c8 <strcmp>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d11b      	bne.n	80035ba <_ZN2LL4execEv+0x362>
							{
								color = color_To_Int(logic.buffers[i+logic.bufferIndex].input6);
 8003582:	4b44      	ldr	r3, [pc, #272]	; (8003694 <_ZN2LL4execEv+0x43c>)
 8003584:	691a      	ldr	r2, [r3, #16]
 8003586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003588:	4413      	add	r3, r2
 800358a:	22a4      	movs	r2, #164	; 0xa4
 800358c:	fb02 f303 	mul.w	r3, r2, r3
 8003590:	3398      	adds	r3, #152	; 0x98
 8003592:	4a40      	ldr	r2, [pc, #256]	; (8003694 <_ZN2LL4execEv+0x43c>)
 8003594:	4413      	add	r3, r2
 8003596:	3302      	adds	r3, #2
 8003598:	4618      	mov	r0, r3
 800359a:	f000 f987 	bl	80038ac <_ZN2LL12color_To_IntEPc>
 800359e:	6238      	str	r0, [r7, #32]
								//Draw line
								logic.screen.draw_line(a, b, c, d, e, color);
 80035a0:	6a3b      	ldr	r3, [r7, #32]
 80035a2:	9302      	str	r3, [sp, #8]
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	9301      	str	r3, [sp, #4]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	9300      	str	r3, [sp, #0]
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	69f9      	ldr	r1, [r7, #28]
 80035b2:	4838      	ldr	r0, [pc, #224]	; (8003694 <_ZN2LL4execEv+0x43c>)
 80035b4:	f7fe fcdf 	bl	8001f76 <_ZN9Vgascreen9draw_lineEiiiiii>
 80035b8:	e049      	b.n	800364e <_ZN2LL4execEv+0x3f6>
							}
							else						//Commands with 6x int.
							{
								if (strcmp(str, "driehoek") == 0)
 80035ba:	4938      	ldr	r1, [pc, #224]	; (800369c <_ZN2LL4execEv+0x444>)
 80035bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80035be:	f7fc fe03 	bl	80001c8 <strcmp>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d140      	bne.n	800364a <_ZN2LL4execEv+0x3f2>
								{
									f = (int) strtol(logic.buffers[i+logic.bufferIndex].input6, NULL, 10);
 80035c8:	4b32      	ldr	r3, [pc, #200]	; (8003694 <_ZN2LL4execEv+0x43c>)
 80035ca:	691a      	ldr	r2, [r3, #16]
 80035cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ce:	4413      	add	r3, r2
 80035d0:	22a4      	movs	r2, #164	; 0xa4
 80035d2:	fb02 f303 	mul.w	r3, r2, r3
 80035d6:	3398      	adds	r3, #152	; 0x98
 80035d8:	4a2e      	ldr	r2, [pc, #184]	; (8003694 <_ZN2LL4execEv+0x43c>)
 80035da:	4413      	add	r3, r2
 80035dc:	3302      	adds	r3, #2
 80035de:	220a      	movs	r2, #10
 80035e0:	2100      	movs	r1, #0
 80035e2:	4618      	mov	r0, r3
 80035e4:	f000 fb96 	bl	8003d14 <strtol>
 80035e8:	6038      	str	r0, [r7, #0]
									fill = (int) strtol(logic.buffers[i+logic.bufferIndex].input8, NULL, 10);
 80035ea:	4b2a      	ldr	r3, [pc, #168]	; (8003694 <_ZN2LL4execEv+0x43c>)
 80035ec:	691a      	ldr	r2, [r3, #16]
 80035ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035f0:	4413      	add	r3, r2
 80035f2:	22a4      	movs	r2, #164	; 0xa4
 80035f4:	fb02 f303 	mul.w	r3, r2, r3
 80035f8:	33b8      	adds	r3, #184	; 0xb8
 80035fa:	4a26      	ldr	r2, [pc, #152]	; (8003694 <_ZN2LL4execEv+0x43c>)
 80035fc:	4413      	add	r3, r2
 80035fe:	220a      	movs	r2, #10
 8003600:	2100      	movs	r1, #0
 8003602:	4618      	mov	r0, r3
 8003604:	f000 fb86 	bl	8003d14 <strtol>
 8003608:	6078      	str	r0, [r7, #4]
									color = color_To_Int(logic.buffers[i+logic.bufferIndex].input7);
 800360a:	4b22      	ldr	r3, [pc, #136]	; (8003694 <_ZN2LL4execEv+0x43c>)
 800360c:	691a      	ldr	r2, [r3, #16]
 800360e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003610:	4413      	add	r3, r2
 8003612:	22a4      	movs	r2, #164	; 0xa4
 8003614:	fb02 f303 	mul.w	r3, r2, r3
 8003618:	33a8      	adds	r3, #168	; 0xa8
 800361a:	4a1e      	ldr	r2, [pc, #120]	; (8003694 <_ZN2LL4execEv+0x43c>)
 800361c:	4413      	add	r3, r2
 800361e:	3301      	adds	r3, #1
 8003620:	4618      	mov	r0, r3
 8003622:	f000 f943 	bl	80038ac <_ZN2LL12color_To_IntEPc>
 8003626:	6238      	str	r0, [r7, #32]

									//Draw traingle
									logic.screen.draw_triangle(a, b, c, d, e, f,
											color, fill);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	9304      	str	r3, [sp, #16]
 800362c:	6a3b      	ldr	r3, [r7, #32]
 800362e:	9303      	str	r3, [sp, #12]
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	9302      	str	r3, [sp, #8]
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	9301      	str	r3, [sp, #4]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	9300      	str	r3, [sp, #0]
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	69ba      	ldr	r2, [r7, #24]
 8003640:	69f9      	ldr	r1, [r7, #28]
 8003642:	4814      	ldr	r0, [pc, #80]	; (8003694 <_ZN2LL4execEv+0x43c>)
 8003644:	f7fe ff40 	bl	80024c8 <_ZN9Vgascreen13draw_triangleEiiiiiiii>
 8003648:	e001      	b.n	800364e <_ZN2LL4execEv+0x3f6>
								}else
								{
									err = TYPE_NOT_FOUND;
 800364a:	230b      	movs	r3, #11
 800364c:	62bb      	str	r3, [r7, #40]	; 0x28
						}	//With 5x int.
					}	//With 4x int.
				}	//With 3x int.
			}	//With 2x int.
		}	//With 1x int.
		i++;		//Increase i
 800364e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003650:	3301      	adds	r3, #1
 8003652:	62fb      	str	r3, [r7, #44]	; 0x2c
	while(i+logic.bufferIndex<logic.bufferCnt && logic.waiting == 0)
 8003654:	e607      	b.n	8003266 <_ZN2LL4execEv+0xe>
	}	//While loop.

	// If finished with executing commands.
	//if waiting = 0 all commands are executed and the buffer can be reseted.
	//Else save the bufferIndex + i - 1. To execute the next command if the wait is over.
	if(logic.waiting == 0)
 8003656:	4b0f      	ldr	r3, [pc, #60]	; (8003694 <_ZN2LL4execEv+0x43c>)
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	2b00      	cmp	r3, #0
 800365c:	bf0c      	ite	eq
 800365e:	2301      	moveq	r3, #1
 8003660:	2300      	movne	r3, #0
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2b00      	cmp	r3, #0
 8003666:	d006      	beq.n	8003676 <_ZN2LL4execEv+0x41e>
	{
		logic.bufferIndex = RESET;
 8003668:	4b0a      	ldr	r3, [pc, #40]	; (8003694 <_ZN2LL4execEv+0x43c>)
 800366a:	2200      	movs	r2, #0
 800366c:	611a      	str	r2, [r3, #16]
		logic.bufferCnt = RESET;
 800366e:	4b09      	ldr	r3, [pc, #36]	; (8003694 <_ZN2LL4execEv+0x43c>)
 8003670:	2200      	movs	r2, #0
 8003672:	615a      	str	r2, [r3, #20]
 8003674:	e006      	b.n	8003684 <_ZN2LL4execEv+0x42c>
	}else
	{
		logic.bufferIndex = logic.bufferIndex + i-1;
 8003676:	4b07      	ldr	r3, [pc, #28]	; (8003694 <_ZN2LL4execEv+0x43c>)
 8003678:	691a      	ldr	r2, [r3, #16]
 800367a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800367c:	4413      	add	r3, r2
 800367e:	3b01      	subs	r3, #1
 8003680:	4a04      	ldr	r2, [pc, #16]	; (8003694 <_ZN2LL4execEv+0x43c>)
 8003682:	6113      	str	r3, [r2, #16]
	}
	return err;
 8003684:	6abb      	ldr	r3, [r7, #40]	; 0x28
}	//exec
 8003686:	4618      	mov	r0, r3
 8003688:	3730      	adds	r7, #48	; 0x30
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	08003e70 	.word	0x08003e70
 8003694:	20012fc4 	.word	0x20012fc4
 8003698:	08003e78 	.word	0x08003e78
 800369c:	08003e80 	.word	0x08003e80

080036a0 <_ZN2LL11set_CommandEPc>:

//--------------------------------------------------------------
// Set the command
//--------------------------------------------------------------
int set_Command(char *buf)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b0a0      	sub	sp, #128	; 0x80
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
	//Local variables
	int i = 1;
 80036a8:	2301      	movs	r3, #1
 80036aa:	67fb      	str	r3, [r7, #124]	; 0x7c
	char str[BUFFER_LENGTH];			//Make string
	strcpy(str, buf);		//Copy the input
 80036ac:	f107 0310 	add.w	r3, r7, #16
 80036b0:	6879      	ldr	r1, [r7, #4]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 fa7a 	bl	8003bac <strcpy>
	char *saveptr;			//Needed for the strtok_r
	char *out;				//Output string
	int err = 0;
 80036b8:	2300      	movs	r3, #0
 80036ba:	677b      	str	r3, [r7, #116]	; 0x74

	//Check if maximum number of buffers are in use.
	if(logic.bufferCnt >= MAX_BUFFERS)
 80036bc:	4b67      	ldr	r3, [pc, #412]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 80036be:	695b      	ldr	r3, [r3, #20]
 80036c0:	2b77      	cmp	r3, #119	; 0x77
 80036c2:	bfcc      	ite	gt
 80036c4:	2301      	movgt	r3, #1
 80036c6:	2300      	movle	r3, #0
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d004      	beq.n	80036d8 <_ZN2LL11set_CommandEPc+0x38>
	{
		logic.bufferCnt = RESET;
 80036ce:	4b63      	ldr	r3, [pc, #396]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	615a      	str	r2, [r3, #20]
		err = BUFFER_RESET;
 80036d4:	230c      	movs	r3, #12
 80036d6:	677b      	str	r3, [r7, #116]	; 0x74
	}

	// Get first word of the sentence. splitted by ","
	out = strtok_r(str, ",", &saveptr);
 80036d8:	f107 020c 	add.w	r2, r7, #12
 80036dc:	f107 0310 	add.w	r3, r7, #16
 80036e0:	495f      	ldr	r1, [pc, #380]	; (8003860 <_ZN2LL11set_CommandEPc+0x1c0>)
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 fa93 	bl	8003c0e <strtok_r>
 80036e8:	67b8      	str	r0, [r7, #120]	; 0x78
	strcpy(logic.buffers[logic.bufferCnt].type, out);
 80036ea:	4b5c      	ldr	r3, [pc, #368]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	22a4      	movs	r2, #164	; 0xa4
 80036f0:	fb02 f303 	mul.w	r3, r2, r3
 80036f4:	3318      	adds	r3, #24
 80036f6:	4a59      	ldr	r2, [pc, #356]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 80036f8:	4413      	add	r3, r2
 80036fa:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80036fc:	4618      	mov	r0, r3
 80036fe:	f000 fa55 	bl	8003bac <strcpy>

	//Loop through the rest of the sentence and save it inside a command.
	while (out != NULL)
 8003702:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003704:	2b00      	cmp	r3, #0
 8003706:	f000 8092 	beq.w	800382e <_ZN2LL11set_CommandEPc+0x18e>
	{
		out = strtok_r(NULL, ",", &saveptr);
 800370a:	f107 030c 	add.w	r3, r7, #12
 800370e:	461a      	mov	r2, r3
 8003710:	4953      	ldr	r1, [pc, #332]	; (8003860 <_ZN2LL11set_CommandEPc+0x1c0>)
 8003712:	2000      	movs	r0, #0
 8003714:	f000 fa7b 	bl	8003c0e <strtok_r>
 8003718:	67b8      	str	r0, [r7, #120]	; 0x78

		if(i==1){
 800371a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800371c:	2b01      	cmp	r3, #1
 800371e:	d10d      	bne.n	800373c <_ZN2LL11set_CommandEPc+0x9c>
			strcpy(logic.buffers[logic.bufferCnt].input1, out);
 8003720:	4b4e      	ldr	r3, [pc, #312]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 8003722:	695b      	ldr	r3, [r3, #20]
 8003724:	22a4      	movs	r2, #164	; 0xa4
 8003726:	fb02 f303 	mul.w	r3, r2, r3
 800372a:	3320      	adds	r3, #32
 800372c:	4a4b      	ldr	r2, [pc, #300]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 800372e:	4413      	add	r3, r2
 8003730:	3307      	adds	r3, #7
 8003732:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003734:	4618      	mov	r0, r3
 8003736:	f000 fa39 	bl	8003bac <strcpy>
 800373a:	e074      	b.n	8003826 <_ZN2LL11set_CommandEPc+0x186>
		}else if(i==2)
 800373c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800373e:	2b02      	cmp	r3, #2
 8003740:	d10d      	bne.n	800375e <_ZN2LL11set_CommandEPc+0xbe>
		{
			strcpy(logic.buffers[logic.bufferCnt].input2, out);
 8003742:	4b46      	ldr	r3, [pc, #280]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	22a4      	movs	r2, #164	; 0xa4
 8003748:	fb02 f303 	mul.w	r3, r2, r3
 800374c:	3330      	adds	r3, #48	; 0x30
 800374e:	4a43      	ldr	r2, [pc, #268]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 8003750:	4413      	add	r3, r2
 8003752:	3306      	adds	r3, #6
 8003754:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003756:	4618      	mov	r0, r3
 8003758:	f000 fa28 	bl	8003bac <strcpy>
 800375c:	e063      	b.n	8003826 <_ZN2LL11set_CommandEPc+0x186>
		}else if(i==3)
 800375e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003760:	2b03      	cmp	r3, #3
 8003762:	d10d      	bne.n	8003780 <_ZN2LL11set_CommandEPc+0xe0>
		{
			strcpy(logic.buffers[logic.bufferCnt].input3, out);
 8003764:	4b3d      	ldr	r3, [pc, #244]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 8003766:	695b      	ldr	r3, [r3, #20]
 8003768:	22a4      	movs	r2, #164	; 0xa4
 800376a:	fb02 f303 	mul.w	r3, r2, r3
 800376e:	3338      	adds	r3, #56	; 0x38
 8003770:	4a3a      	ldr	r2, [pc, #232]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 8003772:	4413      	add	r3, r2
 8003774:	3304      	adds	r3, #4
 8003776:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003778:	4618      	mov	r0, r3
 800377a:	f000 fa17 	bl	8003bac <strcpy>
 800377e:	e052      	b.n	8003826 <_ZN2LL11set_CommandEPc+0x186>
		}else if(i==4)
 8003780:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003782:	2b04      	cmp	r3, #4
 8003784:	d10d      	bne.n	80037a2 <_ZN2LL11set_CommandEPc+0x102>
		{
			strcpy(logic.buffers[logic.bufferCnt].input4, out);
 8003786:	4b35      	ldr	r3, [pc, #212]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	22a4      	movs	r2, #164	; 0xa4
 800378c:	fb02 f303 	mul.w	r3, r2, r3
 8003790:	3378      	adds	r3, #120	; 0x78
 8003792:	4a32      	ldr	r2, [pc, #200]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 8003794:	4413      	add	r3, r2
 8003796:	3304      	adds	r3, #4
 8003798:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800379a:	4618      	mov	r0, r3
 800379c:	f000 fa06 	bl	8003bac <strcpy>
 80037a0:	e041      	b.n	8003826 <_ZN2LL11set_CommandEPc+0x186>
		}else if(i==5)
 80037a2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80037a4:	2b05      	cmp	r3, #5
 80037a6:	d10d      	bne.n	80037c4 <_ZN2LL11set_CommandEPc+0x124>
		{
			strcpy(logic.buffers[logic.bufferCnt].input5, out);
 80037a8:	4b2c      	ldr	r3, [pc, #176]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 80037aa:	695b      	ldr	r3, [r3, #20]
 80037ac:	22a4      	movs	r2, #164	; 0xa4
 80037ae:	fb02 f303 	mul.w	r3, r2, r3
 80037b2:	3388      	adds	r3, #136	; 0x88
 80037b4:	4a29      	ldr	r2, [pc, #164]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 80037b6:	4413      	add	r3, r2
 80037b8:	3303      	adds	r3, #3
 80037ba:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80037bc:	4618      	mov	r0, r3
 80037be:	f000 f9f5 	bl	8003bac <strcpy>
 80037c2:	e030      	b.n	8003826 <_ZN2LL11set_CommandEPc+0x186>
		}else if(i==6)
 80037c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80037c6:	2b06      	cmp	r3, #6
 80037c8:	d10d      	bne.n	80037e6 <_ZN2LL11set_CommandEPc+0x146>
		{
			strcpy(logic.buffers[logic.bufferCnt].input6, out);
 80037ca:	4b24      	ldr	r3, [pc, #144]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 80037cc:	695b      	ldr	r3, [r3, #20]
 80037ce:	22a4      	movs	r2, #164	; 0xa4
 80037d0:	fb02 f303 	mul.w	r3, r2, r3
 80037d4:	3398      	adds	r3, #152	; 0x98
 80037d6:	4a21      	ldr	r2, [pc, #132]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 80037d8:	4413      	add	r3, r2
 80037da:	3302      	adds	r3, #2
 80037dc:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80037de:	4618      	mov	r0, r3
 80037e0:	f000 f9e4 	bl	8003bac <strcpy>
 80037e4:	e01f      	b.n	8003826 <_ZN2LL11set_CommandEPc+0x186>
		}else if(i==7)
 80037e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80037e8:	2b07      	cmp	r3, #7
 80037ea:	d10d      	bne.n	8003808 <_ZN2LL11set_CommandEPc+0x168>
		{
			strcpy(logic.buffers[logic.bufferCnt].input7, out);
 80037ec:	4b1b      	ldr	r3, [pc, #108]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 80037ee:	695b      	ldr	r3, [r3, #20]
 80037f0:	22a4      	movs	r2, #164	; 0xa4
 80037f2:	fb02 f303 	mul.w	r3, r2, r3
 80037f6:	33a8      	adds	r3, #168	; 0xa8
 80037f8:	4a18      	ldr	r2, [pc, #96]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 80037fa:	4413      	add	r3, r2
 80037fc:	3301      	adds	r3, #1
 80037fe:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003800:	4618      	mov	r0, r3
 8003802:	f000 f9d3 	bl	8003bac <strcpy>
 8003806:	e00e      	b.n	8003826 <_ZN2LL11set_CommandEPc+0x186>
		}else if(i==8)
 8003808:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800380a:	2b08      	cmp	r3, #8
 800380c:	d10b      	bne.n	8003826 <_ZN2LL11set_CommandEPc+0x186>
		{
			strcpy(logic.buffers[logic.bufferCnt].input8, out);
 800380e:	4b13      	ldr	r3, [pc, #76]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	22a4      	movs	r2, #164	; 0xa4
 8003814:	fb02 f303 	mul.w	r3, r2, r3
 8003818:	33b8      	adds	r3, #184	; 0xb8
 800381a:	4a10      	ldr	r2, [pc, #64]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 800381c:	4413      	add	r3, r2
 800381e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003820:	4618      	mov	r0, r3
 8003822:	f000 f9c3 	bl	8003bac <strcpy>
		}

		i++;		//Increase i.
 8003826:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003828:	3301      	adds	r3, #1
 800382a:	67fb      	str	r3, [r7, #124]	; 0x7c
	while (out != NULL)
 800382c:	e769      	b.n	8003702 <_ZN2LL11set_CommandEPc+0x62>
	}

	logic.bufferCnt++;				//Increase bufferCnt since new input is filled.
 800382e:	4b0b      	ldr	r3, [pc, #44]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	3301      	adds	r3, #1
 8003834:	4a09      	ldr	r2, [pc, #36]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 8003836:	6153      	str	r3, [r2, #20]

	// Check the waiting flag. If waiting is SET return. Else exec the command.
	if(logic.waiting == SET){
 8003838:	4b08      	ldr	r3, [pc, #32]	; (800385c <_ZN2LL11set_CommandEPc+0x1bc>)
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	2b01      	cmp	r3, #1
 800383e:	bf0c      	ite	eq
 8003840:	2301      	moveq	r3, #1
 8003842:	2300      	movne	r3, #0
 8003844:	b2db      	uxtb	r3, r3
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <_ZN2LL11set_CommandEPc+0x1ae>
		return err;
 800384a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800384c:	e002      	b.n	8003854 <_ZN2LL11set_CommandEPc+0x1b4>
	}else
	{
		;
		return exec();
 800384e:	f7ff fd03 	bl	8003258 <_ZN2LL4execEv>
 8003852:	4603      	mov	r3, r0
	}
}	//set_Command
 8003854:	4618      	mov	r0, r3
 8003856:	3780      	adds	r7, #128	; 0x80
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	20012fc4 	.word	0x20012fc4
 8003860:	08003e8c 	.word	0x08003e8c

08003864 <wait_Ms>:

//--------------------------------------------------------------
// Wait x ms.
//--------------------------------------------------------------
void wait_Ms(int ms)
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
	//Set waiting flag.
	logic.waiting = SET;
 800386c:	4b0d      	ldr	r3, [pc, #52]	; (80038a4 <wait_Ms+0x40>)
 800386e:	2201      	movs	r2, #1
 8003870:	60da      	str	r2, [r3, #12]

	//Set up TIM5 to interrupt after the wait and start it.
	TIM5->PSC = ms;					//Set prescale to the amount of ms.
 8003872:	4b0d      	ldr	r3, [pc, #52]	; (80038a8 <wait_Ms+0x44>)
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	b292      	uxth	r2, r2
 8003878:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM5->CNT = RESET;				//Reset the counter.
 800387a:	4b0b      	ldr	r3, [pc, #44]	; (80038a8 <wait_Ms+0x44>)
 800387c:	2200      	movs	r2, #0
 800387e:	625a      	str	r2, [r3, #36]	; 0x24
	TIM5->SR = ~(TIM_FLAG_Update);	//Update flag.
 8003880:	4b09      	ldr	r3, [pc, #36]	; (80038a8 <wait_Ms+0x44>)
 8003882:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003886:	821a      	strh	r2, [r3, #16]
	TIM5->CR1 |= TIM_CR1_CEN; // start
 8003888:	4a07      	ldr	r2, [pc, #28]	; (80038a8 <wait_Ms+0x44>)
 800388a:	4b07      	ldr	r3, [pc, #28]	; (80038a8 <wait_Ms+0x44>)
 800388c:	881b      	ldrh	r3, [r3, #0]
 800388e:	b29b      	uxth	r3, r3
 8003890:	f043 0301 	orr.w	r3, r3, #1
 8003894:	b29b      	uxth	r3, r3
 8003896:	8013      	strh	r3, [r2, #0]

	//Return normal.
	return;
 8003898:	bf00      	nop
}	//wait_Ms
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	bc80      	pop	{r7}
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	20012fc4 	.word	0x20012fc4
 80038a8:	40000c00 	.word	0x40000c00

080038ac <_ZN2LL12color_To_IntEPc>:

//--------------------------------------------------------------
// Color name to 8bit color.
//--------------------------------------------------------------
int color_To_Int(char *color)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < COLORS; i++)				//Loop through the color names.
 80038b4:	2300      	movs	r3, #0
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2b0f      	cmp	r3, #15
 80038bc:	dc18      	bgt.n	80038f0 <_ZN2LL12color_To_IntEPc+0x44>
	{
		if (strcmp(color, colors[i]) == 0)			//Check for the right color.
 80038be:	4a0f      	ldr	r2, [pc, #60]	; (80038fc <_ZN2LL12color_To_IntEPc+0x50>)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038c6:	4619      	mov	r1, r3
 80038c8:	6878      	ldr	r0, [r7, #4]
 80038ca:	f7fc fc7d 	bl	80001c8 <strcmp>
 80038ce:	4603      	mov	r3, r0
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d109      	bne.n	80038e8 <_ZN2LL12color_To_IntEPc+0x3c>
		{
			if(i == 0)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <_ZN2LL12color_To_IntEPc+0x32>
			{
				// Return 0 rgb[0] was giving back '/0'.
				return 0;
 80038da:	2300      	movs	r3, #0
 80038dc:	e009      	b.n	80038f2 <_ZN2LL12color_To_IntEPc+0x46>
			}else
			{
				return rgb[i];	//Return rgb value.
 80038de:	4a08      	ldr	r2, [pc, #32]	; (8003900 <_ZN2LL12color_To_IntEPc+0x54>)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038e6:	e004      	b.n	80038f2 <_ZN2LL12color_To_IntEPc+0x46>
	for (int i = 0; i < COLORS; i++)				//Loop through the color names.
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	3301      	adds	r3, #1
 80038ec:	60fb      	str	r3, [r7, #12]
 80038ee:	e7e3      	b.n	80038b8 <_ZN2LL12color_To_IntEPc+0xc>
			}
		}

	}
	return 0;
 80038f0:	2300      	movs	r3, #0
}	// color_To_Int
 80038f2:	4618      	mov	r0, r3
 80038f4:	3710      	adds	r7, #16
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	20000024 	.word	0x20000024
 8003900:	0800a404 	.word	0x0800a404

08003904 <TIM5_IRQHandler>:

//--------------------------------------------------------------
// TIM5_IRQhandler
//--------------------------------------------------------------
void TIM5_IRQHandler(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM5, TIM_IT_Update)!=RESET)
 8003908:	2101      	movs	r1, #1
 800390a:	4813      	ldr	r0, [pc, #76]	; (8003958 <TIM5_IRQHandler+0x54>)
 800390c:	f7fd fed3 	bl	80016b6 <TIM_GetITStatus>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	bf14      	ite	ne
 8003916:	2301      	movne	r3, #1
 8003918:	2300      	moveq	r3, #0
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b00      	cmp	r3, #0
 800391e:	d018      	beq.n	8003952 <TIM5_IRQHandler+0x4e>
	{
		TIM_ClearITPendingBit(TIM5, TIM_IT_Update);	//Clear interrupt flag.
 8003920:	2101      	movs	r1, #1
 8003922:	480d      	ldr	r0, [pc, #52]	; (8003958 <TIM5_IRQHandler+0x54>)
 8003924:	f7fd fef0 	bl	8001708 <TIM_ClearITPendingBit>

		logic.waiting = RESET;	// Clear the waiting flag.
 8003928:	4b0c      	ldr	r3, [pc, #48]	; (800395c <TIM5_IRQHandler+0x58>)
 800392a:	2200      	movs	r2, #0
 800392c:	60da      	str	r2, [r3, #12]

		//Update the timer.
		TIM5->CNT = RESET;					//Reset the timer.
 800392e:	4b0a      	ldr	r3, [pc, #40]	; (8003958 <TIM5_IRQHandler+0x54>)
 8003930:	2200      	movs	r2, #0
 8003932:	625a      	str	r2, [r3, #36]	; 0x24
		TIM5->SR = ~(TIM_FLAG_Update);		//Update TIM5 flag.
 8003934:	4b08      	ldr	r3, [pc, #32]	; (8003958 <TIM5_IRQHandler+0x54>)
 8003936:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800393a:	821a      	strh	r2, [r3, #16]
		TIM5->CR1&=~(TIM_CR1_CEN); 			// Stop TIM5.
 800393c:	4a06      	ldr	r2, [pc, #24]	; (8003958 <TIM5_IRQHandler+0x54>)
 800393e:	4b06      	ldr	r3, [pc, #24]	; (8003958 <TIM5_IRQHandler+0x54>)
 8003940:	881b      	ldrh	r3, [r3, #0]
 8003942:	b29b      	uxth	r3, r3
 8003944:	f023 0301 	bic.w	r3, r3, #1
 8003948:	b29b      	uxth	r3, r3
 800394a:	8013      	strh	r3, [r2, #0]
		IO::stop_Read();					//Stop waiting for input and try running the buffered inputs.
 800394c:	f7ff fbfd 	bl	800314a <_ZN2IO9stop_ReadEv>
		return;
 8003950:	e000      	b.n	8003954 <TIM5_IRQHandler+0x50>
	}

	return;
 8003952:	bf00      	nop

} // TIM5_IRQh
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	40000c00 	.word	0x40000c00
 800395c:	20012fc4 	.word	0x20012fc4

08003960 <_ZN2LL7logic_tD1Ev>:
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4618      	mov	r0, r3
 800396c:	f7fe fad6 	bl	8001f1c <_ZN9VgascreenD1Ev>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4618      	mov	r0, r3
 8003974:	3708      	adds	r7, #8
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
	...

0800397c <_Z41__static_initialization_and_destruction_0ii>:

} // namespace LL
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d10c      	bne.n	80039a6 <_Z41__static_initialization_and_destruction_0ii+0x2a>
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003992:	4293      	cmp	r3, r2
 8003994:	d107      	bne.n	80039a6 <_Z41__static_initialization_and_destruction_0ii+0x2a>
logic_t logic;
 8003996:	4806      	ldr	r0, [pc, #24]	; (80039b0 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8003998:	f7ff fbe3 	bl	8003162 <_ZN2LL7logic_tC1Ev>
 800399c:	4a05      	ldr	r2, [pc, #20]	; (80039b4 <_Z41__static_initialization_and_destruction_0ii+0x38>)
 800399e:	4906      	ldr	r1, [pc, #24]	; (80039b8 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 80039a0:	4803      	ldr	r0, [pc, #12]	; (80039b0 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 80039a2:	f000 f876 	bl	8003a92 <__aeabi_atexit>
} // namespace LL
 80039a6:	bf00      	nop
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	20012fc4 	.word	0x20012fc4
 80039b4:	20000000 	.word	0x20000000
 80039b8:	08003961 	.word	0x08003961

080039bc <_GLOBAL__sub_I__ZN2LL5logicE>:
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
 80039c0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80039c4:	2001      	movs	r0, #1
 80039c6:	f7ff ffd9 	bl	800397c <_Z41__static_initialization_and_destruction_0ii>
 80039ca:	bd80      	pop	{r7, pc}

080039cc <_ZN2UI7init_UIEv>:

//--------------------------------------------------------------
// Initiate UI.
//--------------------------------------------------------------
void init_UI(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
	IO::init_IO();
 80039d0:	f7ff fbc1 	bl	8003156 <_ZN2IO7init_IOEv>
	LL::init_LL();
 80039d4:	f7ff fbe6 	bl	80031a4 <_ZN2LL7init_LLEv>
} // initUI
 80039d8:	bf00      	nop
 80039da:	bd80      	pop	{r7, pc}

080039dc <_ZN2UI9main_LoopEv>:

//--------------------------------------------------------------
// MainLoop UI.
//-------------------------------------------------------------
void main_Loop(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b09c      	sub	sp, #112	; 0x70
 80039e0:	af00      	add	r7, sp, #0
	int buffered;  				//Buffered flag
	int err = RESET;			//Error flag
 80039e2:	2300      	movs	r3, #0
 80039e4:	66fb      	str	r3, [r7, #108]	; 0x6c
	char buf[BUFFER_LENGTH];	//Input buffer.

	while (true)
	{
		buffered = IO::read(buf);		//Get input from the IO-layer.
 80039e6:	1d3b      	adds	r3, r7, #4
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff fba2 	bl	8003132 <_ZN2IO4readEPc>
 80039ee:	66b8      	str	r0, [r7, #104]	; 0x68

		if (buffered == SET)			//Check if theres a new input.
 80039f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d105      	bne.n	8003a02 <_ZN2UI9main_LoopEv+0x26>
		{
			err = LL::set_Command(buf);
 80039f6:	1d3b      	adds	r3, r7, #4
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7ff fe51 	bl	80036a0 <_ZN2LL11set_CommandEPc>
 80039fe:	66f8      	str	r0, [r7, #108]	; 0x6c
 8003a00:	e005      	b.n	8003a0e <_ZN2UI9main_LoopEv+0x32>
		}else if(buffered == RESET){		//If there's no new input.
 8003a02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d102      	bne.n	8003a0e <_ZN2UI9main_LoopEv+0x32>
			err = LL::exec();				//Execute the buffered commands.
 8003a08:	f7ff fc26 	bl	8003258 <_ZN2LL4execEv>
 8003a0c:	66f8      	str	r0, [r7, #108]	; 0x6c
		}

		if(err > 0)
 8003a0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	dde8      	ble.n	80039e6 <_ZN2UI9main_LoopEv+0xa>
		{
			write_Error(err);
 8003a14:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003a16:	f000 f801 	bl	8003a1c <_ZN2UI11write_ErrorEi>
		buffered = IO::read(buf);		//Get input from the IO-layer.
 8003a1a:	e7e4      	b.n	80039e6 <_ZN2UI9main_LoopEv+0xa>

08003a1c <_ZN2UI11write_ErrorEi>:

//--------------------------------------------------------------
// Write error message.
//--------------------------------------------------------------
void write_Error(int err)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
	char *str;
	if(ERRORS==1)
	{
		switch(err)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2b0b      	cmp	r3, #11
 8003a28:	d002      	beq.n	8003a30 <_ZN2UI11write_ErrorEi+0x14>
 8003a2a:	2b0c      	cmp	r3, #12
 8003a2c:	d006      	beq.n	8003a3c <_ZN2UI11write_ErrorEi+0x20>
			case 12:
				str = (char*)"Commmannd buffer vol. eerste commands worden verwijderd.";
				IO::write(str);
				break;
			default:
				return;
 8003a2e:	e00b      	b.n	8003a48 <_ZN2UI11write_ErrorEi+0x2c>
				str = (char*)"Command buffer leeg/Slechte input ontvangen.";
 8003a30:	4b07      	ldr	r3, [pc, #28]	; (8003a50 <_ZN2UI11write_ErrorEi+0x34>)
 8003a32:	60fb      	str	r3, [r7, #12]
				IO::write(str);
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f7ff fb71 	bl	800311c <_ZN2IO5writeEPc>
				break;
 8003a3a:	e005      	b.n	8003a48 <_ZN2UI11write_ErrorEi+0x2c>
				str = (char*)"Commmannd buffer vol. eerste commands worden verwijderd.";
 8003a3c:	4b05      	ldr	r3, [pc, #20]	; (8003a54 <_ZN2UI11write_ErrorEi+0x38>)
 8003a3e:	60fb      	str	r3, [r7, #12]
				IO::write(str);
 8003a40:	68f8      	ldr	r0, [r7, #12]
 8003a42:	f7ff fb6b 	bl	800311c <_ZN2IO5writeEPc>
				break;
 8003a46:	bf00      	nop
				break;
		}

	}
}	// Write error
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	08003e90 	.word	0x08003e90
 8003a54:	08003ec0 	.word	0x08003ec0

08003a58 <main>:
 **  Abstract: main program
 **
 **===========================================================================
 */
int main(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
	 *  Otherwise the interrupt table located in flash will be used.
	 *  See also the <system_*.c> file and how the SystemInit() function updates
	 *  SCB->VTOR register.
	 *  E.g.  SCB->VTOR = 0x20000000;
	 */
	SystemInit(); // System speed to 168MHz
 8003a5c:	f7fc fe96 	bl	800078c <SystemInit>

	UI::init_UI();	//init the UI.
 8003a60:	f7ff ffb4 	bl	80039cc <_ZN2UI7init_UIEv>

	/* Infinite loop */
	while (1)
	{
		UI::main_Loop();		//Main program loop.
 8003a64:	f7ff ffba 	bl	80039dc <_ZN2UI9main_LoopEv>
 8003a68:	e7fc      	b.n	8003a64 <main+0xc>

08003a6a <EVAL_AUDIO_TransferComplete_CallBack>:
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
extern "C" void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer,
		uint32_t Size)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	b083      	sub	sp, #12
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
 8003a72:	6039      	str	r1, [r7, #0]
	/* TODO, implement your code here */
	return;
 8003a74:	bf00      	nop
}
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bc80      	pop	{r7}
 8003a7c:	4770      	bx	lr

08003a7e <EVAL_AUDIO_GetSampleCallBack>:
/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
extern "C" uint16_t EVAL_AUDIO_GetSampleCallBack(void)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	af00      	add	r7, sp, #0
	/* TODO, implement your code here */
	return -1;
 8003a82:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bc80      	pop	{r7}
 8003a8c:	4770      	bx	lr

08003a8e <_ZdlPv>:
 8003a8e:	f000 b837 	b.w	8003b00 <free>

08003a92 <__aeabi_atexit>:
 8003a92:	460b      	mov	r3, r1
 8003a94:	4601      	mov	r1, r0
 8003a96:	4618      	mov	r0, r3
 8003a98:	f000 b800 	b.w	8003a9c <__cxa_atexit>

08003a9c <__cxa_atexit>:
 8003a9c:	b510      	push	{r4, lr}
 8003a9e:	4c05      	ldr	r4, [pc, #20]	; (8003ab4 <__cxa_atexit+0x18>)
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	b12c      	cbz	r4, 8003ab0 <__cxa_atexit+0x14>
 8003aa4:	460a      	mov	r2, r1
 8003aa6:	4601      	mov	r1, r0
 8003aa8:	2002      	movs	r0, #2
 8003aaa:	f3af 8000 	nop.w
 8003aae:	bd10      	pop	{r4, pc}
 8003ab0:	4620      	mov	r0, r4
 8003ab2:	bd10      	pop	{r4, pc}
 8003ab4:	00000000 	.word	0x00000000

08003ab8 <__libc_init_array>:
 8003ab8:	b570      	push	{r4, r5, r6, lr}
 8003aba:	4e0d      	ldr	r6, [pc, #52]	; (8003af0 <__libc_init_array+0x38>)
 8003abc:	4c0d      	ldr	r4, [pc, #52]	; (8003af4 <__libc_init_array+0x3c>)
 8003abe:	1ba4      	subs	r4, r4, r6
 8003ac0:	10a4      	asrs	r4, r4, #2
 8003ac2:	2500      	movs	r5, #0
 8003ac4:	42a5      	cmp	r5, r4
 8003ac6:	d109      	bne.n	8003adc <__libc_init_array+0x24>
 8003ac8:	4e0b      	ldr	r6, [pc, #44]	; (8003af8 <__libc_init_array+0x40>)
 8003aca:	4c0c      	ldr	r4, [pc, #48]	; (8003afc <__libc_init_array+0x44>)
 8003acc:	f000 f95c 	bl	8003d88 <_init>
 8003ad0:	1ba4      	subs	r4, r4, r6
 8003ad2:	10a4      	asrs	r4, r4, #2
 8003ad4:	2500      	movs	r5, #0
 8003ad6:	42a5      	cmp	r5, r4
 8003ad8:	d105      	bne.n	8003ae6 <__libc_init_array+0x2e>
 8003ada:	bd70      	pop	{r4, r5, r6, pc}
 8003adc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003ae0:	4798      	blx	r3
 8003ae2:	3501      	adds	r5, #1
 8003ae4:	e7ee      	b.n	8003ac4 <__libc_init_array+0xc>
 8003ae6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003aea:	4798      	blx	r3
 8003aec:	3501      	adds	r5, #1
 8003aee:	e7f2      	b.n	8003ad6 <__libc_init_array+0x1e>
 8003af0:	0800a550 	.word	0x0800a550
 8003af4:	0800a550 	.word	0x0800a550
 8003af8:	0800a550 	.word	0x0800a550
 8003afc:	0800a558 	.word	0x0800a558

08003b00 <free>:
 8003b00:	4b02      	ldr	r3, [pc, #8]	; (8003b0c <free+0xc>)
 8003b02:	4601      	mov	r1, r0
 8003b04:	6818      	ldr	r0, [r3, #0]
 8003b06:	f000 b803 	b.w	8003b10 <_free_r>
 8003b0a:	bf00      	nop
 8003b0c:	20000064 	.word	0x20000064

08003b10 <_free_r>:
 8003b10:	b538      	push	{r3, r4, r5, lr}
 8003b12:	4605      	mov	r5, r0
 8003b14:	2900      	cmp	r1, #0
 8003b16:	d045      	beq.n	8003ba4 <_free_r+0x94>
 8003b18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b1c:	1f0c      	subs	r4, r1, #4
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	bfb8      	it	lt
 8003b22:	18e4      	addlt	r4, r4, r3
 8003b24:	f000 f921 	bl	8003d6a <__malloc_lock>
 8003b28:	4a1f      	ldr	r2, [pc, #124]	; (8003ba8 <_free_r+0x98>)
 8003b2a:	6813      	ldr	r3, [r2, #0]
 8003b2c:	4610      	mov	r0, r2
 8003b2e:	b933      	cbnz	r3, 8003b3e <_free_r+0x2e>
 8003b30:	6063      	str	r3, [r4, #4]
 8003b32:	6014      	str	r4, [r2, #0]
 8003b34:	4628      	mov	r0, r5
 8003b36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b3a:	f000 b917 	b.w	8003d6c <__malloc_unlock>
 8003b3e:	42a3      	cmp	r3, r4
 8003b40:	d90c      	bls.n	8003b5c <_free_r+0x4c>
 8003b42:	6821      	ldr	r1, [r4, #0]
 8003b44:	1862      	adds	r2, r4, r1
 8003b46:	4293      	cmp	r3, r2
 8003b48:	bf04      	itt	eq
 8003b4a:	681a      	ldreq	r2, [r3, #0]
 8003b4c:	685b      	ldreq	r3, [r3, #4]
 8003b4e:	6063      	str	r3, [r4, #4]
 8003b50:	bf04      	itt	eq
 8003b52:	1852      	addeq	r2, r2, r1
 8003b54:	6022      	streq	r2, [r4, #0]
 8003b56:	6004      	str	r4, [r0, #0]
 8003b58:	e7ec      	b.n	8003b34 <_free_r+0x24>
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	685a      	ldr	r2, [r3, #4]
 8003b5e:	b10a      	cbz	r2, 8003b64 <_free_r+0x54>
 8003b60:	42a2      	cmp	r2, r4
 8003b62:	d9fa      	bls.n	8003b5a <_free_r+0x4a>
 8003b64:	6819      	ldr	r1, [r3, #0]
 8003b66:	1858      	adds	r0, r3, r1
 8003b68:	42a0      	cmp	r0, r4
 8003b6a:	d10b      	bne.n	8003b84 <_free_r+0x74>
 8003b6c:	6820      	ldr	r0, [r4, #0]
 8003b6e:	4401      	add	r1, r0
 8003b70:	1858      	adds	r0, r3, r1
 8003b72:	4282      	cmp	r2, r0
 8003b74:	6019      	str	r1, [r3, #0]
 8003b76:	d1dd      	bne.n	8003b34 <_free_r+0x24>
 8003b78:	6810      	ldr	r0, [r2, #0]
 8003b7a:	6852      	ldr	r2, [r2, #4]
 8003b7c:	605a      	str	r2, [r3, #4]
 8003b7e:	4401      	add	r1, r0
 8003b80:	6019      	str	r1, [r3, #0]
 8003b82:	e7d7      	b.n	8003b34 <_free_r+0x24>
 8003b84:	d902      	bls.n	8003b8c <_free_r+0x7c>
 8003b86:	230c      	movs	r3, #12
 8003b88:	602b      	str	r3, [r5, #0]
 8003b8a:	e7d3      	b.n	8003b34 <_free_r+0x24>
 8003b8c:	6820      	ldr	r0, [r4, #0]
 8003b8e:	1821      	adds	r1, r4, r0
 8003b90:	428a      	cmp	r2, r1
 8003b92:	bf04      	itt	eq
 8003b94:	6811      	ldreq	r1, [r2, #0]
 8003b96:	6852      	ldreq	r2, [r2, #4]
 8003b98:	6062      	str	r2, [r4, #4]
 8003b9a:	bf04      	itt	eq
 8003b9c:	1809      	addeq	r1, r1, r0
 8003b9e:	6021      	streq	r1, [r4, #0]
 8003ba0:	605c      	str	r4, [r3, #4]
 8003ba2:	e7c7      	b.n	8003b34 <_free_r+0x24>
 8003ba4:	bd38      	pop	{r3, r4, r5, pc}
 8003ba6:	bf00      	nop
 8003ba8:	20017cbc 	.word	0x20017cbc

08003bac <strcpy>:
 8003bac:	4603      	mov	r3, r0
 8003bae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003bb2:	f803 2b01 	strb.w	r2, [r3], #1
 8003bb6:	2a00      	cmp	r2, #0
 8003bb8:	d1f9      	bne.n	8003bae <strcpy+0x2>
 8003bba:	4770      	bx	lr

08003bbc <__strtok_r>:
 8003bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bbe:	b918      	cbnz	r0, 8003bc8 <__strtok_r+0xc>
 8003bc0:	6810      	ldr	r0, [r2, #0]
 8003bc2:	b908      	cbnz	r0, 8003bc8 <__strtok_r+0xc>
 8003bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bc6:	4620      	mov	r0, r4
 8003bc8:	4604      	mov	r4, r0
 8003bca:	460f      	mov	r7, r1
 8003bcc:	f814 5b01 	ldrb.w	r5, [r4], #1
 8003bd0:	f817 6b01 	ldrb.w	r6, [r7], #1
 8003bd4:	b91e      	cbnz	r6, 8003bde <__strtok_r+0x22>
 8003bd6:	b965      	cbnz	r5, 8003bf2 <__strtok_r+0x36>
 8003bd8:	6015      	str	r5, [r2, #0]
 8003bda:	4628      	mov	r0, r5
 8003bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bde:	42b5      	cmp	r5, r6
 8003be0:	d1f6      	bne.n	8003bd0 <__strtok_r+0x14>
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1ef      	bne.n	8003bc6 <__strtok_r+0xa>
 8003be6:	6014      	str	r4, [r2, #0]
 8003be8:	7003      	strb	r3, [r0, #0]
 8003bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bec:	461c      	mov	r4, r3
 8003bee:	e00c      	b.n	8003c0a <__strtok_r+0x4e>
 8003bf0:	b915      	cbnz	r5, 8003bf8 <__strtok_r+0x3c>
 8003bf2:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003bf6:	460e      	mov	r6, r1
 8003bf8:	f816 5b01 	ldrb.w	r5, [r6], #1
 8003bfc:	42ab      	cmp	r3, r5
 8003bfe:	d1f7      	bne.n	8003bf0 <__strtok_r+0x34>
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0f3      	beq.n	8003bec <__strtok_r+0x30>
 8003c04:	2300      	movs	r3, #0
 8003c06:	f804 3c01 	strb.w	r3, [r4, #-1]
 8003c0a:	6014      	str	r4, [r2, #0]
 8003c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c0e <strtok_r>:
 8003c0e:	2301      	movs	r3, #1
 8003c10:	f7ff bfd4 	b.w	8003bbc <__strtok_r>

08003c14 <_strtol_l.isra.0>:
 8003c14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c18:	4680      	mov	r8, r0
 8003c1a:	4689      	mov	r9, r1
 8003c1c:	4692      	mov	sl, r2
 8003c1e:	461f      	mov	r7, r3
 8003c20:	468b      	mov	fp, r1
 8003c22:	465d      	mov	r5, fp
 8003c24:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003c26:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003c2a:	f000 f889 	bl	8003d40 <__locale_ctype_ptr_l>
 8003c2e:	4420      	add	r0, r4
 8003c30:	7846      	ldrb	r6, [r0, #1]
 8003c32:	f016 0608 	ands.w	r6, r6, #8
 8003c36:	d10b      	bne.n	8003c50 <_strtol_l.isra.0+0x3c>
 8003c38:	2c2d      	cmp	r4, #45	; 0x2d
 8003c3a:	d10b      	bne.n	8003c54 <_strtol_l.isra.0+0x40>
 8003c3c:	782c      	ldrb	r4, [r5, #0]
 8003c3e:	2601      	movs	r6, #1
 8003c40:	f10b 0502 	add.w	r5, fp, #2
 8003c44:	b167      	cbz	r7, 8003c60 <_strtol_l.isra.0+0x4c>
 8003c46:	2f10      	cmp	r7, #16
 8003c48:	d114      	bne.n	8003c74 <_strtol_l.isra.0+0x60>
 8003c4a:	2c30      	cmp	r4, #48	; 0x30
 8003c4c:	d00a      	beq.n	8003c64 <_strtol_l.isra.0+0x50>
 8003c4e:	e011      	b.n	8003c74 <_strtol_l.isra.0+0x60>
 8003c50:	46ab      	mov	fp, r5
 8003c52:	e7e6      	b.n	8003c22 <_strtol_l.isra.0+0xe>
 8003c54:	2c2b      	cmp	r4, #43	; 0x2b
 8003c56:	bf04      	itt	eq
 8003c58:	782c      	ldrbeq	r4, [r5, #0]
 8003c5a:	f10b 0502 	addeq.w	r5, fp, #2
 8003c5e:	e7f1      	b.n	8003c44 <_strtol_l.isra.0+0x30>
 8003c60:	2c30      	cmp	r4, #48	; 0x30
 8003c62:	d127      	bne.n	8003cb4 <_strtol_l.isra.0+0xa0>
 8003c64:	782b      	ldrb	r3, [r5, #0]
 8003c66:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003c6a:	2b58      	cmp	r3, #88	; 0x58
 8003c6c:	d14b      	bne.n	8003d06 <_strtol_l.isra.0+0xf2>
 8003c6e:	786c      	ldrb	r4, [r5, #1]
 8003c70:	2710      	movs	r7, #16
 8003c72:	3502      	adds	r5, #2
 8003c74:	2e00      	cmp	r6, #0
 8003c76:	bf0c      	ite	eq
 8003c78:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8003c7c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8003c80:	2200      	movs	r2, #0
 8003c82:	fbb1 fef7 	udiv	lr, r1, r7
 8003c86:	4610      	mov	r0, r2
 8003c88:	fb07 1c1e 	mls	ip, r7, lr, r1
 8003c8c:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8003c90:	2b09      	cmp	r3, #9
 8003c92:	d811      	bhi.n	8003cb8 <_strtol_l.isra.0+0xa4>
 8003c94:	461c      	mov	r4, r3
 8003c96:	42a7      	cmp	r7, r4
 8003c98:	dd1d      	ble.n	8003cd6 <_strtol_l.isra.0+0xc2>
 8003c9a:	1c53      	adds	r3, r2, #1
 8003c9c:	d007      	beq.n	8003cae <_strtol_l.isra.0+0x9a>
 8003c9e:	4586      	cmp	lr, r0
 8003ca0:	d316      	bcc.n	8003cd0 <_strtol_l.isra.0+0xbc>
 8003ca2:	d101      	bne.n	8003ca8 <_strtol_l.isra.0+0x94>
 8003ca4:	45a4      	cmp	ip, r4
 8003ca6:	db13      	blt.n	8003cd0 <_strtol_l.isra.0+0xbc>
 8003ca8:	fb00 4007 	mla	r0, r0, r7, r4
 8003cac:	2201      	movs	r2, #1
 8003cae:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003cb2:	e7eb      	b.n	8003c8c <_strtol_l.isra.0+0x78>
 8003cb4:	270a      	movs	r7, #10
 8003cb6:	e7dd      	b.n	8003c74 <_strtol_l.isra.0+0x60>
 8003cb8:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8003cbc:	2b19      	cmp	r3, #25
 8003cbe:	d801      	bhi.n	8003cc4 <_strtol_l.isra.0+0xb0>
 8003cc0:	3c37      	subs	r4, #55	; 0x37
 8003cc2:	e7e8      	b.n	8003c96 <_strtol_l.isra.0+0x82>
 8003cc4:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8003cc8:	2b19      	cmp	r3, #25
 8003cca:	d804      	bhi.n	8003cd6 <_strtol_l.isra.0+0xc2>
 8003ccc:	3c57      	subs	r4, #87	; 0x57
 8003cce:	e7e2      	b.n	8003c96 <_strtol_l.isra.0+0x82>
 8003cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8003cd4:	e7eb      	b.n	8003cae <_strtol_l.isra.0+0x9a>
 8003cd6:	1c53      	adds	r3, r2, #1
 8003cd8:	d108      	bne.n	8003cec <_strtol_l.isra.0+0xd8>
 8003cda:	2322      	movs	r3, #34	; 0x22
 8003cdc:	f8c8 3000 	str.w	r3, [r8]
 8003ce0:	4608      	mov	r0, r1
 8003ce2:	f1ba 0f00 	cmp.w	sl, #0
 8003ce6:	d107      	bne.n	8003cf8 <_strtol_l.isra.0+0xe4>
 8003ce8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cec:	b106      	cbz	r6, 8003cf0 <_strtol_l.isra.0+0xdc>
 8003cee:	4240      	negs	r0, r0
 8003cf0:	f1ba 0f00 	cmp.w	sl, #0
 8003cf4:	d00c      	beq.n	8003d10 <_strtol_l.isra.0+0xfc>
 8003cf6:	b122      	cbz	r2, 8003d02 <_strtol_l.isra.0+0xee>
 8003cf8:	3d01      	subs	r5, #1
 8003cfa:	f8ca 5000 	str.w	r5, [sl]
 8003cfe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d02:	464d      	mov	r5, r9
 8003d04:	e7f9      	b.n	8003cfa <_strtol_l.isra.0+0xe6>
 8003d06:	2430      	movs	r4, #48	; 0x30
 8003d08:	2f00      	cmp	r7, #0
 8003d0a:	d1b3      	bne.n	8003c74 <_strtol_l.isra.0+0x60>
 8003d0c:	2708      	movs	r7, #8
 8003d0e:	e7b1      	b.n	8003c74 <_strtol_l.isra.0+0x60>
 8003d10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003d14 <strtol>:
 8003d14:	4b08      	ldr	r3, [pc, #32]	; (8003d38 <strtol+0x24>)
 8003d16:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003d18:	681c      	ldr	r4, [r3, #0]
 8003d1a:	4d08      	ldr	r5, [pc, #32]	; (8003d3c <strtol+0x28>)
 8003d1c:	6a23      	ldr	r3, [r4, #32]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	bf08      	it	eq
 8003d22:	462b      	moveq	r3, r5
 8003d24:	9300      	str	r3, [sp, #0]
 8003d26:	4613      	mov	r3, r2
 8003d28:	460a      	mov	r2, r1
 8003d2a:	4601      	mov	r1, r0
 8003d2c:	4620      	mov	r0, r4
 8003d2e:	f7ff ff71 	bl	8003c14 <_strtol_l.isra.0>
 8003d32:	b003      	add	sp, #12
 8003d34:	bd30      	pop	{r4, r5, pc}
 8003d36:	bf00      	nop
 8003d38:	20000064 	.word	0x20000064
 8003d3c:	200000c8 	.word	0x200000c8

08003d40 <__locale_ctype_ptr_l>:
 8003d40:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8003d44:	4770      	bx	lr

08003d46 <__ascii_mbtowc>:
 8003d46:	b082      	sub	sp, #8
 8003d48:	b901      	cbnz	r1, 8003d4c <__ascii_mbtowc+0x6>
 8003d4a:	a901      	add	r1, sp, #4
 8003d4c:	b142      	cbz	r2, 8003d60 <__ascii_mbtowc+0x1a>
 8003d4e:	b14b      	cbz	r3, 8003d64 <__ascii_mbtowc+0x1e>
 8003d50:	7813      	ldrb	r3, [r2, #0]
 8003d52:	600b      	str	r3, [r1, #0]
 8003d54:	7812      	ldrb	r2, [r2, #0]
 8003d56:	1c10      	adds	r0, r2, #0
 8003d58:	bf18      	it	ne
 8003d5a:	2001      	movne	r0, #1
 8003d5c:	b002      	add	sp, #8
 8003d5e:	4770      	bx	lr
 8003d60:	4610      	mov	r0, r2
 8003d62:	e7fb      	b.n	8003d5c <__ascii_mbtowc+0x16>
 8003d64:	f06f 0001 	mvn.w	r0, #1
 8003d68:	e7f8      	b.n	8003d5c <__ascii_mbtowc+0x16>

08003d6a <__malloc_lock>:
 8003d6a:	4770      	bx	lr

08003d6c <__malloc_unlock>:
 8003d6c:	4770      	bx	lr

08003d6e <__ascii_wctomb>:
 8003d6e:	b149      	cbz	r1, 8003d84 <__ascii_wctomb+0x16>
 8003d70:	2aff      	cmp	r2, #255	; 0xff
 8003d72:	bf85      	ittet	hi
 8003d74:	238a      	movhi	r3, #138	; 0x8a
 8003d76:	6003      	strhi	r3, [r0, #0]
 8003d78:	700a      	strbls	r2, [r1, #0]
 8003d7a:	f04f 30ff 	movhi.w	r0, #4294967295
 8003d7e:	bf98      	it	ls
 8003d80:	2001      	movls	r0, #1
 8003d82:	4770      	bx	lr
 8003d84:	4608      	mov	r0, r1
 8003d86:	4770      	bx	lr

08003d88 <_init>:
 8003d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d8a:	bf00      	nop
 8003d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d8e:	bc08      	pop	{r3}
 8003d90:	469e      	mov	lr, r3
 8003d92:	4770      	bx	lr

08003d94 <_fini>:
 8003d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d96:	bf00      	nop
 8003d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d9a:	bc08      	pop	{r3}
 8003d9c:	469e      	mov	lr, r3
 8003d9e:	4770      	bx	lr
