#! 
:ivl_version "13.0 (devel)" "(s20221226-103-g418bbc14b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\lib\ivl\v2009.vpi";
S_0000000004929210 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000000005f86fd0 .scope module, "MainTB" "MainTB" 3 3;
 .timescale -9 -12;
v000000000600b390_0 .net "anodos", 3 0, v0000000005f82be0_0;  1 drivers
v000000000600b070_0 .var "clk", 0 0;
v000000000600cbf0_0 .net "col", 3 0, v0000000005f82a00_0;  1 drivers
v000000000600b110_0 .var "row", 3 0;
v000000000600b2f0_0 .var "rst", 0 0;
v000000000600b610_0 .net "segmentos", 6 0, v000000000600c8d0_0;  1 drivers
S_0000000005f87160 .scope module, "MainTop" "MainModule" 3 15, 4 1 0, S_0000000005f86fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "row";
    .port_info 3 /OUTPUT 4 "col";
    .port_info 4 /OUTPUT 4 "anodos";
    .port_info 5 /OUTPUT 7 "segmentos";
v000000000600ba70_0 .net "anodos", 3 0, v0000000005f82be0_0;  alias, 1 drivers
v000000000600c650_0 .net "clk", 0 0, v000000000600b070_0;  1 drivers
v000000000600c790_0 .net "clk_div", 0 0, L_000000000600bf70;  1 drivers
v000000000600cf10_0 .net "col", 3 0, v0000000005f82a00_0;  alias, 1 drivers
v000000000600bc50_0 .net "load_num", 1 0, v0000000005f82500_0;  1 drivers
v000000000600c970_0 .net "num", 3 0, v0000000005f82820_0;  1 drivers
v000000000600cb50_0 .net "row", 3 0, v000000000600b110_0;  1 drivers
v000000000600c0b0_0 .net "rst", 0 0, v000000000600b2f0_0;  1 drivers
v000000000600c6f0_0 .net "segmentos", 6 0, v000000000600c8d0_0;  alias, 1 drivers
v000000000600c470_0 .net "sync_row", 3 0, v000000000600bcf0_0;  1 drivers
S_0000000005f872f0 .scope module, "Frec" "FrecDivider" 4 15, 5 1 0, S_0000000005f87160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk_div";
v0000000005f82960_0 .net *"_ivl_0", 31 0, L_000000000600c830;  1 drivers
L_0000000006040160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000005f81e20_0 .net/2u *"_ivl_10", 0 0, L_0000000006040160;  1 drivers
L_0000000006040088 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000005f82b40_0 .net *"_ivl_3", 4 0, L_0000000006040088;  1 drivers
L_00000000060400d0 .functor BUFT 1, C4<00000000000000000000000100001101>, C4<0>, C4<0>, C4<0>;
v0000000005f82460_0 .net/2u *"_ivl_4", 31 0, L_00000000060400d0;  1 drivers
v0000000005f81f60_0 .net *"_ivl_6", 0 0, L_000000000600c290;  1 drivers
L_0000000006040118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000005f82280_0 .net/2u *"_ivl_8", 0 0, L_0000000006040118;  1 drivers
v0000000005f826e0_0 .net "clk", 0 0, v000000000600b070_0;  alias, 1 drivers
v0000000005f81ec0_0 .net "clk_div", 0 0, L_000000000600bf70;  alias, 1 drivers
v0000000005f82780_0 .var "cont", 26 0;
E_0000000005f80830 .event posedge, v0000000005f826e0_0;
L_000000000600c830 .concat [ 27 5 0 0], v0000000005f82780_0, L_0000000006040088;
L_000000000600c290 .cmp/eq 32, L_000000000600c830, L_00000000060400d0;
L_000000000600bf70 .functor MUXZ 1, L_0000000006040160, L_0000000006040118, L_000000000600c290, C4<>;
S_0000000005f95950 .scope module, "Keypad" "Teclado" 4 27, 6 1 0, S_0000000005f87160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk_div";
    .port_info 2 /INPUT 4 "sync_row";
    .port_info 3 /OUTPUT 4 "col";
    .port_info 4 /OUTPUT 4 "num";
    .port_info 5 /OUTPUT 2 "load_num";
P_0000000005f95ae0 .param/l "state0" 0 6 13, C4<000001>;
P_0000000005f95b18 .param/l "state1" 0 6 13, C4<000010>;
P_0000000005f95b50 .param/l "state2" 0 6 13, C4<000100>;
P_0000000005f95b88 .param/l "state3" 0 6 14, C4<001000>;
P_0000000005f95bc0 .param/l "state4" 0 6 14, C4<010000>;
P_0000000005f95bf8 .param/l "state5" 0 6 14, C4<100000>;
v0000000005f82000_0 .net "clk_div", 0 0, L_000000000600bf70;  alias, 1 drivers
v0000000005f82a00_0 .var "col", 3 0;
v0000000005f82500_0 .var "load_num", 1 0;
v0000000005f825a0_0 .var "next_state", 5 0;
v0000000005f82820_0 .var "num", 3 0;
v0000000005f828c0_0 .net "rst", 0 0, v000000000600b2f0_0;  alias, 1 drivers
v0000000005f82aa0_0 .var "state", 5 0;
v0000000005f82320_0 .var "sum_row", 0 0;
v0000000005f823c0_0 .net "sync_row", 3 0, v000000000600bcf0_0;  alias, 1 drivers
E_0000000005f801b0 .event anyedge, v0000000005f823c0_0, v0000000005f82aa0_0;
E_0000000005f7fc30 .event posedge, v0000000005f81ec0_0;
E_0000000005f7ff30 .event anyedge, v0000000005f82a00_0, v0000000005f823c0_0;
S_0000000005f95c40 .scope module, "Segmentos7" "display" 4 36, 7 1 0, S_0000000005f87160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_div";
    .port_info 2 /INPUT 2 "load_num";
    .port_info 3 /INPUT 4 "num";
    .port_info 4 /OUTPUT 4 "anodos";
    .port_info 5 /OUTPUT 7 "segmentos";
v0000000005f82be0_0 .var "anodos", 3 0;
v0000000005f82c80_0 .net "clk", 0 0, v000000000600b070_0;  alias, 1 drivers
v0000000005f82140_0 .net "clk_div", 0 0, L_000000000600bf70;  alias, 1 drivers
v0000000005f821e0_0 .var "digito", 3 0;
v000000000600bbb0_0 .net "load_num", 1 0, v0000000005f82500_0;  alias, 1 drivers
v000000000600c5b0_0 .net "num", 3 0, v0000000005f82820_0;  alias, 1 drivers
v000000000600c8d0_0 .var "segmentos", 6 0;
v000000000600b9d0_0 .var "select", 1 0;
E_0000000005f80230 .event anyedge, v0000000005f821e0_0;
E_0000000005f80470 .event anyedge, v000000000600b9d0_0;
S_0000000005f91160 .scope module, "Sync" "Sincronizador" 4 20, 8 1 0, S_0000000005f87160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_div";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "row";
    .port_info 3 /OUTPUT 4 "sync_row";
v000000000600b7f0_0 .net "clk_div", 0 0, L_000000000600bf70;  alias, 1 drivers
v000000000600c330_0 .net "row", 3 0, v000000000600b110_0;  alias, 1 drivers
v000000000600bd90_0 .net "rst", 0 0, v000000000600b2f0_0;  alias, 1 drivers
v000000000600bcf0_0 .var "sync_row", 3 0;
v000000000600c010_0 .var "val", 3 0;
    .scope S_0000000005f872f0;
T_0 ;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v0000000005f82780_0, 0, 27;
    %end;
    .thread T_0, $init;
    .scope S_0000000005f872f0;
T_1 ;
    %wait E_0000000005f80830;
    %load/vec4 v0000000005f82780_0;
    %pad/u 32;
    %cmpi/u 269, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 27;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0000000005f82780_0;
    %addi 1, 0, 27;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0000000005f82780_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000005f91160;
T_2 ;
    %wait E_0000000005f7fc30;
    %load/vec4 v000000000600bd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000600c010_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000600bcf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000600c330_0;
    %assign/vec4 v000000000600c010_0, 0;
    %load/vec4 v000000000600c010_0;
    %assign/vec4 v000000000600bcf0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000005f95950;
T_3 ;
    %wait E_0000000005f7ff30;
    %load/vec4 v0000000005f823c0_0;
    %load/vec4 v0000000005f82a00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 129, 0, 8;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 130, 0, 8;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 132, 0, 8;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 136, 0, 8;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000005f82820_0, 0, 4;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000005f95950;
T_4 ;
    %wait E_0000000005f7fc30;
    %load/vec4 v0000000005f828c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000000005f82aa0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000005f825a0_0;
    %assign/vec4 v0000000005f82aa0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000005f95950;
T_5 ;
    %wait E_0000000005f801b0;
    %load/vec4 v0000000005f82aa0_0;
    %store/vec4 v0000000005f825a0_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000005f82a00_0, 0, 4;
    %load/vec4 v0000000005f823c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v0000000005f823c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/1 T_5.1, 8;
    %load/vec4 v0000000005f823c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.1;
    %flag_get/vec4 8;
    %jmp/1 T_5.0, 8;
    %load/vec4 v0000000005f823c0_0;
    %parti/s 1, 0, 2;
    %or;
T_5.0;
    %store/vec4 v0000000005f82320_0, 0, 1;
    %load/vec4 v0000000005f82aa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000000005f825a0_0, 0, 6;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000005f82a00_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000005f82500_0, 0, 2;
    %load/vec4 v0000000005f82320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000000005f825a0_0, 0, 6;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000000005f825a0_0, 0, 6;
T_5.12 ;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000005f82a00_0, 0, 4;
    %load/vec4 v0000000005f823c0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000000005f825a0_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000005f82500_0, 0, 2;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000000005f825a0_0, 0, 6;
T_5.14 ;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000005f82a00_0, 0, 4;
    %load/vec4 v0000000005f823c0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000000005f825a0_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000005f82500_0, 0, 2;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000000005f825a0_0, 0, 6;
T_5.16 ;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000005f82a00_0, 0, 4;
    %load/vec4 v0000000005f823c0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000000005f825a0_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000005f82500_0, 0, 2;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0000000005f825a0_0, 0, 6;
T_5.18 ;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000005f82a00_0, 0, 4;
    %load/vec4 v0000000005f823c0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000000005f825a0_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000005f82500_0, 0, 2;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000000005f825a0_0, 0, 6;
T_5.20 ;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000005f82a00_0, 0, 4;
    %load/vec4 v0000000005f823c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000000005f825a0_0, 0, 6;
T_5.21 ;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000005f95c40;
T_6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000600b9d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000005f821e0_0, 0, 4;
    %end;
    .thread T_6, $init;
    .scope S_0000000005f95c40;
T_7 ;
    %wait E_0000000005f80830;
    %load/vec4 v000000000600b9d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000000000600b9d0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000005f95c40;
T_8 ;
    %wait E_0000000005f7fc30;
    %load/vec4 v000000000600bbb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000000000600c5b0_0;
    %assign/vec4 v0000000005f821e0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000005f95c40;
T_9 ;
Ewait_0 .event/or E_0000000005f80470, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000000000600b9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000005f82be0_0, 0, 4;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000005f82be0_0, 0, 4;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000005f82be0_0, 0, 4;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000005f82be0_0, 0, 4;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000005f82be0_0, 0, 4;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000005f95c40;
T_10 ;
Ewait_1 .event/or E_0000000005f80230, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000000005f821e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000000000600c8d0_0, 0, 7;
    %jmp T_10.11;
T_10.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v000000000600c8d0_0, 0, 7;
    %jmp T_10.11;
T_10.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000000000600c8d0_0, 0, 7;
    %jmp T_10.11;
T_10.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v000000000600c8d0_0, 0, 7;
    %jmp T_10.11;
T_10.3 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000000000600c8d0_0, 0, 7;
    %jmp T_10.11;
T_10.4 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v000000000600c8d0_0, 0, 7;
    %jmp T_10.11;
T_10.5 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v000000000600c8d0_0, 0, 7;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v000000000600c8d0_0, 0, 7;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v000000000600c8d0_0, 0, 7;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000000000600c8d0_0, 0, 7;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v000000000600c8d0_0, 0, 7;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000005f86fd0;
T_11 ;
    %delay 10000, 0;
    %load/vec4 v000000000600b070_0;
    %inv;
    %store/vec4 v000000000600b070_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000005f86fd0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000600b070_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000600b110_0, 0, 4;
    %vpi_call/w 3 30 "$display", "Display=%b, Segmentos=%b, Col=%b, Row=%b", v000000000600b390_0, v000000000600b610_0, v000000000600cbf0_0, v000000000600b110_0 {0 0 0};
    %delay 30000000, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000000005f86fd0;
T_13 ;
    %vpi_call/w 3 37 "$monitor", "Display=%b, Segmentos=%b, Col=%b, Row=%b", v000000000600b390_0, v000000000600b610_0, v000000000600cbf0_0, v000000000600b110_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000005f86fd0;
T_14 ;
    %vpi_call/w 3 41 "$dumpfile", "MainTB.vcd" {0 0 0};
    %vpi_call/w 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000005f86fd0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "../sim/main_tb.sv";
    "../design/TopMod.sv";
    "../design/DivisorClock.sv";
    "../design/Teclado.sv";
    "../design/7SEG.SV";
    "../design/Synchro.sv";
