#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2579327 on Sat Jun 29 14:34:41 MDT 2019
# IP Build 2548770 on Sat Jun 29 17:24:48 MDT 2019
# Start of session at: Fri Jun 19 03:46:56 2020
# Process ID: 2314
# Current directory: /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex
# Command line: vivado -notrace -source /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/vivado_rtl_kernel.srcs/sources_1/ip/GACTX_bank3/GACTX_bank3_ex.tcl
# Log file: /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/vivado.log
# Journal file: /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/vivado_rtl_kernel.srcs/sources_1/ip/GACTX_bank3/GACTX_bank3_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 6493.531 ; gain = 169.703 ; free physical = 61319 ; free virtual = 193495
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
Setting xsim.simulate.xsim.more_options to -sv_seed 1
Setting modelsim.simulate.vsim.more_options to -sv_seed 1
Setting questa.simulate.vsim.more_options to -sv_seed 1
Setting ies.simulate.ncsim.more_options to -SVSEED 1
Setting xcelium.simulate.xmsim.more_options to -SVSEED 1
Setting vcs.simulate.vcs.more_options to +ntb_random_seed=1
Setting riviera.simulate.asim.more_options to -sv_seed 1
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m01_axi_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m00_axi_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'S_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'control_GACTX_bank3_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'control_GACTX_bank3_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'control_GACTX_bank3_vip'...
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ID_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.AWUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.WUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.BUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.ARUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5378] Port width mismatch for bus parameter 'M_AXI.RUSER_WIDTH'. Logical port width '0' and physical port width '1' do not match.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'control_GACTX_bank3_vip'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/ies/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/ies/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.cpp'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/control_GACTX_bank3_vip/xsim/control_GACTX_bank3_vip.sh'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/control_GACTX_bank3_vip/xsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/control_GACTX_bank3_vip/xsim/axi_vip.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/control_GACTX_bank3_vip/xsim/control_GACTX_bank3_vip_sc.h'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/control_GACTX_bank3_vip/xsim/control_GACTX_bank3_vip_sc.cpp'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/control_GACTX_bank3_vip/modelsim/control_GACTX_bank3_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/control_GACTX_bank3_vip/questa/control_GACTX_bank3_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/control_GACTX_bank3_vip/ies/control_GACTX_bank3_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/control_GACTX_bank3_vip/vcs/control_GACTX_bank3_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/control_GACTX_bank3_vip/riviera/control_GACTX_bank3_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/control_GACTX_bank3_vip/activehdl/control_GACTX_bank3_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.ip_user_files/sim_scripts/control_GACTX_bank3_vip/xcelium/control_GACTX_bank3_vip.sh'
export_ip_user_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6517.391 ; gain = 0.000 ; free physical = 60487 ; free virtual = 192816
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_control_s_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_example_adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_example.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_example_axi_read_master.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_example_axi_write_master.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_example_counter.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_example_vadd.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3.v] -no_script -reset -force -quiet
remove_files  {/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_control_s_axi.v /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_example_adder.v /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_example.sv /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_example_axi_read_master.sv /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_example_axi_write_master.sv /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_example_counter.sv /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_example_vadd.sv /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3.v}
set_property source_mgmt_mode DisplayOnly [current_project]
import_files -norecurse {/home/nimbix/Darwin-WGA/src/hdl/GACTX/GACTX_ArrayWrapper.v /home/nimbix/Darwin-WGA/src/hdl/common/FIFO.v /home/nimbix/Darwin-WGA/src/hdl/common/axi_read_master.sv /home/nimbix/Darwin-WGA/src/hdl/GACTX/top_modules/GACTX_bank3.v /home/nimbix/Darwin-WGA/src/hdl/GACTX/GACTX_Kernel.sv /home/nimbix/Darwin-WGA/src/hdl/GACTX/GACTX_Array.v /home/nimbix/Darwin-WGA/src/hdl/GACTX/GACTX_KernelControl.sv /home/nimbix/Darwin-WGA/src/hdl/common/BRAM.v /home/nimbix/Darwin-WGA/src/hdl/common/axi_write_master.sv /home/nimbix/Darwin-WGA/src/hdl/GACTX/GACTX_AXISlave.v /home/nimbix/Darwin-WGA/src/hdl/GACTX/mux_1OfN.v /home/nimbix/Darwin-WGA/src/hdl/common/Nt2Param.v /home/nimbix/Darwin-WGA/src/hdl/GACTX/GACTX_BTLogic.v /home/nimbix/Darwin-WGA/src/hdl/common/counter.sv /home/nimbix/Darwin-WGA/src/hdl/GACTX/GACTX_ArrayTop.v /home/nimbix/Darwin-WGA/src/hdl/common/DP_BRAM.v /home/nimbix/Darwin-WGA/src/hdl/GACTX/GACTX_NWPE.v /home/nimbix/Darwin-WGA/src/hdl/common/Ascii2Nt.v}
reorder_files -fileset sim_1 -front /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_tb.sv
move_files [get_files  /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_tb.sv]
move_files -fileset sim_1 [get_files  /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_tb.sv]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.runtime} -value {all} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GACTX_bank3_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/slv_m01_axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/slv_m00_axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/control_GACTX_bank3_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/control_GACTX_bank3_vip.cpp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L xilinx_vip -prj GACTX_bank3_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/GACTX_ArrayWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_ArrayWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/common/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/common/axi_read_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/top_modules/GACTX_bank3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_bank3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/GACTX_Kernel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_Kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/GACTX_Array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_Array
INFO: [VRFC 10-2458] undeclared symbol array_start, assumed default net type wire [/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/GACTX_Array.v:205]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/GACTX_KernelControl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_KernelControl
INFO: [VRFC 10-2458] undeclared symbol GACT_ready, assumed default net type wire [/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/GACTX_KernelControl.sv:617]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/common/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/common/axi_write_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/GACTX_AXISlave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_AXISlave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/mux_1OfN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_1OfN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/common/Nt2Param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nt2Param
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/GACTX_BTLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_BTLogic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/common/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/GACTX_ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_ArrayTop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/common/DP_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/GACTX_NWPE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_NWPE
INFO: [VRFC 10-2458] undeclared symbol store_S_out, assumed default net type wire [/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/GACTX/GACTX_NWPE.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/imports/hdl/common/Ascii2Nt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ascii2Nt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m01_axi_vip/sim/slv_m01_axi_vip_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m01_axi_vip/sim/slv_m01_axi_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slv_m01_axi_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m01_axi_vip/hdl/axi_vip_v1_1_vlsyn_rfs.sv" into library axi_vip_v1_1_5
INFO: [VRFC 10-311] analyzing module axi_vip_v1_1_5_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m01_axi_vip/synth/slv_m01_axi_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slv_m01_axi_vip
WARNING: [VRFC 10-3609] overwriting previous definition of module 'slv_m01_axi_vip' [/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m01_axi_vip/synth/slv_m01_axi_vip.sv:58]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m00_axi_vip/sim/slv_m00_axi_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slv_m00_axi_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m00_axi_vip/hdl/axi_vip_v1_1_vlsyn_rfs.sv" into library axi_vip_v1_1_5
INFO: [VRFC 10-311] analyzing module axi_vip_v1_1_5_top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_vip_v1_1_5_top' [/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m00_axi_vip/hdl/axi_vip_v1_1_vlsyn_rfs.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m00_axi_vip/synth/slv_m00_axi_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slv_m00_axi_vip
WARNING: [VRFC 10-3609] overwriting previous definition of module 'slv_m00_axi_vip' [/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m00_axi_vip/synth/slv_m00_axi_vip.sv:58]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/control_GACTX_bank3_vip/sim/control_GACTX_bank3_vip_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/control_GACTX_bank3_vip/sim/control_GACTX_bank3_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_GACTX_bank3_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/control_GACTX_bank3_vip/hdl/axi_vip_v1_1_vlsyn_rfs.sv" into library axi_vip_v1_1_5
INFO: [VRFC 10-311] analyzing module axi_vip_v1_1_5_top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_vip_v1_1_5_top' [/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/control_GACTX_bank3_vip/hdl/axi_vip_v1_1_vlsyn_rfs.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/control_GACTX_bank3_vip/synth/control_GACTX_bank3_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_GACTX_bank3_vip
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control_GACTX_bank3_vip' [/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/control_GACTX_bank3_vip/synth/control_GACTX_bank3_vip.sv:58]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GACTX_bank3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
ERROR: [VRFC 10-449] cannot open file "/opt/xilinx/Vivado/2019.1/data/xsim/ip/axi_vip_v1_1_5/axi_vip_v1_1_5_top.sdb" for writing
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6663.836 ; gain = 0.000 ; free physical = 60924 ; free virtual = 193440
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
move_files [get_files  /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_tb.sv]
move_files -fileset sim_1 [get_files  /home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/imports/GACTX_bank3_tb.sv]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GACTX_bank3_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/slv_m01_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/slv_m01_axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/slv_m00_axi_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/slv_m00_axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/axi_vip.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/control_GACTX_bank3_vip_sc.cpp'
INFO: [SIM-utils-43] Exported '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/control_GACTX_bank3_vip.cpp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L xilinx_vip -prj GACTX_bank3_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m01_axi_vip/hdl/axi_vip_v1_1_vlsyn_rfs.sv" into library axi_vip_v1_1_5
INFO: [VRFC 10-311] analyzing module axi_vip_v1_1_5_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m00_axi_vip/hdl/axi_vip_v1_1_vlsyn_rfs.sv" into library axi_vip_v1_1_5
INFO: [VRFC 10-311] analyzing module axi_vip_v1_1_5_top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_vip_v1_1_5_top' [/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/slv_m00_axi_vip/hdl/axi_vip_v1_1_vlsyn_rfs.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/control_GACTX_bank3_vip/hdl/axi_vip_v1_1_vlsyn_rfs.sv" into library axi_vip_v1_1_5
INFO: [VRFC 10-311] analyzing module axi_vip_v1_1_5_top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi_vip_v1_1_5_top' [/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.srcs/sources_1/ip/control_GACTX_bank3_vip/hdl/axi_vip_v1_1_vlsyn_rfs.sv:61]
ERROR: [VRFC 10-449] cannot open file "/opt/xilinx/Vivado/2019.1/data/xsim/ip/axi_vip_v1_1_5/axi_vip_v1_1_5_top.sdb" for writing
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/nimbix/workspace/GACTX_bank3/vivado_rtl_kernel/GACTX_bank3_ex/GACTX_bank3_ex.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 19 04:14:45 2020...
