// Seed: 755104025
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output wire id_3,
    output tri  id_4
);
  wire id_6, id_7, id_8;
  parameter id_9 = -1'b0;
  assign module_1.id_2 = 0;
  logic id_10;
endmodule
module module_1 #(
    parameter id_21 = 32'd62,
    parameter id_3  = 32'd69
) (
    input supply1 id_0,
    input tri id_1
    , id_19,
    output uwire id_2,
    input supply0 _id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wire id_6,
    input tri id_7,
    output tri0 id_8
    , id_20,
    input wand id_9,
    input uwire id_10,
    input tri1 id_11,
    output uwire id_12,
    output wire id_13,
    output tri0 id_14,
    input wor id_15,
    input wor id_16,
    input uwire id_17
    , _id_21
);
  bit [id_21 : id_3]
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35;
  always @* begin : LABEL_0
    id_19 <= -1;
    id_26 <= 1 == -1;
  end
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_8,
      id_13
  );
  parameter id_36 = 1;
  wire  id_37;
  logic id_38;
  ;
  integer [1 : 1] id_39;
  assign id_30 = id_23;
  wire id_40;
  always begin : LABEL_1
    wait (1);
  end
endmodule
