# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:09 on Oct 30,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:41:10 on Oct 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:10 on Oct 30,2025
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:41:10 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:10 on Oct 30,2025
# vlog -reportprogress 300 ./mux2to1.sv 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 14:41:10 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:10 on Oct 30,2025
# vlog -reportprogress 300 ./mux2to1_64bit.sv 
# -- Compiling module mux2to1_64bit
# 
# Top level modules:
# 	mux2to1_64bit
# End time: 14:41:10 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:10 on Oct 30,2025
# vlog -reportprogress 300 ./mux32to1.sv 
# -- Compiling module mux32to1
# 
# Top level modules:
# 	mux32to1
# End time: 14:41:10 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:10 on Oct 30,2025
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 14:41:11 on Oct 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:11 on Oct 30,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:41:11 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:11 on Oct 30,2025
# vlog -reportprogress 300 ./decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:41:11 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:11 on Oct 30,2025
# vlog -reportprogress 300 ./selector.sv 
# -- Compiling module selector
# 
# Top level modules:
# 	selector
# End time: 14:41:11 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:11 on Oct 30,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:41:11 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:11 on Oct 30,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:41:12 on Oct 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:12 on Oct 30,2025
# vlog -reportprogress 300 ./adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 14:41:12 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:12 on Oct 30,2025
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 14:41:12 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:12 on Oct 30,2025
# vlog -reportprogress 300 ./giant_nor.sv 
# -- Compiling module giant_nor
# 
# Top level modules:
# 	giant_nor
# End time: 14:41:12 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:12 on Oct 30,2025
# vlog -reportprogress 300 ./mux8to1.sv 
# -- Compiling module mux8to1
# 
# Top level modules:
# 	mux8to1
# End time: 14:41:12 on Oct 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 14:41:16 on Oct 30,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.adder_64bit
# Loading work.full_adder
# Loading work.mux8to1
# Loading work.mux2to1_64bit
# Loading work.giant_nor
# Loading work.mux2to1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: joeyk  Hostname: JOSEPHS_LENOVO  ProcessID: 21896
#           Attempting to use alternate WLF file "./wlftxie9g8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxie9g8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing subtraction
# 10300000.00 ns testing subtraction overflow
# 10400000.00 ns testing AND
# 10500000.00 ns testing OR
# 10600000.00 ns testing XOR
# 10700000.00 ns testing ZERO and NEGATIVE flags
# ** Note: $stop    : ./alustim.sv(101)
#    Time: 10900 us  Iteration: 0  Instance: /alustim
# Break in Module alustim at ./alustim.sv line 101
# End time: 18:27:18 on Oct 30,2025, Elapsed time: 3:46:02
# Errors: 0, Warnings: 2
