Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Sep 17 14:09:25 2022
| Host         : vxserver running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -slr -file slr_util_routed.rpt -pb slr_util_routed.pb
| Design       : pfm_top_wrapper
| Device       : xcu250figd2104-2L
| Design State : Routed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR3 <-> SLR2                    |  2761 |       |     23040 | 11.98 |
|   SLR2 -> SLR3                   |  1310 |       |           |  5.69 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR3 -> SLR2                   |  1451 |       |           |  6.30 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |    25 |    25 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR2 <-> SLR1                    |  2663 |       |     23040 | 11.56 |
|   SLR1 -> SLR2                   |  1285 |       |           |  5.58 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     9 |     9 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  1378 |       |           |  5.98 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |    23 |    23 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  7435 |       |     23040 | 32.27 |
|   SLR0 -> SLR1                   |  5602 |       |           | 24.31 |
|     Using TX_REG only            |    70 |    70 |           |       |
|     Using RX_REG only            |   144 |   144 |           |       |
|     Using Both TX_REG and RX_REG |    70 |    70 |           |       |
|   SLR1 -> SLR0                   |  1833 |       |           |  7.96 |
|     Using TX_REG only            |    32 |    32 |           |       |
|     Using RX_REG only            |    39 |    39 |           |       |
|     Using Both TX_REG and RX_REG |    32 |    32 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 12859 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 | 1451 |    0 |    0 |
| SLR2      | 1305 |    0 | 1378 |    0 |
| SLR1      |    3 | 1206 |    0 | 1833 |
| SLR0      |    2 |   74 | 5526 |    0 |
+-----------+------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 |  SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
| CLB                        |  36723 |  49122 | 13722 |  4358 |  68.01 |  90.97 |  25.41 |   8.07 |
|   CLBL                     |  19235 |  26011 |  7194 |  2293 |  65.69 |  88.84 |  24.57 |   7.83 |
|   CLBM                     |  17488 |  23111 |  6528 |  2065 |  70.74 |  93.49 |  26.41 |   8.35 |
| CLB LUTs                   | 173493 | 273552 | 69139 | 19553 |  40.16 |  63.32 |  16.00 |   4.53 |
|   LUT as Logic             | 133398 | 192364 | 62499 | 17307 |  30.88 |  44.53 |  14.47 |   4.01 |
|     using O5 output only   |   1962 |   3435 |   982 |   265 |   0.45 |   0.80 |   0.23 |   0.06 |
|     using O6 output only   | 104842 | 152038 | 38499 | 13065 |  24.27 |  35.19 |   8.91 |   3.02 |
|     using O5 and O6        |  26594 |  36891 | 23018 |  3977 |   6.16 |   8.54 |   5.33 |   0.92 |
|   LUT as Memory            |  40095 |  81188 |  6640 |  2246 |  20.27 |  41.05 |   3.36 |   1.14 |
|     LUT as Distributed RAM |   6792 |  20992 |  4674 |  2203 |   3.43 |  10.61 |   2.36 |   1.11 |
|       using O5 output only |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    124 |      4 |   184 |    35 |   0.06 |  <0.01 |   0.09 |   0.02 |
|       using O5 and O6      |   6668 |  20988 |  4490 |  2168 |   3.37 |  10.61 |   2.27 |   1.10 |
|     LUT as Shift Register  |  33303 |  60196 |  1966 |    43 |  16.84 |  30.44 |   0.99 |   0.02 |
|       using O5 output only |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   8890 |   9873 |  1899 |    43 |   4.50 |   4.99 |   0.96 |   0.02 |
|       using O5 and O6      |  24413 |  50323 |    67 |     0 |  12.34 |  25.45 |   0.03 |   0.00 |
| CLB Registers              | 198484 | 358585 | 96012 | 22292 |  22.97 |  41.50 |  11.11 |   2.58 |
| CARRY8                     |   1199 |   1691 |   359 |   352 |   2.22 |   3.13 |   0.66 |   0.65 |
| F7 Muxes                   |   1114 |    656 |   887 |   183 |   0.52 |   0.30 |   0.41 |   0.08 |
| F8 Muxes                   |     47 |     47 |   154 |    16 |   0.04 |   0.04 |   0.14 |   0.01 |
| F9 Muxes                   |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    470 |  270.5 | 115.5 |    28 |  69.94 |  40.25 |  17.19 |   4.17 |
|   RAMB36/FIFO              |    434 |    171 |   114 |    28 |  64.58 |  25.45 |  16.96 |   4.17 |
|     RAMB36E2 only          |    434 |    171 |   114 |    28 |  64.58 |  25.45 |  16.96 |   4.17 |
|   RAMB18                   |     72 |    199 |     3 |     0 |   5.36 |  14.81 |   0.22 |   0.00 |
| URAM                       |     16 |      0 |     0 |     0 |   5.00 |   0.00 |   0.00 |   0.00 |
| DSPs                       |   1283 |    983 |     3 |     0 |  41.76 |  32.00 |   0.10 |   0.00 |
| PLL                        |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| MMCM                       |      0 |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   5367 |  10838 |  2710 |   573 |   4.97 |  10.04 |   2.51 |   0.53 |
+----------------------------+--------+--------+-------+-------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |       161 |   77.40 |          0 |     0.00 |          0 |     0.00 |  16 |
| SLR0      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       439 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


